{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668426145111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668426145111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 19:42:24 2022 " "Processing started: Mon Nov 14 19:42:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668426145111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668426145111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668426145111 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1668426145471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668426145534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu0-behave " "Found design unit 1: cpu0-behave" {  } { { "cpu0.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146052 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Found entity 1: cpu0" {  } { { "cpu0.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ar.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "ar.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/bus_dir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/bus_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/bus_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/bus_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/flag_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/flag_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_mux.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_testa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_testa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Found entity 1: t3" {  } { { "t3.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_reg-behave " "Found design unit 1: sp_reg-behave" {  } { { "sp_reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/sp_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""} { "Info" "ISGN_ENTITY_NAME" "1 sp_reg " "Found entity 1: sp_reg" {  } { { "sp_reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/sp_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668426146146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668426146209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:f1 " "Elaborating entity \"controller\" for hierarchy \"controller:f1\"" {  } { { "cpu0.vhd" "f1" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146224 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_timer controller.vhd(315) " "VHDL Process Statement warning at controller.vhd(315): signal \"counter_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_timer controller.vhd(318) " "VHDL Process Statement warning at controller.vhd(318): signal \"counter_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_timer controller.vhd(349) " "VHDL Process Statement warning at controller.vhd(349): signal \"counter_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_timer controller.vhd(355) " "VHDL Process Statement warning at controller.vhd(355): signal \"counter_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"dest_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sour_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"offset\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sci\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sst\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_out_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_in_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_func\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"rec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[0\] controller.vhd(19) " "Inferred latch for \"rec\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[1\] controller.vhd(19) " "Inferred latch for \"rec\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr controller.vhd(19) " "Inferred latch for \"wr\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[0\] controller.vhd(19) " "Inferred latch for \"alu_func\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[1\] controller.vhd(19) " "Inferred latch for \"alu_func\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[2\] controller.vhd(19) " "Inferred latch for \"alu_func\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[3\] controller.vhd(19) " "Inferred latch for \"alu_func\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[0\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[1\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[2\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[0\] controller.vhd(19) " "Inferred latch for \"sst\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[1\] controller.vhd(19) " "Inferred latch for \"sst\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[0\] controller.vhd(19) " "Inferred latch for \"sci\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[1\] controller.vhd(19) " "Inferred latch for \"sci\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[0\] controller.vhd(19) " "Inferred latch for \"offset\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[1\] controller.vhd(19) " "Inferred latch for \"offset\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[2\] controller.vhd(19) " "Inferred latch for \"offset\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[3\] controller.vhd(19) " "Inferred latch for \"offset\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[4\] controller.vhd(19) " "Inferred latch for \"offset\[4\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[5\] controller.vhd(19) " "Inferred latch for \"offset\[5\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[6\] controller.vhd(19) " "Inferred latch for \"offset\[6\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[7\] controller.vhd(19) " "Inferred latch for \"offset\[7\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[0\] controller.vhd(19) " "Inferred latch for \"sour_reg\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[1\] controller.vhd(19) " "Inferred latch for \"sour_reg\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[2\] controller.vhd(19) " "Inferred latch for \"sour_reg\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[3\] controller.vhd(19) " "Inferred latch for \"sour_reg\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[0\] controller.vhd(19) " "Inferred latch for \"dest_reg\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[1\] controller.vhd(19) " "Inferred latch for \"dest_reg\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[2\] controller.vhd(19) " "Inferred latch for \"dest_reg\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[3\] controller.vhd(19) " "Inferred latch for \"dest_reg\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_reg controller.vhd(349) " "Inferred latch for \"en_reg\" at controller.vhd(349)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc controller.vhd(349) " "Inferred latch for \"en_pc\" at controller.vhd(349)" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146245 "|cpu0|controller:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:f2 " "Elaborating entity \"alu\" for hierarchy \"alu:f2\"" {  } { { "cpu0.vhd" "f2" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146256 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146256 "|cpu0|alu:f2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_bit alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"high_bit\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668426146256 "|cpu0|alu:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit alu.vhd(16) " "Inferred latch for \"high_bit\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668426146256 "|cpu0|alu:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:f3 " "Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:f3\"" {  } { { "cpu0.vhd" "f3" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:f4 " "Elaborating entity \"timer\" for hierarchy \"timer:f4\"" {  } { { "cpu0.vhd" "f4" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_testa reg_testa:f5 " "Elaborating entity \"reg_testa\" for hierarchy \"reg_testa:f5\"" {  } { { "cpu0.vhd" "f5" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:f6 " "Elaborating entity \"ir\" for hierarchy \"ir:f6\"" {  } { { "cpu0.vhd" "f6" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:f7 " "Elaborating entity \"t1\" for hierarchy \"t1:f7\"" {  } { { "cpu0.vhd" "f7" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:f8 " "Elaborating entity \"t2\" for hierarchy \"t2:f8\"" {  } { { "cpu0.vhd" "f8" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:f9 " "Elaborating entity \"t3\" for hierarchy \"t3:f9\"" {  } { { "cpu0.vhd" "f9" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:f10 " "Elaborating entity \"ar\" for hierarchy \"ar:f10\"" {  } { { "cpu0.vhd" "f10" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:f11 " "Elaborating entity \"pc\" for hierarchy \"pc:f11\"" {  } { { "cpu0.vhd" "f11" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:f12 " "Elaborating entity \"reg_out\" for hierarchy \"reg_out:f12\"" {  } { { "cpu0.vhd" "f12" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp reg_out.vhd(16) " "Verilog HDL or VHDL warning at reg_out.vhd(16): object \"temp\" assigned a value but never read" {  } { { "reg_out.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668426146366 "|cpu0|reg_out:f12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:r0 " "Elaborating entity \"reg\" for hierarchy \"reg:r0\"" {  } { { "cpu0.vhd" "r0" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:rm " "Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:rm\"" {  } { { "cpu0.vhd" "rm" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:bm " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:bm\"" {  } { { "cpu0.vhd" "bm" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668426146412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|wr " "Latch controller:f1\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr4" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[0\] " "Latch controller:f1\|alu_in_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|state.s0 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|state.s0" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[1\] " "Latch controller:f1\|alu_in_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr4" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[2\] " "Latch controller:f1\|alu_in_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[1\] " "Latch controller:f1\|dest_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[0\] " "Latch controller:f1\|dest_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[3\] " "Latch controller:f1\|dest_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[2\] " "Latch controller:f1\|dest_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150022 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[1\] " "Latch controller:f1\|sour_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[0\] " "Latch controller:f1\|sour_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[3\] " "Latch controller:f1\|sour_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[2\] " "Latch controller:f1\|sour_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[0\] " "Latch controller:f1\|offset\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[1\] " "Latch controller:f1\|offset\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[2\] " "Latch controller:f1\|offset\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[3\] " "Latch controller:f1\|offset\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[4\] " "Latch controller:f1\|offset\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[5\] " "Latch controller:f1\|offset\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[6\] " "Latch controller:f1\|offset\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[7\] " "Latch controller:f1\|offset\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sst\[0\] " "Latch controller:f1\|sst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr4" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sst\[1\] " "Latch controller:f1\|sst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr4" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[1\] " "Latch controller:f1\|alu_func\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[2\] " "Latch controller:f1\|alu_func\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sci\[0\] " "Latch controller:f1\|sci\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sci\[1\] " "Latch controller:f1\|sci\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[12\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[12\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[0\] " "Latch controller:f1\|alu_func\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:f2\|high_bit " "Latch alu:f2\|high_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:f1\|alu_func\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:f1\|alu_func\[0\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "alu.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|rec\[1\] " "Latch controller:f1\|rec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|rec\[0\] " "Latch controller:f1\|rec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668426150038 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668426150038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668426161392 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1668426163714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668426163824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426163824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1651 " "Implemented 1651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668426164122 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668426164122 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1668426164122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1590 " "Implemented 1590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668426164122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668426164122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668426164169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 19:42:44 2022 " "Processing ended: Mon Nov 14 19:42:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668426164169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668426164169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668426164169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668426164169 ""}
