* [Blinky.v](Blinky.v) Input verilog source
* [prom.v](prom.v) BRAM instantiation created using Supra's IP tool
* [ram4k.v](ram4k.v) Extract from Supra's etc/arch/rodinia/alta_sim.v
* [ram-bb.v](ram-bb.v) Blackbox model of BRAM so yosys can emit vqm that `af` is happy with
