/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:20 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_CPU0_CTRL_A_H__
#define BCHP_WOD_CPU0_CTRL_A_H__

/***************************************************************************
 *WOD_CPU0_CTRL_A - Control registers
 ***************************************************************************/
#define BCHP_WOD_CPU0_CTRL_A_CTRL                0x02344000 /* [RW] Main Control Register */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE0           0x02344004 /* [RW] Software Spare Register 0 */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE1           0x02344008 /* [RW] Software Spare Register 1 */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE2           0x0234400c /* [RW] Software Spare Register 2 */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE3           0x02344010 /* [RW] Software Spare Register 3 */

/***************************************************************************
 *CTRL - Main Control Register
 ***************************************************************************/
/* WOD_CPU0_CTRL_A :: CTRL :: reserved0 [31:06] */
#define BCHP_WOD_CPU0_CTRL_A_CTRL_reserved0_MASK                   0xffffffc0
#define BCHP_WOD_CPU0_CTRL_A_CTRL_reserved0_SHIFT                  6

/* WOD_CPU0_CTRL_A :: CTRL :: HOSTIF_SEL [05:05] */
#define BCHP_WOD_CPU0_CTRL_A_CTRL_HOSTIF_SEL_MASK                  0x00000020
#define BCHP_WOD_CPU0_CTRL_A_CTRL_HOSTIF_SEL_SHIFT                 5
#define BCHP_WOD_CPU0_CTRL_A_CTRL_HOSTIF_SEL_DEFAULT               0x00000000

/* WOD_CPU0_CTRL_A :: CTRL :: START_ARC [04:04] */
#define BCHP_WOD_CPU0_CTRL_A_CTRL_START_ARC_MASK                   0x00000010
#define BCHP_WOD_CPU0_CTRL_A_CTRL_START_ARC_SHIFT                  4
#define BCHP_WOD_CPU0_CTRL_A_CTRL_START_ARC_DEFAULT                0x00000000

/* WOD_CPU0_CTRL_A :: CTRL :: reserved1 [03:00] */
#define BCHP_WOD_CPU0_CTRL_A_CTRL_reserved1_MASK                   0x0000000f
#define BCHP_WOD_CPU0_CTRL_A_CTRL_reserved1_SHIFT                  0

/***************************************************************************
 *SW_SPARE0 - Software Spare Register 0
 ***************************************************************************/
/* WOD_CPU0_CTRL_A :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE0_SPARE_MASK                  0xffffffff
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE0_SPARE_SHIFT                 0
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE0_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *SW_SPARE1 - Software Spare Register 1
 ***************************************************************************/
/* WOD_CPU0_CTRL_A :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE1_SPARE_MASK                  0xffffffff
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE1_SPARE_SHIFT                 0
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE1_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *SW_SPARE2 - Software Spare Register 2
 ***************************************************************************/
/* WOD_CPU0_CTRL_A :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE2_SPARE_MASK                  0xffffffff
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE2_SPARE_SHIFT                 0
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE2_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *SW_SPARE3 - Software Spare Register 3
 ***************************************************************************/
/* WOD_CPU0_CTRL_A :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE3_SPARE_MASK                  0xffffffff
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE3_SPARE_SHIFT                 0
#define BCHP_WOD_CPU0_CTRL_A_SW_SPARE3_SPARE_DEFAULT               0x00000000

#endif /* #ifndef BCHP_WOD_CPU0_CTRL_A_H__ */

/* End of File */
