//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	triton_
.extern .shared .align 16 .b8 global_smem[];

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u32 triton__param_2
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<16>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd9, [triton__param_0];
	ld.param.u64 	%rd10, [triton__param_1];
$L__tmp0:
	.loc	1 19 28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 19 33
	shl.b32 	%r10, %r1, 9;
	ld.param.u32 	%r11, [triton__param_2];
	.loc	1 20 36
	mov.u32 	%r12, %tid.x;
	shl.b32 	%r13, %r12, 2;
	and.b32  	%r14, %r13, 508;
	and.b32  	%r15, %r12, 127;
	.loc	1 20 23
	or.b32  	%r16, %r10, %r14;
	or.b32  	%r17, %r16, 1;
	or.b32  	%r18, %r16, 2;
	or.b32  	%r19, %r16, 3;
	or.b32  	%r20, %r10, %r15;
	or.b32  	%r21, %r20, 128;
	or.b32  	%r22, %r20, 256;
	or.b32  	%r23, %r20, 384;
	.loc	1 21 21
	setp.lt.s32 	%p1, %r16, %r11;
	setp.lt.s32 	%p2, %r17, %r11;
	setp.lt.s32 	%p3, %r18, %r11;
	setp.lt.s32 	%p4, %r19, %r11;
	setp.lt.s32 	%p5, %r20, %r11;
	setp.lt.s32 	%p6, %r21, %r11;
	setp.lt.s32 	%p7, %r22, %r11;
	setp.lt.s32 	%p8, %r23, %r11;
	.loc	1 24 20
	mul.hi.s32 	%r25, %r20, -770891565;
	mad.lo.s32 	%r26, %r20, 1, %r25;
	shr.u32 	%r27, %r26, 31;
	shr.s32 	%r28, %r26, 7;
	add.s32 	%r29, %r28, %r27;
	mul.lo.s32 	%r30, %r29, 156;
	sub.s32 	%r31, %r20, %r30;
	mul.hi.s32 	%r33, %r21, -770891565;
	mad.lo.s32 	%r34, %r21, 1, %r33;
	shr.u32 	%r35, %r34, 31;
	shr.s32 	%r36, %r34, 7;
	add.s32 	%r37, %r36, %r35;
	mul.lo.s32 	%r38, %r37, 156;
	sub.s32 	%r39, %r21, %r38;
	mul.hi.s32 	%r41, %r22, -770891565;
	mad.lo.s32 	%r42, %r22, 1, %r41;
	shr.u32 	%r43, %r42, 31;
	shr.s32 	%r44, %r42, 7;
	add.s32 	%r45, %r44, %r43;
	mul.lo.s32 	%r46, %r45, 156;
	sub.s32 	%r47, %r22, %r46;
	mul.hi.s32 	%r49, %r23, -770891565;
	mad.lo.s32 	%r50, %r23, 1, %r49;
	shr.u32 	%r51, %r50, 31;
	shr.s32 	%r52, %r50, 7;
	add.s32 	%r53, %r52, %r51;
	mul.lo.s32 	%r54, %r53, 156;
	sub.s32 	%r55, %r23, %r54;
	.loc	1 25 30
	mul.wide.s32 	%rd11, %r16, 4;
	add.s64 	%rd1, %rd9, %rd11;
	add.s64 	%rd2, %rd1, 4;
	add.s64 	%rd3, %rd1, 8;
	add.s64 	%rd4, %rd1, 12;
	.loc	1 25 35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p2 ld.global.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p4 ld.global.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 26 31
	mad.lo.s32 	%r56, %r29, 1872, %r31;
	mad.lo.s32 	%r57, %r37, 1872, %r39;
	mad.lo.s32 	%r58, %r45, 1872, %r47;
	mad.lo.s32 	%r59, %r53, 1872, %r55;
	.loc	1 26 25
	mul.wide.s32 	%rd12, %r56, 4;
	add.s64 	%rd5, %rd10, %rd12;
	mul.wide.s32 	%rd13, %r57, 4;
	add.s64 	%rd6, %rd10, %rd13;
	mul.wide.s32 	%rd14, %r58, 4;
	add.s64 	%rd7, %rd10, %rd14;
	mul.wide.s32 	%rd15, %r59, 4;
	add.s64 	%rd8, %rd10, %rd15;
	.loc	1 26 48
	shl.b32 	%r60, %r15, 2;
	shl.b32 	%r61, %r15, 4;
	mov.u32 	%r62, global_smem;
	add.s32 	%r63, %r62, %r61;
	st.shared.v4.u32 	[%r63], {%r2, %r3, %r4, %r5};
	bar.sync 	0;
	add.s32 	%r64, %r62, %r60;
	ld.shared.u32 	%r6, [%r64];
	ld.shared.u32 	%r7, [%r64+512];
	ld.shared.u32 	%r8, [%r64+1024];
	ld.shared.u32 	%r9, [%r64+1536];
	// begin inline asm
	@%p5 st.global.b32 [ %rd5 + 0 ], { %r6 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.b32 [ %rd6 + 0 ], { %r7 };
	// end inline asm
	// begin inline asm
	@%p7 st.global.b32 [ %rd7 + 0 ], { %r8 };
	// end inline asm
	// begin inline asm
	@%p8 st.global.b32 [ %rd8 + 0 ], { %r9 };
	// end inline asm
	.loc	1 26 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/home/admin/zy429782/fx_experiments/torch_aot_tool/dynamicLib_7622_gpu_torch260/6p/c6pisv3oxpachlkp5tciwos7ckihswphewxj2kuz7g4krlgjlgb4.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 176
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 54
.b8 112
.b8 105
.b8 115
.b8 118
.b8 51
.b8 111
.b8 120
.b8 112
.b8 97
.b8 99
.b8 104
.b8 108
.b8 107
.b8 112
.b8 53
.b8 116
.b8 99
.b8 105
.b8 119
.b8 111
.b8 115
.b8 55
.b8 99
.b8 107
.b8 105
.b8 104
.b8 115
.b8 119
.b8 112
.b8 104
.b8 101
.b8 119
.b8 120
.b8 106
.b8 50
.b8 107
.b8 117
.b8 122
.b8 55
.b8 103
.b8 52
.b8 107
.b8 114
.b8 108
.b8 103
.b8 106
.b8 108
.b8 103
.b8 98
.b8 52
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 97
.b8 100
.b8 109
.b8 105
.b8 110
.b8 47
.b8 122
.b8 121
.b8 52
.b8 50
.b8 57
.b8 55
.b8 56
.b8 50
.b8 47
.b8 102
.b8 120
.b8 95
.b8 101
.b8 120
.b8 112
.b8 101
.b8 114
.b8 105
.b8 109
.b8 101
.b8 110
.b8 116
.b8 115
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 97
.b8 111
.b8 116
.b8 95
.b8 116
.b8 111
.b8 111
.b8 108
.b8 47
.b8 100
.b8 121
.b8 110
.b8 97
.b8 109
.b8 105
.b8 99
.b8 76
.b8 105
.b8 98
.b8 95
.b8 55
.b8 54
.b8 50
.b8 50
.b8 95
.b8 103
.b8 112
.b8 117
.b8 95
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 50
.b8 54
.b8 48
.b8 47
.b8 54
.b8 112
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
