# //  ModelSim SE-64 10.5c Jul 20 2016Linux 4.15.0-46-generic
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work-msim -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera_mf -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/lpm -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera_primitives -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/stratixiv -sdfmax uut/logic=uw_tmp/kirsch_logic.sdf -debugDB -postsimdataflow "+autofindloop" -wlf uw_tmp/vsim.wlf -voptargs="+acc" -warning 3250 -warning 3894 -t 10ps -do "uw_tmp/uw-sim.tcl" kirsch_tb -g/kirsch_tb/period=20 
# Start time: 21:12:21 on Mar 30,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.kirsch_synth_pkg(body)
# Loading work.file_pkg(body)
# Loading work.string_pkg(body)
# Loading work.kirsch_unsynth_pkg(body)
# Loading work.util(body)
# Loading work.kirsch_tb(main)#1
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading stratixiv.stratixiv_atom_pack(body)
# Loading stratixiv.stratixiv_components
# Loading work.kirsch(logic_shim)#1
# Loading work.kirsch_logic(main)#1
# Loading work.ram_dq_8_0(implementation)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.ram_dq_8_1(implementation)#1
# Loading work.ram_dq_8_2(implementation)#1
# Loading stratixiv.stratixiv_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading instances from uw_tmp/kirsch_logic.sdf
# Loading timing data from uw_tmp/kirsch_logic.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /kirsch_tb File: kirsch_tb.vhd
# ** Note: (vsim-8900) Creating design debug database uw_tmp/vsim.dbg.
# do uw_tmp/uw-sim.tcl
# LOGIC_MODE
# True
# bubbles=3
# runtime=5244480
# ** Note: XXXXXXXXXXXX reading image from tests/test1.txt
#    Time: 0 ps  Iteration: 0  Instance: /kirsch_tb
# ** Note: latency begin wait
#    Time: 41302 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41320 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41340 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41360 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41380 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41400 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41420 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41440 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41460 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41480 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency = 8
#    Time: 41480 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: XXXXXXXXXXXX sent image
#    Time: 5243002 ns  Iteration: 0  Instance: /kirsch_tb
# ** Note: XXXXXXXXXXXX got image
#    Time: 5243160 ns  Iteration: 1  Instance: /kirsch_tb
# 0 ps
# 5506704 ns
# End time: 21:17:06 on Mar 30,2019, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
