{"sha": "98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OThlZTRkOWJiNzI2YTBlNmE1Y2EwOWY1Y2Q2MmI0N2RiNWE1NDE2Zg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-28T06:34:06Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-28T06:34:06Z"}, "message": "AVX-512. Add vps[rl]ldq insn patterns.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VIMAX_AVX2): Add V4TI mode.\n\t(define_insn \"<sse2_avx2>_ashl<mode>3\"): Add EVEX version.\n\t(define_insn \"<sse2_avx2>_lshr<mode>3\"): Ditto.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214670", "tree": {"sha": "23b63ff675aba0123f98ae89a4054cecb375f28c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/23b63ff675aba0123f98ae89a4054cecb375f28c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f/comments", "author": null, "committer": null, "parents": [{"sha": "e7b533a2d431572668daa57c9f3f57530b1f75c1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7b533a2d431572668daa57c9f3f57530b1f75c1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e7b533a2d431572668daa57c9f3f57530b1f75c1"}], "stats": {"total": 24, "additions": 19, "deletions": 5}, "files": [{"sha": "4054c094850cbd17f2ac78ac2143d73dcb9c9051", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "patch": "@@ -1,3 +1,17 @@\n+2014-08-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VIMAX_AVX2): Add V4TI mode.\n+\t(define_insn \"<sse2_avx2>_ashl<mode>3\"): Add EVEX version.\n+\t(define_insn \"<sse2_avx2>_lshr<mode>3\"): Ditto.\n+\n 2014-08-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "a208400b124ee81ac15bf75afc50f324f7b67335", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=98ee4d9bb726a0e6a5ca09f5cd62b47db5a5416f", "patch": "@@ -331,7 +331,7 @@\n \n ;; ??? We should probably use TImode instead.\n (define_mode_iterator VIMAX_AVX2\n-  [(V2TI \"TARGET_AVX2\") V1TI])\n+  [(V4TI \"TARGET_AVX512BW\") (V2TI \"TARGET_AVX2\") V1TI])\n \n ;; ??? This should probably be dropped in favor of VIMAX_AVX2.\n (define_mode_iterator SSESCALARMODE\n@@ -8819,9 +8819,9 @@\n })\n \n (define_insn \"<sse2_avx2>_ashl<mode>3\"\n-  [(set (match_operand:VIMAX_AVX2 0 \"register_operand\" \"=x,x\")\n+  [(set (match_operand:VIMAX_AVX2 0 \"register_operand\" \"=x,v\")\n \t(ashift:VIMAX_AVX2\n-\t (match_operand:VIMAX_AVX2 1 \"register_operand\" \"0,x\")\n+\t (match_operand:VIMAX_AVX2 1 \"register_operand\" \"0,v\")\n \t (match_operand:SI 2 \"const_0_to_255_mul_8_operand\" \"n,n\")))]\n   \"TARGET_SSE2\"\n {\n@@ -8858,9 +8858,9 @@\n })\n \n (define_insn \"<sse2_avx2>_lshr<mode>3\"\n-  [(set (match_operand:VIMAX_AVX2 0 \"register_operand\" \"=x,x\")\n+  [(set (match_operand:VIMAX_AVX2 0 \"register_operand\" \"=x,v\")\n \t(lshiftrt:VIMAX_AVX2\n-\t (match_operand:VIMAX_AVX2 1 \"register_operand\" \"0,x\")\n+\t (match_operand:VIMAX_AVX2 1 \"register_operand\" \"0,v\")\n \t (match_operand:SI 2 \"const_0_to_255_mul_8_operand\" \"n,n\")))]\n   \"TARGET_SSE2\"\n {"}]}