{"vcs1":{"timestamp_begin":1682302617.832546487, "rt":0.91, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682302618.782398694, "rt":1.04, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682302619.843983945, "rt":1.69, "ut":0.07, "st":1.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302617.529018427}
{"VCS_COMP_START_TIME": 1682302617.529018427}
{"VCS_COMP_END_TIME": 1682302622.235454506}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339944}}
{"stitch_vcselab": {"peak_mem": 238988}}
