0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit.sv,1695163867,systemVerilog,,/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/full_adder.sv,,adder_4_bit,,uvm,,,,,,
/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit_tb.sv,1695164518,systemVerilog,,,,adder_4_bit_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/full_adder.sv,1695166180,systemVerilog,,/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit_tb.sv,,full_adder,,uvm,,,,,,
/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/full_adder_tb.v,1695164097,systemVerilog,,,,full_adder_tb,,uvm,,,,,,
