<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="reference">
<meta name="DC.Title" content="Concatenate Intrinsics">
<meta name="DC.subject" content="intrinsics, SSSE3, concatenate operations, _mm_alignr_epi8, _mm_alignr_pi8, Supplemental Streaming SIMD Extensions 3, concatenate intrinsics">
<meta name="keywords" content="intrinsics, SSSE3, concatenate operations, _mm_alignr_epi8, _mm_alignr_pi8, Supplemental Streaming SIMD Extensions 3, concatenate intrinsics">
<meta name="DC.Relation" scheme="URI" content="GUID-8D3039E1-8048-4BEB-A8B1-A881A962340C.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-7BFD9B65-6AC5-4E16-B126-0EAEA7E8E54E">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Concatenate Intrinsics</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_tni_concat"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-7BFD9B65-6AC5-4E16-B126-0EAEA7E8E54E">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Concatenate Intrinsics </h1>
 
   
  <div> 
    <div class="section" id="GUID-F18BBFE4-3064-4EE8-A948-378711C54974"> 
      <p>These Supplemental Streaming SIMD Extensions 3 (SSSE3) intrinsics are used concatenation. The prototypes for these intrinsics are in 
        <span class="filepath">tmmintrin.h</span>. You can also use the 
        <span class="filepath">ia32intrin.h</span> header file for these intrinsics. 
      </p>
 
    </div>
 
    <div class="section" id="GUID-95E6A28E-2C96-47B7-81CC-C52FE9CCFADE"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">extern __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n);</span></p></div> 
      <p>Concatenates 
        <var>a</var> and 
        <var>b</var>, extracts byte-aligned result shifted to the right by 
        <var>n</var>. 
      </p>
 
    </div>
 
    <div class="section" id="GUID-FFE200F6-3543-4788-8E30-C62CA1049030"> 
      <p>Interpreting 
        <samp class="codeph">t1</samp> as 256-bit unsigned integer, 
        <var>a</var>, 
        <var>b</var>, and 
        <var>r</var> as 128-bit unsigned integers: 
      </p>
 
      <pre>t1[255:128] = a;
t1[127:0] = b;
t1[255:0] = t1[255:0] &gt;&gt; (8 * n); // unsigned shift
r[127:0] = t1[127:0];</pre> 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-DC569A3E-DD3E-4279-9B5F-2B05C8AF3D12"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">extern __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n);</span></p></div> 
      <p>Concatenates 
        <var>a</var> and 
        <var>b</var>, extracts byte-aligned result shifted to the right by 
        <var>n</var>. 
      </p>
 
    </div>
 
    <div class="section" id="GUID-9E14014A-C430-4AB1-BD77-56C05CB6D7FF"> 
      <p>Interpreting 
        <samp class="codeph">t1</samp> as 128-bit unsigned integer, 
        <var>a</var>, 
        <var>b</var>, and 
        <var>r</var> as 64-bit unsigned integers: 
      </p>
 
      <pre>t1[127:64] = a;
t1[63:0] = b;
t1[127:0] = t1[127:0] &gt;&gt; (8 * n); // unsigned shift
r[63:0] = t1[63:0];</pre> 
    </div>
 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-8D3039E1-8048-4BEB-A8B1-A881A962340C.htm">Intrinsics for Intel&reg; Supplemental Streaming SIMD Extensions 3 (SSSE3)</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
