<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MipsInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1MipsInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MipsInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="MipsInstrInfo_8h_source.html">Target/Mips/MipsInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MipsInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1MipsInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::MipsInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1MipsInstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aabfa34ab3ab92062a24aaf2a4da8f1cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">BT_None</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">BT_NoBranch</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">BT_Uncond</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">BT_Cond</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">BT_CondUncond</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">BT_Indirect</a>
<br />
 }</td></tr>
<tr class="separator:aabfa34ab3ab92062a24aaf2a4da8f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3752bcb29f71848006107402e54cf74b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3752bcb29f71848006107402e54cf74b">MipsInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a>)</td></tr>
<tr class="separator:a3752bcb29f71848006107402e54cf74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6e9dfe13270e36a332b4daeb53bd4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2fc6e9dfe13270e36a332b4daeb53bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch Analysis.  <a href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">More...</a><br /></td></tr>
<tr class="separator:a2fc6e9dfe13270e36a332b4daeb53bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c7c6f6fad59cb7797cde1aab0265e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#af9c7c6f6fad59cb7797cde1aab0265e5">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af9c7c6f6fad59cb7797cde1aab0265e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69844bca212f09027ea41fa010fafe10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a69844bca212f09027ea41fa010fafe10">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a69844bca212f09027ea41fa010fafe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66639d41415d72e514e514c259533b9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a66639d41415d72e514e514c259533b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">reverseBranchCondition - Return the inverse opcode of the specified Branch instruction.  <a href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">More...</a><br /></td></tr>
<tr class="separator:a66639d41415d72e514e514c259533b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1c9931dc5cfff031352bf6a5c7c3ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1a1c9931dc5cfff031352bf6a5c7c3ff">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;BranchInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1a1c9931dc5cfff031352bf6a5c7c3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e3c0d82007ef6451aa44304af86839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">getEquivalentCompactForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61e3c0d82007ef6451aa44304af86839"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine the opcode of a non-delay slot form for a branch if one exists.  <a href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">More...</a><br /></td></tr>
<tr class="separator:a61e3c0d82007ef6451aa44304af86839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf4087bc7590487a999f76cf7dce04"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">isBranchOffsetInRange</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2adf4087bc7590487a999f76cf7dce04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the branch target is in range.  <a href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">More...</a><br /></td></tr>
<tr class="separator:a2adf4087bc7590487a999f76cf7dce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcd37ae69b31428f0cc1cffb0b63a40"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">SafeInForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1dcd37ae69b31428f0cc1cffb0b63a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a forbidden slot.  <a href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">More...</a><br /></td></tr>
<tr class="separator:a1dcd37ae69b31428f0cc1cffb0b63a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506d59d745bce4ecf472b2a3580219bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a506d59d745bce4ecf472b2a3580219bd">SafeInFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIInSlot, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FPUMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a506d59d745bce4ecf472b2a3580219bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in an FPU delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a506d59d745bce4ecf472b2a3580219bd">More...</a><br /></td></tr>
<tr class="separator:a506d59d745bce4ecf472b2a3580219bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bfddcfc4db367cec978a34653a69f3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a64bfddcfc4db367cec978a34653a69f3">SafeInLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIInSlot, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a64bfddcfc4db367cec978a34653a69f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a load delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a64bfddcfc4db367cec978a34653a69f3">More...</a><br /></td></tr>
<tr class="separator:a64bfddcfc4db367cec978a34653a69f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efa27ac5949050203194f9a9fe8a723"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">HasForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4efa27ac5949050203194f9a9fe8a723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a forbidden slot.  <a href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">More...</a><br /></td></tr>
<tr class="separator:a4efa27ac5949050203194f9a9fe8a723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987f10473539bf6f0bf2565cf3c28763"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a987f10473539bf6f0bf2565cf3c28763">HasFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a987f10473539bf6f0bf2565cf3c28763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has an FPU delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a987f10473539bf6f0bf2565cf3c28763">More...</a><br /></td></tr>
<tr class="separator:a987f10473539bf6f0bf2565cf3c28763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c794b183a35619fd27e067cc8df2ec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ae0c794b183a35619fd27e067cc8df2ec">HasLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0c794b183a35619fd27e067cc8df2ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a load delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#ae0c794b183a35619fd27e067cc8df2ec">More...</a><br /></td></tr>
<tr class="separator:ae0c794b183a35619fd27e067cc8df2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff60e572738d0bd9db17bdb42f48a027"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aff60e572738d0bd9db17bdb42f48a027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert nop instruction when hazard condition is found.  <a href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">More...</a><br /></td></tr>
<tr class="separator:aff60e572738d0bd9db17bdb42f48a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20491e3d4f88b3e92bb223d6f23480c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a20491e3d4f88b3e92bb223d6f23480c6">insertNop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20491e3d4f88b3e92bb223d6f23480c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an ISA appropriate <code>nop</code>.  <a href="classllvm_1_1MipsInstrInfo.html#a20491e3d4f88b3e92bb223d6f23480c6">More...</a><br /></td></tr>
<tr class="separator:a20491e3d4f88b3e92bb223d6f23480c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3472a6d146395996a73e21ab3afb6f8f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3472a6d146395996a73e21ab3afb6f8f">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a3472a6d146395996a73e21ab3afb6f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="classllvm_1_1MipsInstrInfo.html#a3472a6d146395996a73e21ab3afb6f8f">More...</a><br /></td></tr>
<tr class="separator:a3472a6d146395996a73e21ab3afb6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae019cf38df821fca37ec6fbe4732cac5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">getOppositeBranchOpc</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:ae019cf38df821fca37ec6fbe4732cac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417eb34f192da104e17f240e478dc0b8"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a417eb34f192da104e17f240e478dc0b8">isBranchWithImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a417eb34f192da104e17f240e478dc0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e06e0f33a78381418e60bf850e7efde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1e06e0f33a78381418e60bf850e7efde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of bytes of code the specified instruction may be.  <a href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">More...</a><br /></td></tr>
<tr class="separator:a1e06e0f33a78381418e60bf850e7efde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d841624d43d450f036acec8789977f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a70d841624d43d450f036acec8789977f">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a70d841624d43d450f036acec8789977f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb38f1d8dc084098f532f6fcde49181"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#accb38f1d8dc084098f532f6fcde49181">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:accb38f1d8dc084098f532f6fcde49181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed76e330485a27cb6a6b92936937ab5a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aed76e330485a27cb6a6b92936937ab5a">storeRegToStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:aed76e330485a27cb6a6b92936937ab5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915dec0a932fc87dab3f284843ca25d5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a915dec0a932fc87dab3f284843ca25d5">loadRegFromStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:a915dec0a932fc87dab3f284843ca25d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae14937e233b1d930d6f040de852ff30"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aae14937e233b1d930d6f040de852ff30">adjustStackPtr</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SP, int64_t Amount, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:aae14937e233b1d930d6f040de852ff30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413a71e2c9cce53190ed87f9f7827ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">genInstrWithNewOpc</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOpc, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a413a71e2c9cce53190ed87f9f7827ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an instruction which has the same operands and memory operands as MI but has a new opcode.  <a href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">More...</a><br /></td></tr>
<tr class="separator:a413a71e2c9cce53190ed87f9f7827ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96f8a3940634f98f183e23e6ff35f7e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac96f8a3940634f98f183e23e6ff35f7e">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac96f8a3940634f98f183e23e6ff35f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2085664dc930157970b0210392f7f09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa2085664dc930157970b0210392f7f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform target specific instruction verification.  <a href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">More...</a><br /></td></tr>
<tr class="separator:aa2085664dc930157970b0210392f7f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b427632c38d3094455c63ce5b4b346"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa4b427632c38d3094455c63ce5b4b346">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa4b427632c38d3094455c63ce5b4b346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116b3cb5585ccccbc7d617ed4db9e387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a116b3cb5585ccccbc7d617ed4db9e387">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a116b3cb5585ccccbc7d617ed4db9e387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75313c138825e233baef675bb1c5c43d"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a75313c138825e233baef675bb1c5c43d">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a75313c138825e233baef675bb1c5c43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa612919367a702574336b92a242d2"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac9fa612919367a702574336b92a242d2">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac9fa612919367a702574336b92a242d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ab1cad5af795eb63d2436bc3a946f82bf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ab1cad5af795eb63d2436bc3a946f82bf">create</a> (<a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:ab1cad5af795eb63d2436bc3a946f82bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a5e5faf569e1b9d35ccd98046c7ad6d61"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5e5faf569e1b9d35ccd98046c7ad6d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f25c09896b601cbe577cc8a814ac748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3f25c09896b601cbe577cc8a814ac748"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a36e76343538f6710d4c38a7b03598da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a></td></tr>
<tr class="separator:a36e76343538f6710d4c38a7b03598da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d190dd1f82d694b62678659badfcc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a></td></tr>
<tr class="separator:a96d190dd1f82d694b62678659badfcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00041">41</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="aabfa34ab3ab92062a24aaf2a4da8f1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfa34ab3ab92062a24aaf2a4da8f1cb">&#9670;&nbsp;</a></span>BranchType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">llvm::MipsInstrInfo::BranchType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808"></a>BT_None&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00"></a>BT_NoBranch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1"></a>BT_Uncond&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6"></a>BT_Cond&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b"></a>BT_CondUncond&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705"></a>BT_Indirect&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00049">49</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3752bcb29f71848006107402e54cf74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3752bcb29f71848006107402e54cf74b">&#9670;&nbsp;</a></span>MipsInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MipsInstrInfo::MipsInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UncondBrOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aae14937e233b1d930d6f040de852ff30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae14937e233b1d930d6f040de852ff30">&#9670;&nbsp;</a></span>adjustStackPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MipsInstrInfo::adjustStackPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Amount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">llvm::Mips16InstrInfo</a>, and <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#a5029a9a110d5000ca84dfcd7e972e393">llvm::MipsSEInstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsFrameLowering_8cpp_source.html#l00138">llvm::MipsFrameLowering::eliminateCallFramePseudoInstr()</a>.</p>

</div>
</div>
<a id="a2fc6e9dfe13270e36a332b4daeb53bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc6e9dfe13270e36a332b4daeb53bd4">&#9670;&nbsp;</a></span>analyzeBranch() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch Analysis. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsInstrInfo_8h_source.html#l00055">BT_Indirect</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00050">BT_None</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a1a1c9931dc5cfff031352bf6a5c7c3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1c9931dc5cfff031352bf6a5c7c3ff">&#9670;&nbsp;</a></span>analyzeBranch() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">MipsInstrInfo::BranchType</a> MipsInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BranchInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00204">204</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsInstrInfo_8h_source.html#l00053">BT_Cond</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00054">BT_CondUncond</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00055">BT_Indirect</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00051">BT_NoBranch</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00050">BT_None</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00052">BT_Uncond</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SmallVector_8h_source.html#l00809">llvm::SmallVectorImpl&lt; T &gt;::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00910">llvm::MachineInstr::isIndirectBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l00926">llvm::MachineInstr::isUnconditionalBranch()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00313">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="ab1cad5af795eb63d2436bc3a946f82bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1cad5af795eb63d2436bc3a946f82bf">&#9670;&nbsp;</a></span>create()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> * MipsInstrInfo::create </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00468">llvm::createMips16InstrInfo()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00913">llvm::createMipsSEInstrInfo()</a>, and <a class="el" href="MipsSubtarget_8h_source.html#l00303">llvm::MipsSubtarget::inMips16Mode()</a>.</p>

</div>
</div>
<a id="aa4b427632c38d3094455c63ce5b4b346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b427632c38d3094455c63ce5b4b346">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; MipsInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00899">899</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ac9fa612919367a702574336b92a242d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fa612919367a702574336b92a242d2">&#9670;&nbsp;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt; MipsInstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00937">937</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DebugInfoMetadata_8h_source.html#l02875">llvm::DIExpression::ApplyOffset</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="Metadata_8h_source.html#l01399">llvm::MDNode::get()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00965">isAddImmediate()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00560">llvm::MCRegisterInfo::isSubRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00659">llvm::MCRegisterInfo::isSuperRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01635">llvm::DIExpression::prepend()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00022">llvm::RISCVMatInt::RegImm</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="ac96f8a3940634f98f183e23e6ff35f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96f8a3940634f98f183e23e6ff35f7e">&#9670;&nbsp;</a></span>findCommutedOpIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00771">771</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00480">llvm::MCInstrDesc::isCommutable()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a413a71e2c9cce53190ed87f9f7827ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413a71e2c9cce53190ed87f9f7827ba4">&#9670;&nbsp;</a></span>genInstrWithNewOpc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MipsInstrInfo::genInstrWithNewOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create an instruction which has the same operands and memory operands as MI but has a new opcode. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00685">685</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00267">llvm::MachineInstrBuilder::addSym()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00213">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00321">llvm::MachineInstrBuilder::copyImplicitOps()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineOperand_8h_source.html#l00592">llvm::MachineOperand::getMCSymbol()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::getTargetFlags()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::isMCSymbol()</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00095">llvm::MipsII::MO_JALR</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a61e3c0d82007ef6451aa44304af86839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e3c0d82007ef6451aa44304af86839">&#9670;&nbsp;</a></span>getEquivalentCompactForm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MipsInstrInfo::getEquivalentCompactForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine the opcode of a non-delay slot form for a branch if one exists. </p>
<p>Return the corresponding compact (no delay slot) form of a branch. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00452">452</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MipsSubtarget_8cpp_source.html#l00284">llvm::MipsSubtarget::getABI()</a>, <a class="el" href="MipsABIInfo_8cpp_source.html#l00095">llvm::MipsABIInfo::GetZeroReg()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00271">llvm::MipsSubtarget::hasMips32r6()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00314">llvm::MipsSubtarget::inMicroMipsMode()</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00045">Subtarget</a>.</p>

</div>
</div>
<a id="a1e06e0f33a78381418e60bf850e7efde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e06e0f33a78381418e60bf850e7efde">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MipsInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of bytes of code the specified instruction may be. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00667">667</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a3f25c09896b601cbe577cc8a814ac748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f25c09896b601cbe577cc8a814ac748">&#9670;&nbsp;</a></span>GetMemOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * MipsInstrInfo::GetMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00079">79</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00124">llvm::Mips16InstrInfo::loadRegFromStack()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00245">llvm::MipsSEInstrInfo::storeRegToStack()</a>, and <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00106">llvm::Mips16InstrInfo::storeRegToStack()</a>.</p>

</div>
</div>
<a id="ae019cf38df821fca37ec6fbe4732cac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae019cf38df821fca37ec6fbe4732cac5">&#9670;&nbsp;</a></span>getOppositeBranchOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MipsInstrInfo::getOppositeBranchOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">llvm::Mips16InstrInfo</a>, and <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#af2132f7ddc34019d698975128fca4187">llvm::MipsSEInstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8cpp_source.html#l00196">reverseBranchCondition()</a>.</p>

</div>
</div>
<a id="a3472a6d146395996a73e21ab3afb6f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3472a6d146395996a73e21ab3afb6f8f">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a>&amp; llvm::MipsInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p>Implemented in <a class="el" href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">llvm::Mips16InstrInfo</a>, and <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">llvm::MipsSEInstrInfo</a>.</p>

</div>
</div>
<a id="a116b3cb5585ccccbc7d617ed4db9e387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a116b3cb5585ccccbc7d617ed4db9e387">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00904">904</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="LanaiBaseInfo_8h_source.html#l00035">llvm::LanaiII::MO_ABS_HI</a>, <a class="el" href="LanaiBaseInfo_8h_source.html#l00036">llvm::LanaiII::MO_ABS_LO</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00091">llvm::MipsII::MO_CALL_HI16</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00092">llvm::MipsII::MO_CALL_LO16</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00064">llvm::MipsII::MO_DTPREL_HI</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00065">llvm::MipsII::MO_DTPREL_LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00742">llvm::AArch64II::MO_GOT</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00044">llvm::MipsII::MO_GOT_CALL</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00079">llvm::MipsII::MO_GOT_DISP</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00089">llvm::MipsII::MO_GOT_HI16</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00090">llvm::MipsII::MO_GOT_LO16</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00081">llvm::MipsII::MO_GOT_OFST</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00080">llvm::MipsII::MO_GOT_PAGE</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00069">llvm::MipsII::MO_GOTTPREL</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00077">llvm::MipsII::MO_GPOFF_HI</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00078">llvm::MipsII::MO_GPOFF_LO</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00199">llvm::HexagonII::MO_GPREL</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00085">llvm::MipsII::MO_HIGHER</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00086">llvm::MipsII::MO_HIGHEST</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00095">llvm::MipsII::MO_JALR</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00058">llvm::MipsII::MO_TLSGD</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00063">llvm::MipsII::MO_TLSLDM</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00073">llvm::MipsII::MO_TPREL_HI</a>, and <a class="el" href="MipsBaseInfo_8h_source.html#l00074">llvm::MipsII::MO_TPREL_LO</a>.</p>

</div>
</div>
<a id="a4efa27ac5949050203194f9a9fe8a723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efa27ac5949050203194f9a9fe8a723">&#9670;&nbsp;</a></span>HasForbiddenSlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::HasForbiddenSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction has a forbidden slot. </p>
<p>Predicate for distingushing instructions that have forbidden slots. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00627">627</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsBaseInfo_8h_source.html#l00126">llvm::MipsII::HasForbiddenSlot</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a987f10473539bf6f0bf2565cf3c28763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987f10473539bf6f0bf2565cf3c28763">&#9670;&nbsp;</a></span>HasFPUDelaySlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::HasFPUDelaySlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction has an FPU delay slot. </p>
<p>Predicate for distingushing instructions that have FPU delay slots. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00632">632</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00109">llvm::MipsISD::MTC1_D64</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8cpp_source.html#l00584">SafeInFPUDelaySlot()</a>.</p>

</div>
</div>
<a id="ae0c794b183a35619fd27e067cc8df2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c794b183a35619fd27e067cc8df2ec">&#9670;&nbsp;</a></span>HasLoadDelaySlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::HasLoadDelaySlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction has a load delay slot. </p>
<p>Predicate for distingushing instructions that have load delay slots. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00651">651</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsISelLowering_8h_source.html#l00248">llvm::MipsISD::LWL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00249">llvm::MipsISD::LWR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a69844bca212f09027ea41fa010fafe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69844bca212f09027ea41fa010fafe10">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MipsInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00046">UncondBrOpc</a>.</p>

</div>
</div>
<a id="aff60e572738d0bd9db17bdb42f48a027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff60e572738d0bd9db17bdb42f48a027">&#9670;&nbsp;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MipsInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert nop instruction when hazard condition is found. </p>
<p>insertNoop - If data hazard condition is found insert the target nop instruction. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00058">58</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a20491e3d4f88b3e92bb223d6f23480c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20491e3d4f88b3e92bb223d6f23480c6">&#9670;&nbsp;</a></span>insertNop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MipsInstrInfo::insertNop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert an ISA appropriate <code>nop</code>. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00271">llvm::MipsSubtarget::hasMips32r6()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00314">llvm::MipsSubtarget::inMicroMipsMode()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00303">llvm::MipsSubtarget::inMips16Mode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00045">Subtarget</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="a75313c138825e233baef675bb1c5c43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75313c138825e233baef675bb1c5c43d">&#9670;&nbsp;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt; MipsInstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00965">965</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8cpp_source.html#l00937">describeLoadedValue()</a>.</p>

</div>
</div>
<a id="a2adf4087bc7590487a999f76cf7dce04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adf4087bc7590487a999f76cf7dce04">&#9670;&nbsp;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BranchOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine if the branch target is in range. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00292">292</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a417eb34f192da104e17f240e478dc0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417eb34f192da104e17f240e478dc0b8">&#9670;&nbsp;</a></span>isBranchWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::MipsInstrInfo::isBranchWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#aaa0f9d10e8be64cf31192873787b0fb6">llvm::MipsSEInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00129">129</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

</div>
</div>
<a id="a5e5faf569e1b9d35ccd98046c7ad6d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5faf569e1b9d35ccd98046c7ad6d61">&#9670;&nbsp;</a></span>isZeroImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::isZeroImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00051">51</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00045">llvm::MipsSEInstrInfo::isLoadFromStackSlot()</a>, and <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00067">llvm::MipsSEInstrInfo::isStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a915dec0a932fc87dab3f284843ca25d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915dec0a932fc87dab3f284843ca25d5">&#9670;&nbsp;</a></span>loadRegFromStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MipsInstrInfo::loadRegFromStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#a6114b59e630035a5f49ab92c7bad0f12">llvm::MipsSEInstrInfo</a>, and <a class="el" href="classllvm_1_1Mips16InstrInfo.html#ac7a25dceffe54b50ba8163203c97ef62">llvm::Mips16InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8h_source.html#l00145">loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="accb38f1d8dc084098f532f6fcde49181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb38f1d8dc084098f532f6fcde49181">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MipsInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00145">145</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="classllvm_1_1MipsInstrInfo.html#a915dec0a932fc87dab3f284843ca25d5">loadRegFromStack()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="af9c7c6f6fad59cb7797cde1aab0265e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c7c6f6fad59cb7797cde1aab0265e5">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MipsInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00168">168</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00313">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l01552">removed</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>.</p>

</div>
</div>
<a id="a66639d41415d72e514e514c259533b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66639d41415d72e514e514c259533b9c">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reverseBranchCondition - Return the inverse opcode of the specified Branch instruction. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00196">196</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, and <a class="el" href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">getOppositeBranchOpc()</a>.</p>

</div>
</div>
<a id="a1dcd37ae69b31428f0cc1cffb0b63a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dcd37ae69b31428f0cc1cffb0b63a40">&#9670;&nbsp;</a></span>SafeInForbiddenSlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::SafeInForbiddenSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction can go in a forbidden slot. </p>
<p>Predicate for distingushing between control transfer instructions and all other instructions for handling forbidden slots.</p>
<p>Consider inline assembly as unsafe as well. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00577">577</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsBaseInfo_8h_source.html#l00124">llvm::MipsII::IsCTI</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a506d59d745bce4ecf472b2a3580219bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506d59d745bce4ecf472b2a3580219bd">&#9670;&nbsp;</a></span>SafeInFPUDelaySlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::SafeInFPUDelaySlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIInSlot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>FPUMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction can go in an FPU delay slot. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00584">584</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00678">llvm::MachineInstr::defs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00632">HasFPUDelaySlot()</a>, <a class="el" href="MachineInstr_8h_source.html#l01314">llvm::MachineInstr::isInlineAsm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::readsWritesVirtualRegister()</a>.</p>

</div>
</div>
<a id="a64bfddcfc4db367cec978a34653a69f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bfddcfc4db367cec978a34653a69f3">&#9670;&nbsp;</a></span>SafeInLoadDelaySlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::SafeInLoadDelaySlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIInSlot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate to determine if an instruction can go in a load delay slot. </p>
<p>Predicate for distinguishing instructions that are hazardous in a load delay slot.</p>
<p>Consider inline assembly as unsafe as well. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00616">616</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="MachineInstr_8h_source.html#l00678">llvm::MachineInstr::defs()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01314">llvm::MachineInstr::isInlineAsm()</a>.</p>

</div>
</div>
<a id="aed76e330485a27cb6a6b92936937ab5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed76e330485a27cb6a6b92936937ab5a">&#9670;&nbsp;</a></span>storeRegToStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MipsInstrInfo::storeRegToStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1MipsSEInstrInfo.html#ab193ba4da3fd147891adcf9efbc93aa2">llvm::MipsSEInstrInfo</a>, and <a class="el" href="classllvm_1_1Mips16InstrInfo.html#a3861659aa0f537f10c972f74adaa284c">llvm::Mips16InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8h_source.html#l00136">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a70d841624d43d450f036acec8789977f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d841624d43d450f036acec8789977f">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MipsInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00136">136</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="classllvm_1_1MipsInstrInfo.html#aed76e330485a27cb6a6b92936937ab5a">storeRegToStack()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="aa2085664dc930157970b0210392f7f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2085664dc930157970b0210392f7f09">&#9670;&nbsp;</a></span>verifyInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MipsInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform target specific instruction verification. </p>

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8cpp_source.html#l00850">850</a> of file <a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::EXT</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00045">Subtarget</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00329">llvm::MipsSubtarget::useIndirectJumpsHazard()</a>, and <a class="el" href="MipsInstrInfo_8cpp_source.html#l00813">verifyInsExtInstruction()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a36e76343538f6710d4c38a7b03598da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e76343538f6710d4c38a7b03598da7">&#9670;&nbsp;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a>&amp; llvm::MipsInstrInfo::Subtarget</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00045">45</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">llvm::MipsSEInstrInfo::adjustStackPtr()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00403">llvm::MipsSEInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00452">getEquivalentCompactForm()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00064">insertNop()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, and <a class="el" href="MipsInstrInfo_8cpp_source.html#l00850">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a96d190dd1f82d694b62678659badfcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d190dd1f82d694b62678659badfcc5">&#9670;&nbsp;</a></span>UncondBrOpc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MipsInstrInfo::UncondBrOpc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsInstrInfo_8h_source.html#l00046">46</a> of file <a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsInstrInfo_8cpp_source.html#l00134">insertBranch()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Mips/<a class="el" href="MipsInstrInfo_8h_source.html">MipsInstrInfo.h</a></li>
<li>lib/Target/Mips/<a class="el" href="MipsInstrInfo_8cpp_source.html">MipsInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:33:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
