- **ARC** = A RISC Computer

---

#### Harta Memoriei
- ==harta memoriei ARC==

#### Procesorul
- ==o privire abstracta==

---

#### Ciclul Extrage-Executare
1. Extrage din mem. urm. instructiune
2. Decodifica opcod-ul
3. .
4. .
5. Sare la 1.

---

#### ASI pentru ARC
| **Type**      | **Mnemonic** | **Meaning**                     |
| ---------- | -------- | --------------------------- |
| *Memory*     | ld       | Load register from mem.     |
|            | st       | Store register into mem.    |
| *Logic*      | sethi    | Load 22 MS Bits of register |
|            | andcc    | bitwise AND                 |
|            | orcc     | bitwise OR                  |
|            | orncc    | bitwise NOR                 |
|            | srl      | Shift right (logical)       |
| *Arithmetic* | addcc    | Add                         |
| *Control*    | call     | Call subroutine             |
|            | jmpl     | Jump & link (return)        |
|            | be       | Branch if equal             |
|            | bneg     | Branch if negative          |
|            | bcs      | Branch on carry             |
|            | bvs      | Branch on overflow          |
|            | ba       | Branch always               |

- submultime a ASI pentru SPARC
	- o arhitectura comerciala

---

#### Formatul Instructiunilor
- Eticheta - Mnemonica - Operand(zi) sursa - Operand destinatie - Comentariu
- `lab_1: addcc %r1, %r2, %r3  !Comment`

---

#### Registre
