/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "trace.h"

uint16_t _TRACE_THREAD_POOL_SUBMIT_DSTATE;
uint16_t _TRACE_THREAD_POOL_COMPLETE_DSTATE;
uint16_t _TRACE_THREAD_POOL_CANCEL_DSTATE;
uint16_t _TRACE_CPU_IN_DSTATE;
uint16_t _TRACE_CPU_OUT_DSTATE;
uint16_t _TRACE_BALLOON_EVENT_DSTATE;
uint16_t _TRACE_VM_STATE_NOTIFY_DSTATE;
uint16_t _TRACE_LOAD_FILE_DSTATE;
uint16_t _TRACE_RUNSTATE_SET_DSTATE;
uint16_t _TRACE_SYSTEM_WAKEUP_REQUEST_DSTATE;
uint16_t _TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_DSTATE;
uint16_t _TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_DSTATE;
uint16_t _TRACE_SPICE_VMC_WRITE_DSTATE;
uint16_t _TRACE_SPICE_VMC_READ_DSTATE;
uint16_t _TRACE_SPICE_VMC_REGISTER_INTERFACE_DSTATE;
uint16_t _TRACE_SPICE_VMC_UNREGISTER_INTERFACE_DSTATE;
uint16_t _TRACE_SPICE_VMC_EVENT_DSTATE;
uint16_t _TRACE_XEN_RAM_ALLOC_DSTATE;
uint16_t _TRACE_XEN_CLIENT_SET_MEMORY_DSTATE;
uint16_t _TRACE_XEN_DEFAULT_IOREQ_SERVER_DSTATE;
uint16_t _TRACE_XEN_IOREQ_SERVER_CREATE_DSTATE;
uint16_t _TRACE_XEN_IOREQ_SERVER_DESTROY_DSTATE;
uint16_t _TRACE_XEN_IOREQ_SERVER_STATE_DSTATE;
uint16_t _TRACE_XEN_MAP_MMIO_RANGE_DSTATE;
uint16_t _TRACE_XEN_UNMAP_MMIO_RANGE_DSTATE;
uint16_t _TRACE_XEN_MAP_PORTIO_RANGE_DSTATE;
uint16_t _TRACE_XEN_UNMAP_PORTIO_RANGE_DSTATE;
uint16_t _TRACE_XEN_MAP_PCIDEV_DSTATE;
uint16_t _TRACE_XEN_UNMAP_PCIDEV_DSTATE;
uint16_t _TRACE_HANDLE_IOREQ_DSTATE;
uint16_t _TRACE_HANDLE_IOREQ_READ_DSTATE;
uint16_t _TRACE_HANDLE_IOREQ_WRITE_DSTATE;
uint16_t _TRACE_CPU_IOREQ_PIO_DSTATE;
uint16_t _TRACE_CPU_IOREQ_PIO_READ_REG_DSTATE;
uint16_t _TRACE_CPU_IOREQ_PIO_WRITE_REG_DSTATE;
uint16_t _TRACE_CPU_IOREQ_MOVE_DSTATE;
uint16_t _TRACE_XEN_MAP_CACHE_DSTATE;
uint16_t _TRACE_XEN_REMAP_BUCKET_DSTATE;
uint16_t _TRACE_XEN_MAP_CACHE_RETURN_DSTATE;
uint16_t _TRACE_HANDLE_QMP_COMMAND_DSTATE;
uint16_t _TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_DSTATE;
uint16_t _TRACE_MONITOR_PROTOCOL_EVENT_EMIT_DSTATE;
uint16_t _TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_DSTATE;
uint16_t _TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_DSTATE;
uint16_t _TRACE_DMA_BLK_IO_DSTATE;
uint16_t _TRACE_DMA_AIO_CANCEL_DSTATE;
uint16_t _TRACE_DMA_COMPLETE_DSTATE;
uint16_t _TRACE_DMA_BLK_CB_DSTATE;
uint16_t _TRACE_DMA_MAP_WAIT_DSTATE;
uint16_t _TRACE_KVM_IOCTL_DSTATE;
uint16_t _TRACE_KVM_VM_IOCTL_DSTATE;
uint16_t _TRACE_KVM_VCPU_IOCTL_DSTATE;
uint16_t _TRACE_KVM_RUN_EXIT_DSTATE;
uint16_t _TRACE_KVM_DEVICE_IOCTL_DSTATE;
uint16_t _TRACE_KVM_FAILED_REG_GET_DSTATE;
uint16_t _TRACE_KVM_FAILED_REG_SET_DSTATE;
uint16_t _TRACE_KVM_IRQCHIP_COMMIT_ROUTES_DSTATE;
uint16_t _TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_DSTATE;
uint16_t _TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_DSTATE;
uint16_t _TRACE_EXEC_TB_DSTATE;
uint16_t _TRACE_EXEC_TB_NOCACHE_DSTATE;
uint16_t _TRACE_EXEC_TB_EXIT_DSTATE;
uint16_t _TRACE_TRANSLATE_BLOCK_DSTATE;
uint16_t _TRACE_MEMORY_REGION_OPS_READ_DSTATE;
uint16_t _TRACE_MEMORY_REGION_OPS_WRITE_DSTATE;
uint16_t _TRACE_MEMORY_REGION_SUBPAGE_READ_DSTATE;
uint16_t _TRACE_MEMORY_REGION_SUBPAGE_WRITE_DSTATE;
uint16_t _TRACE_MEMORY_REGION_TB_READ_DSTATE;
uint16_t _TRACE_MEMORY_REGION_TB_WRITE_DSTATE;
uint16_t _TRACE_MEMORY_REGION_RAM_DEVICE_READ_DSTATE;
uint16_t _TRACE_MEMORY_REGION_RAM_DEVICE_WRITE_DSTATE;
uint16_t _TRACE_GUEST_CPU_ENTER_DSTATE;
uint16_t _TRACE_GUEST_CPU_RESET_DSTATE;
uint16_t _TRACE_GUEST_MEM_BEFORE_TRANS_DSTATE;
uint16_t _TRACE_GUEST_MEM_BEFORE_EXEC_DSTATE;
uint16_t _TRACE_GUEST_USER_SYSCALL_DSTATE;
uint16_t _TRACE_GUEST_USER_SYSCALL_RET_DSTATE;
uint16_t _TRACE_BUFFER_RESIZE_DSTATE;
uint16_t _TRACE_BUFFER_MOVE_EMPTY_DSTATE;
uint16_t _TRACE_BUFFER_MOVE_DSTATE;
uint16_t _TRACE_BUFFER_FREE_DSTATE;
uint16_t _TRACE_QEMU_COROUTINE_ENTER_DSTATE;
uint16_t _TRACE_QEMU_COROUTINE_YIELD_DSTATE;
uint16_t _TRACE_QEMU_COROUTINE_TERMINATE_DSTATE;
uint16_t _TRACE_QEMU_CO_QUEUE_RUN_RESTART_DSTATE;
uint16_t _TRACE_QEMU_CO_QUEUE_NEXT_DSTATE;
uint16_t _TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_DSTATE;
uint16_t _TRACE_QEMU_CO_MUTEX_LOCK_RETURN_DSTATE;
uint16_t _TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_DSTATE;
uint16_t _TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_DSTATE;
uint16_t _TRACE_QEMU_MEMALIGN_DSTATE;
uint16_t _TRACE_QEMU_ANON_RAM_ALLOC_DSTATE;
uint16_t _TRACE_QEMU_VFREE_DSTATE;
uint16_t _TRACE_QEMU_ANON_RAM_FREE_DSTATE;
uint16_t _TRACE_HBITMAP_ITER_SKIP_WORDS_DSTATE;
uint16_t _TRACE_HBITMAP_RESET_DSTATE;
uint16_t _TRACE_HBITMAP_SET_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_GET_PATH_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_SESSION_NEW_DSTATE;
uint16_t _TRACE_QCRYPTO_TLS_SESSION_CHECK_CREDS_DSTATE;
uint16_t _TRACE_QIO_TASK_NEW_DSTATE;
uint16_t _TRACE_QIO_TASK_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_TASK_ABORT_DSTATE;
uint16_t _TRACE_QIO_TASK_THREAD_START_DSTATE;
uint16_t _TRACE_QIO_TASK_THREAD_RUN_DSTATE;
uint16_t _TRACE_QIO_TASK_THREAD_EXIT_DSTATE;
uint16_t _TRACE_QIO_TASK_THREAD_RESULT_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_NEW_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_NEW_FD_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_FILE_NEW_FD_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_FILE_NEW_PATH_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_NEW_SERVER_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_COMMAND_NEW_PID_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_COMMAND_ABORT_DSTATE;
uint16_t _TRACE_QIO_CHANNEL_COMMAND_WAIT_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_SECTION_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_MAIN_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_POST_MAIN_DSTATE;
uint16_t _TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_DSTATE;
uint16_t _TRACE_QEMU_SAVEVM_SEND_PACKAGED_DSTATE;
uint16_t _TRACE_LOADVM_HANDLE_CMD_PACKAGED_DSTATE;
uint16_t _TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_DSTATE;
uint16_t _TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_DSTATE;
uint16_t _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_DSTATE;
uint16_t _TRACE_LOADVM_PROCESS_COMMAND_DSTATE;
uint16_t _TRACE_LOADVM_PROCESS_COMMAND_PING_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_DSTATE;
uint16_t _TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_DSTATE;
uint16_t _TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_DSTATE;
uint16_t _TRACE_SAVEVM_COMMAND_SEND_DSTATE;
uint16_t _TRACE_SAVEVM_SECTION_START_DSTATE;
uint16_t _TRACE_SAVEVM_SECTION_END_DSTATE;
uint16_t _TRACE_SAVEVM_SECTION_SKIP_DSTATE;
uint16_t _TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_DSTATE;
uint16_t _TRACE_SAVEVM_SEND_PING_DSTATE;
uint16_t _TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_DSTATE;
uint16_t _TRACE_SAVEVM_SEND_POSTCOPY_RUN_DSTATE;
uint16_t _TRACE_SAVEVM_STATE_BEGIN_DSTATE;
uint16_t _TRACE_SAVEVM_STATE_HEADER_DSTATE;
uint16_t _TRACE_SAVEVM_STATE_ITERATE_DSTATE;
uint16_t _TRACE_SAVEVM_STATE_CLEANUP_DSTATE;
uint16_t _TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_DSTATE;
uint16_t _TRACE_VMSTATE_SAVE_DSTATE;
uint16_t _TRACE_VMSTATE_LOAD_DSTATE;
uint16_t _TRACE_QEMU_ANNOUNCE_SELF_ITER_DSTATE;
uint16_t _TRACE_VMSTATE_LOAD_FIELD_ERROR_DSTATE;
uint16_t _TRACE_VMSTATE_LOAD_STATE_DSTATE;
uint16_t _TRACE_VMSTATE_LOAD_STATE_END_DSTATE;
uint16_t _TRACE_VMSTATE_LOAD_STATE_FIELD_DSTATE;
uint16_t _TRACE_VMSTATE_N_ELEMS_DSTATE;
uint16_t _TRACE_VMSTATE_SUBSECTION_LOAD_DSTATE;
uint16_t _TRACE_VMSTATE_SUBSECTION_LOAD_BAD_DSTATE;
uint16_t _TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_DSTATE;
uint16_t _TRACE_QEMU_FILE_FCLOSE_DSTATE;
uint16_t _TRACE_GET_QUEUED_PAGE_DSTATE;
uint16_t _TRACE_GET_QUEUED_PAGE_NOT_DIRTY_DSTATE;
uint16_t _TRACE_MIGRATION_BITMAP_SYNC_START_DSTATE;
uint16_t _TRACE_MIGRATION_BITMAP_SYNC_END_DSTATE;
uint16_t _TRACE_MIGRATION_THROTTLE_DSTATE;
uint16_t _TRACE_RAM_LOAD_POSTCOPY_LOOP_DSTATE;
uint16_t _TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_DSTATE;
uint16_t _TRACE_RAM_SAVE_QUEUE_PAGES_DSTATE;
uint16_t _TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_DSTATE;
uint16_t _TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_DSTATE;
uint16_t _TRACE_MIGRATE_SET_STATE_DSTATE;
uint16_t _TRACE_MIGRATE_FD_CLEANUP_DSTATE;
uint16_t _TRACE_MIGRATE_FD_ERROR_DSTATE;
uint16_t _TRACE_MIGRATE_FD_CANCEL_DSTATE;
uint16_t _TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_DSTATE;
uint16_t _TRACE_MIGRATE_PENDING_DSTATE;
uint16_t _TRACE_MIGRATE_SEND_RP_MESSAGE_DSTATE;
uint16_t _TRACE_MIGRATION_COMPLETION_FILE_ERR_DSTATE;
uint16_t _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_DSTATE;
uint16_t _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_DSTATE;
uint16_t _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_DSTATE;
uint16_t _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_DSTATE;
uint16_t _TRACE_MIGRATION_THREAD_AFTER_LOOP_DSTATE;
uint16_t _TRACE_MIGRATION_THREAD_FILE_ERR_DSTATE;
uint16_t _TRACE_MIGRATION_THREAD_SETUP_COMPLETE_DSTATE;
uint16_t _TRACE_OPEN_RETURN_PATH_ON_SOURCE_DSTATE;
uint16_t _TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_DSTATE;
uint16_t _TRACE_POSTCOPY_START_DSTATE;
uint16_t _TRACE_POSTCOPY_START_SET_RUN_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_END_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_PONG_DSTATE;
uint16_t _TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_DSTATE;
uint16_t _TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_DSTATE;
uint16_t _TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_DSTATE;
uint16_t _TRACE_MIGRATION_THREAD_LOW_PENDING_DSTATE;
uint16_t _TRACE_MIGRATE_STATE_TOO_BIG_DSTATE;
uint16_t _TRACE_MIGRATE_TRANSFERRED_DSTATE;
uint16_t _TRACE_PROCESS_INCOMING_MIGRATION_CO_END_DSTATE;
uint16_t _TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_DSTATE;
uint16_t _TRACE_MIGRATION_SET_INCOMING_CHANNEL_DSTATE;
uint16_t _TRACE_MIGRATION_SET_OUTGOING_CHANNEL_DSTATE;
uint16_t _TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_DSTATE;
uint16_t _TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_DSTATE;
uint16_t _TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_DSTATE;
uint16_t _TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_DSTATE;
uint16_t _TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_DSTATE;
uint16_t _TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_DSTATE;
uint16_t _TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_DSTATE;
uint16_t _TRACE_QEMU_RDMA_CLOSE_DSTATE;
uint16_t _TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_DSTATE;
uint16_t _TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_DSTATE;
uint16_t _TRACE_QEMU_RDMA_DEST_INIT_TRYING_DSTATE;
uint16_t _TRACE_QEMU_RDMA_DUMP_GID_DSTATE;
uint16_t _TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_DSTATE;
uint16_t _TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_DSTATE;
uint16_t _TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_DSTATE;
uint16_t _TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_DSTATE;
uint16_t _TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_DSTATE;
uint16_t _TRACE_QEMU_RDMA_FILL_DSTATE;
uint16_t _TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_POLL_RECV_DSTATE;
uint16_t _TRACE_QEMU_RDMA_POLL_WRITE_DSTATE;
uint16_t _TRACE_QEMU_RDMA_POLL_OTHER_DSTATE;
uint16_t _TRACE_QEMU_RDMA_POST_SEND_CONTROL_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_START_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_STOP_DSTATE;
uint16_t _TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_DSTATE;
uint16_t _TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_DSTATE;
uint16_t _TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_DSTATE;
uint16_t _TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_DSTATE;
uint16_t _TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_DSTATE;
uint16_t _TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_DSTATE;
uint16_t _TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_DSTATE;
uint16_t _TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_FLUSH_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_POST_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_TOP_DSTATE;
uint16_t _TRACE_QEMU_RDMA_WRITE_ONE_ZERO_DSTATE;
uint16_t _TRACE_RDMA_ADD_BLOCK_DSTATE;
uint16_t _TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_DSTATE;
uint16_t _TRACE_RDMA_DELETE_BLOCK_DSTATE;
uint16_t _TRACE_RDMA_START_INCOMING_MIGRATION_DSTATE;
uint16_t _TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_DSTATE;
uint16_t _TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_DSTATE;
uint16_t _TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_DSTATE;
uint16_t _TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_DSTATE;
uint16_t _TRACE_POSTCOPY_DISCARD_SEND_FINISH_DSTATE;
uint16_t _TRACE_POSTCOPY_DISCARD_SEND_RANGE_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_DISCARD_RANGE_DSTATE;
uint16_t _TRACE_POSTCOPY_CLEANUP_RANGE_DSTATE;
uint16_t _TRACE_POSTCOPY_INIT_RANGE_DSTATE;
uint16_t _TRACE_POSTCOPY_NHP_RANGE_DSTATE;
uint16_t _TRACE_POSTCOPY_PLACE_PAGE_DSTATE;
uint16_t _TRACE_POSTCOPY_PLACE_PAGE_ZERO_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_DSTATE;
uint16_t _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_DSTATE;
uint16_t _TRACE_MIGRATION_EXEC_OUTGOING_DSTATE;
uint16_t _TRACE_MIGRATION_EXEC_INCOMING_DSTATE;
uint16_t _TRACE_MIGRATION_FD_OUTGOING_DSTATE;
uint16_t _TRACE_MIGRATION_FD_INCOMING_DSTATE;
uint16_t _TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_DSTATE;
uint16_t _TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_DSTATE;
uint16_t _TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_DSTATE;
uint16_t _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_DSTATE;
uint16_t _TRACE_COLO_VM_STATE_CHANGE_DSTATE;
uint16_t _TRACE_COLO_SEND_MESSAGE_DSTATE;
uint16_t _TRACE_COLO_RECEIVE_MESSAGE_DSTATE;
uint16_t _TRACE_COLO_FAILOVER_SET_STATE_DSTATE;
uint16_t _TRACE_BDRV_OPEN_COMMON_DSTATE;
uint16_t _TRACE_BDRV_LOCK_MEDIUM_DSTATE;
uint16_t _TRACE_BLK_CO_PREADV_DSTATE;
uint16_t _TRACE_BLK_CO_PWRITEV_DSTATE;
uint16_t _TRACE_BDRV_AIO_FLUSH_DSTATE;
uint16_t _TRACE_BDRV_AIO_READV_DSTATE;
uint16_t _TRACE_BDRV_AIO_WRITEV_DSTATE;
uint16_t _TRACE_BDRV_CO_READV_DSTATE;
uint16_t _TRACE_BDRV_CO_WRITEV_DSTATE;
uint16_t _TRACE_BDRV_CO_PWRITE_ZEROES_DSTATE;
uint16_t _TRACE_BDRV_CO_DO_COPY_ON_READV_DSTATE;
uint16_t _TRACE_STREAM_ONE_ITERATION_DSTATE;
uint16_t _TRACE_STREAM_START_DSTATE;
uint16_t _TRACE_COMMIT_ONE_ITERATION_DSTATE;
uint16_t _TRACE_COMMIT_START_DSTATE;
uint16_t _TRACE_MIRROR_START_DSTATE;
uint16_t _TRACE_MIRROR_RESTART_ITER_DSTATE;
uint16_t _TRACE_MIRROR_BEFORE_FLUSH_DSTATE;
uint16_t _TRACE_MIRROR_BEFORE_DRAIN_DSTATE;
uint16_t _TRACE_MIRROR_BEFORE_SLEEP_DSTATE;
uint16_t _TRACE_MIRROR_ONE_ITERATION_DSTATE;
uint16_t _TRACE_MIRROR_ITERATION_DONE_DSTATE;
uint16_t _TRACE_MIRROR_YIELD_DSTATE;
uint16_t _TRACE_MIRROR_YIELD_IN_FLIGHT_DSTATE;
uint16_t _TRACE_MIRROR_YIELD_BUF_BUSY_DSTATE;
uint16_t _TRACE_MIRROR_BREAK_BUF_BUSY_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_ENTER_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_RETURN_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_SKIP_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_PROCESS_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_READ_FAIL_DSTATE;
uint16_t _TRACE_BACKUP_DO_COW_WRITE_FAIL_DSTATE;
uint16_t _TRACE_QMP_BLOCK_JOB_CANCEL_DSTATE;
uint16_t _TRACE_QMP_BLOCK_JOB_PAUSE_DSTATE;
uint16_t _TRACE_QMP_BLOCK_JOB_RESUME_DSTATE;
uint16_t _TRACE_QMP_BLOCK_JOB_COMPLETE_DSTATE;
uint16_t _TRACE_QMP_BLOCK_STREAM_DSTATE;
uint16_t _TRACE_PAIO_SUBMIT_CO_DSTATE;
uint16_t _TRACE_PAIO_SUBMIT_DSTATE;
uint16_t _TRACE_QCOW2_WRITEV_START_REQ_DSTATE;
uint16_t _TRACE_QCOW2_WRITEV_DONE_REQ_DSTATE;
uint16_t _TRACE_QCOW2_WRITEV_START_PART_DSTATE;
uint16_t _TRACE_QCOW2_WRITEV_DONE_PART_DSTATE;
uint16_t _TRACE_QCOW2_WRITEV_DATA_DSTATE;
uint16_t _TRACE_QCOW2_PWRITE_ZEROES_START_REQ_DSTATE;
uint16_t _TRACE_QCOW2_PWRITE_ZEROES_DSTATE;
uint16_t _TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_DSTATE;
uint16_t _TRACE_QCOW2_HANDLE_COPIED_DSTATE;
uint16_t _TRACE_QCOW2_HANDLE_ALLOC_DSTATE;
uint16_t _TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_DSTATE;
uint16_t _TRACE_QCOW2_CLUSTER_ALLOC_PHYS_DSTATE;
uint16_t _TRACE_QCOW2_CLUSTER_LINK_L2_DSTATE;
uint16_t _TRACE_QCOW2_L2_ALLOCATE_DSTATE;
uint16_t _TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_DSTATE;
uint16_t _TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_DSTATE;
uint16_t _TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_DSTATE;
uint16_t _TRACE_QCOW2_L2_ALLOCATE_DONE_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_GET_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_GET_READ_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_GET_DONE_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_FLUSH_DSTATE;
uint16_t _TRACE_QCOW2_CACHE_ENTRY_FLUSH_DSTATE;
uint16_t _TRACE_QED_ALLOC_L2_CACHE_ENTRY_DSTATE;
uint16_t _TRACE_QED_UNREF_L2_CACHE_ENTRY_DSTATE;
uint16_t _TRACE_QED_FIND_L2_CACHE_ENTRY_DSTATE;
uint16_t _TRACE_QED_READ_TABLE_DSTATE;
uint16_t _TRACE_QED_READ_TABLE_CB_DSTATE;
uint16_t _TRACE_QED_WRITE_TABLE_DSTATE;
uint16_t _TRACE_QED_WRITE_TABLE_CB_DSTATE;
uint16_t _TRACE_QED_NEED_CHECK_TIMER_CB_DSTATE;
uint16_t _TRACE_QED_START_NEED_CHECK_TIMER_DSTATE;
uint16_t _TRACE_QED_CANCEL_NEED_CHECK_TIMER_DSTATE;
uint16_t _TRACE_QED_AIO_COMPLETE_DSTATE;
uint16_t _TRACE_QED_AIO_SETUP_DSTATE;
uint16_t _TRACE_QED_AIO_NEXT_IO_DSTATE;
uint16_t _TRACE_QED_AIO_READ_DATA_DSTATE;
uint16_t _TRACE_QED_AIO_WRITE_DATA_DSTATE;
uint16_t _TRACE_QED_AIO_WRITE_PREFILL_DSTATE;
uint16_t _TRACE_QED_AIO_WRITE_POSTFILL_DSTATE;
uint16_t _TRACE_QED_AIO_WRITE_MAIN_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_REQ_COMPLETE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_RW_COMPLETE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_HANDLE_WRITE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_HANDLE_READ_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_DATA_PLANE_START_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_DATA_PLANE_STOP_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_DSTATE;
uint16_t _TRACE_HD_GEOMETRY_LCHS_GUESS_DSTATE;
uint16_t _TRACE_HD_GEOMETRY_GUESS_DSTATE;
uint16_t _TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_DSTATE;
uint16_t _TRACE_VIRTIO_SERIAL_THROTTLE_PORT_DSTATE;
uint16_t _TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_DSTATE;
uint16_t _TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_DSTATE;
uint16_t _TRACE_VIRTIO_CONSOLE_FLUSH_BUF_DSTATE;
uint16_t _TRACE_VIRTIO_CONSOLE_CHR_READ_DSTATE;
uint16_t _TRACE_VIRTIO_CONSOLE_CHR_EVENT_DSTATE;
uint16_t _TRACE_GRLIB_APBUART_EVENT_DSTATE;
uint16_t _TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_DSTATE;
uint16_t _TRACE_GRLIB_APBUART_READL_UNKNOWN_DSTATE;
uint16_t _TRACE_LM32_JUART_GET_JTX_DSTATE;
uint16_t _TRACE_LM32_JUART_SET_JTX_DSTATE;
uint16_t _TRACE_LM32_JUART_GET_JRX_DSTATE;
uint16_t _TRACE_LM32_JUART_SET_JRX_DSTATE;
uint16_t _TRACE_LM32_UART_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_LM32_UART_MEMORY_READ_DSTATE;
uint16_t _TRACE_LM32_UART_IRQ_STATE_DSTATE;
uint16_t _TRACE_MILKYMIST_UART_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_UART_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_UART_RAISE_IRQ_DSTATE;
uint16_t _TRACE_MILKYMIST_UART_LOWER_IRQ_DSTATE;
uint16_t _TRACE_ESCC_PUT_QUEUE_DSTATE;
uint16_t _TRACE_ESCC_GET_QUEUE_DSTATE;
uint16_t _TRACE_ESCC_UPDATE_IRQ_DSTATE;
uint16_t _TRACE_ESCC_UPDATE_PARAMETERS_DSTATE;
uint16_t _TRACE_ESCC_MEM_WRITEB_CTRL_DSTATE;
uint16_t _TRACE_ESCC_MEM_WRITEB_DATA_DSTATE;
uint16_t _TRACE_ESCC_MEM_READB_CTRL_DSTATE;
uint16_t _TRACE_ESCC_MEM_READB_DATA_DSTATE;
uint16_t _TRACE_ESCC_SERIAL_RECEIVE_BYTE_DSTATE;
uint16_t _TRACE_ESCC_SUNKBD_EVENT_IN_DSTATE;
uint16_t _TRACE_ESCC_SUNKBD_EVENT_OUT_DSTATE;
uint16_t _TRACE_ESCC_KBD_COMMAND_DSTATE;
uint16_t _TRACE_ESCC_SUNMOUSE_EVENT_DSTATE;
uint16_t _TRACE_PL011_IRQ_STATE_DSTATE;
uint16_t _TRACE_PL011_READ_DSTATE;
uint16_t _TRACE_PL011_READ_FIFO_DSTATE;
uint16_t _TRACE_PL011_WRITE_DSTATE;
uint16_t _TRACE_PL011_CAN_RECEIVE_DSTATE;
uint16_t _TRACE_PL011_PUT_FIFO_DSTATE;
uint16_t _TRACE_PL011_PUT_FIFO_FULL_DSTATE;
uint16_t _TRACE_CPU_SET_APIC_BASE_DSTATE;
uint16_t _TRACE_CPU_GET_APIC_BASE_DSTATE;
uint16_t _TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE;
uint16_t _TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE;
uint16_t _TRACE_APIC_GET_IRQ_DELIVERED_DSTATE;
uint16_t _TRACE_APIC_LOCAL_DELIVER_DSTATE;
uint16_t _TRACE_APIC_DELIVER_IRQ_DSTATE;
uint16_t _TRACE_APIC_MEM_READL_DSTATE;
uint16_t _TRACE_APIC_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE;
uint16_t _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE;
uint16_t _TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE;
uint16_t _TRACE_SLAVIO_SET_IRQ_DSTATE;
uint16_t _TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE;
uint16_t _TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE;
uint16_t _TRACE_GRLIB_IRQMP_ACK_DSTATE;
uint16_t _TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE;
uint16_t _TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE;
uint16_t _TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE;
uint16_t _TRACE_LM32_PIC_RAISE_IRQ_DSTATE;
uint16_t _TRACE_LM32_PIC_LOWER_IRQ_DSTATE;
uint16_t _TRACE_LM32_PIC_INTERRUPT_DSTATE;
uint16_t _TRACE_LM32_PIC_SET_IM_DSTATE;
uint16_t _TRACE_LM32_PIC_SET_IP_DSTATE;
uint16_t _TRACE_LM32_PIC_GET_IM_DSTATE;
uint16_t _TRACE_LM32_PIC_GET_IP_DSTATE;
uint16_t _TRACE_XICS_ICP_CHECK_IPI_DSTATE;
uint16_t _TRACE_XICS_ICP_ACCEPT_DSTATE;
uint16_t _TRACE_XICS_ICP_EOI_DSTATE;
uint16_t _TRACE_XICS_ICP_IRQ_DSTATE;
uint16_t _TRACE_XICS_ICP_RAISE_DSTATE;
uint16_t _TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE;
uint16_t _TRACE_XICS_MASKED_PENDING_DSTATE;
uint16_t _TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE;
uint16_t _TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE;
uint16_t _TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE;
uint16_t _TRACE_XICS_ICS_SIMPLE_EOI_DSTATE;
uint16_t _TRACE_XICS_ALLOC_DSTATE;
uint16_t _TRACE_XICS_ALLOC_BLOCK_DSTATE;
uint16_t _TRACE_XICS_ICS_FREE_DSTATE;
uint16_t _TRACE_XICS_ICS_FREE_WARN_DSTATE;
uint16_t _TRACE_XICS_ICP_POST_LOAD_DSTATE;
uint16_t _TRACE_FLIC_CREATE_DEVICE_DSTATE;
uint16_t _TRACE_FLIC_NO_DEVICE_API_DSTATE;
uint16_t _TRACE_FLIC_RESET_FAILED_DSTATE;
uint16_t _TRACE_ASPEED_VIC_SET_IRQ_DSTATE;
uint16_t _TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE;
uint16_t _TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE;
uint16_t _TRACE_ASPEED_VIC_READ_DSTATE;
uint16_t _TRACE_ASPEED_VIC_WRITE_DSTATE;
uint16_t _TRACE_GIC_ENABLE_IRQ_DSTATE;
uint16_t _TRACE_GIC_DISABLE_IRQ_DSTATE;
uint16_t _TRACE_GIC_SET_IRQ_DSTATE;
uint16_t _TRACE_GIC_UPDATE_BESTIRQ_DSTATE;
uint16_t _TRACE_GIC_UPDATE_SET_IRQ_DSTATE;
uint16_t _TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE;
uint16_t _TRACE_GICV3_ICC_PMR_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_PMR_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_BPR_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_BPR_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_AP_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_AP_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_IGRPEN_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_CTLR_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_CTLR_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE;
uint16_t _TRACE_GICV3_CPUIF_UPDATE_DSTATE;
uint16_t _TRACE_GICV3_CPUIF_SET_IRQS_DSTATE;
uint16_t _TRACE_GICV3_ICC_GENERATE_SGI_DSTATE;
uint16_t _TRACE_GICV3_ICC_IAR0_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_IAR1_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_EOIR_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_HPPIR0_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_HPPIR1_READ_DSTATE;
uint16_t _TRACE_GICV3_ICC_DIR_WRITE_DSTATE;
uint16_t _TRACE_GICV3_ICC_RPR_READ_DSTATE;
uint16_t _TRACE_GICV3_DIST_READ_DSTATE;
uint16_t _TRACE_GICV3_DIST_BADREAD_DSTATE;
uint16_t _TRACE_GICV3_DIST_WRITE_DSTATE;
uint16_t _TRACE_GICV3_DIST_BADWRITE_DSTATE;
uint16_t _TRACE_GICV3_DIST_SET_IRQ_DSTATE;
uint16_t _TRACE_GICV3_REDIST_READ_DSTATE;
uint16_t _TRACE_GICV3_REDIST_BADREAD_DSTATE;
uint16_t _TRACE_GICV3_REDIST_WRITE_DSTATE;
uint16_t _TRACE_GICV3_REDIST_BADWRITE_DSTATE;
uint16_t _TRACE_GICV3_REDIST_SET_IRQ_DSTATE;
uint16_t _TRACE_GICV3_REDIST_SEND_SGI_DSTATE;
uint16_t _TRACE_LANCE_MEM_READW_DSTATE;
uint16_t _TRACE_LANCE_MEM_WRITEW_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_MDIO_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_TX_FRAME_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_RX_FRAME_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_DSTATE;
uint16_t _TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_DSTATE;
uint16_t _TRACE_MIPSNET_SEND_DSTATE;
uint16_t _TRACE_MIPSNET_RECEIVE_DSTATE;
uint16_t _TRACE_MIPSNET_READ_DSTATE;
uint16_t _TRACE_MIPSNET_WRITE_DSTATE;
uint16_t _TRACE_MIPSNET_IRQ_DSTATE;
uint16_t _TRACE_OPEN_ETH_MII_WRITE_DSTATE;
uint16_t _TRACE_OPEN_ETH_MII_READ_DSTATE;
uint16_t _TRACE_OPEN_ETH_UPDATE_IRQ_DSTATE;
uint16_t _TRACE_OPEN_ETH_RECEIVE_DSTATE;
uint16_t _TRACE_OPEN_ETH_RECEIVE_MCAST_DSTATE;
uint16_t _TRACE_OPEN_ETH_RECEIVE_REJECT_DSTATE;
uint16_t _TRACE_OPEN_ETH_RECEIVE_DESC_DSTATE;
uint16_t _TRACE_OPEN_ETH_START_XMIT_DSTATE;
uint16_t _TRACE_OPEN_ETH_REG_READ_DSTATE;
uint16_t _TRACE_OPEN_ETH_REG_WRITE_DSTATE;
uint16_t _TRACE_OPEN_ETH_DESC_READ_DSTATE;
uint16_t _TRACE_OPEN_ETH_DESC_WRITE_DSTATE;
uint16_t _TRACE_PCNET_S_RESET_DSTATE;
uint16_t _TRACE_PCNET_USER_INT_DSTATE;
uint16_t _TRACE_PCNET_ISR_CHANGE_DSTATE;
uint16_t _TRACE_PCNET_INIT_DSTATE;
uint16_t _TRACE_PCNET_RLEN_TLEN_DSTATE;
uint16_t _TRACE_PCNET_SS32_RDRA_TDRA_DSTATE;
uint16_t _TRACE_PCNET_APROM_WRITEB_DSTATE;
uint16_t _TRACE_PCNET_APROM_READB_DSTATE;
uint16_t _TRACE_PCNET_IOPORT_READ_DSTATE;
uint16_t _TRACE_PCNET_IOPORT_WRITE_DSTATE;
uint16_t _TRACE_PCNET_MMIO_WRITEB_DSTATE;
uint16_t _TRACE_PCNET_MMIO_WRITEW_DSTATE;
uint16_t _TRACE_PCNET_MMIO_WRITEL_DSTATE;
uint16_t _TRACE_PCNET_MMIO_READB_DSTATE;
uint16_t _TRACE_PCNET_MMIO_READW_DSTATE;
uint16_t _TRACE_PCNET_MMIO_READL_DSTATE;
uint16_t _TRACE_NET_RX_PKT_PARSED_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_DSTATE;
uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_IP4_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_IP4_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_IP6_TCP_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_IP6_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_IP6_EX_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_HASH_DSTATE;
uint16_t _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_DSTATE;
uint16_t _TRACE_E1000X_RX_CAN_RECV_DISABLED_DSTATE;
uint16_t _TRACE_E1000X_VLAN_IS_VLAN_PKT_DSTATE;
uint16_t _TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE;
uint16_t _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_DSTATE;
uint16_t _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_DSTATE;
uint16_t _TRACE_E1000X_RX_LINK_DOWN_DSTATE;
uint16_t _TRACE_E1000X_RX_DISABLED_DSTATE;
uint16_t _TRACE_E1000X_RX_OVERSIZED_DSTATE;
uint16_t _TRACE_E1000X_MAC_INDICATE_DSTATE;
uint16_t _TRACE_E1000X_LINK_NEGOTIATION_START_DSTATE;
uint16_t _TRACE_E1000X_LINK_NEGOTIATION_DONE_DSTATE;
uint16_t _TRACE_E1000E_CORE_WRITE_DSTATE;
uint16_t _TRACE_E1000E_CORE_READ_DSTATE;
uint16_t _TRACE_E1000E_CORE_MDIC_READ_DSTATE;
uint16_t _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE;
uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_DSTATE;
uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE;
uint16_t _TRACE_E1000E_CORE_EEEPROM_WRITE_DSTATE;
uint16_t _TRACE_E1000E_CORE_CTRL_WRITE_DSTATE;
uint16_t _TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE;
uint16_t _TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE;
uint16_t _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE;
uint16_t _TRACE_E1000E_LINK_SET_PARAMS_DSTATE;
uint16_t _TRACE_E1000E_LINK_READ_PARAMS_DSTATE;
uint16_t _TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE;
uint16_t _TRACE_E1000E_LINK_STATUS_DSTATE;
uint16_t _TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE;
uint16_t _TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE;
uint16_t _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE;
uint16_t _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE;
uint16_t _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE;
uint16_t _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE;
uint16_t _TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE;
uint16_t _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE;
uint16_t _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE;
uint16_t _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE;
uint16_t _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE;
uint16_t _TRACE_E1000E_TX_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_TX_DESCR_DSTATE;
uint16_t _TRACE_E1000E_RING_FREE_SPACE_DSTATE;
uint16_t _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE;
uint16_t _TRACE_E1000E_RX_CAN_RECV_DSTATE;
uint16_t _TRACE_E1000E_RX_HAS_BUFFERS_DSTATE;
uint16_t _TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE;
uint16_t _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_DSTATE;
uint16_t _TRACE_E1000E_RX_FLT_VLAN_MATCH_DSTATE;
uint16_t _TRACE_E1000E_RX_DESC_PS_READ_DSTATE;
uint16_t _TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE;
uint16_t _TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE;
uint16_t _TRACE_E1000E_RX_DESC_LEN_DSTATE;
uint16_t _TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE;
uint16_t _TRACE_E1000E_RX_DESCR_DSTATE;
uint16_t _TRACE_E1000E_RX_SET_RCTL_DSTATE;
uint16_t _TRACE_E1000E_RX_RECEIVE_IOV_DSTATE;
uint16_t _TRACE_E1000E_RX_PACKET_SIZE_DSTATE;
uint16_t _TRACE_E1000E_RX_FLT_DROPPED_DSTATE;
uint16_t _TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE;
uint16_t _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE;
uint16_t _TRACE_E1000E_RX_INTERRUPT_SET_DSTATE;
uint16_t _TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE;
uint16_t _TRACE_E1000E_RX_SET_CSO_DSTATE;
uint16_t _TRACE_E1000E_RX_SET_RDT_DSTATE;
uint16_t _TRACE_E1000E_RX_SET_RFCTL_DSTATE;
uint16_t _TRACE_E1000E_RX_START_RECV_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_STARTED_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_TYPE_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_IP4_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_IP6_DSTATE;
uint16_t _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_VLAN_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_RSS_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_IP_ID_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_ACK_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE;
uint16_t _TRACE_E1000E_VLAN_VET_DSTATE;
uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE;
uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE;
uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE;
uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_DSTATE;
uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE;
uint16_t _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE;
uint16_t _TRACE_E1000E_IRQ_CLEAR_IMS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_SET_IMS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE;
uint16_t _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_DSTATE;
uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_WRITE_DSTATE;
uint16_t _TRACE_E1000E_IRQ_WRITE_ICS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE;
uint16_t _TRACE_E1000E_IRQ_READ_ICS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_READ_IMS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_READ_ENTRY_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_READ_EXIT_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE;
uint16_t _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE;
uint16_t _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE;
uint16_t _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_REARM_TIMER_DSTATE;
uint16_t _TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE;
uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE;
uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE;
uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE;
uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE;
uint16_t _TRACE_E1000E_IRQ_EITR_SET_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ITR_SET_DSTATE;
uint16_t _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE;
uint16_t _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_DSTATE;
uint16_t _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE;
uint16_t _TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE;
uint16_t _TRACE_E1000E_WRN_MSIX_INVALID_DSTATE;
uint16_t _TRACE_E1000E_MAC_SET_PERMANENT_DSTATE;
uint16_t _TRACE_E1000E_MAC_SET_SW_DSTATE;
uint16_t _TRACE_E1000E_CB_PCI_REALIZE_DSTATE;
uint16_t _TRACE_E1000E_CB_PCI_UNINIT_DSTATE;
uint16_t _TRACE_E1000E_CB_QDEV_RESET_DSTATE;
uint16_t _TRACE_E1000E_CB_PRE_SAVE_DSTATE;
uint16_t _TRACE_E1000E_CB_POST_LOAD_DSTATE;
uint16_t _TRACE_E1000E_IO_WRITE_ADDR_DSTATE;
uint16_t _TRACE_E1000E_IO_WRITE_DATA_DSTATE;
uint16_t _TRACE_E1000E_IO_READ_ADDR_DSTATE;
uint16_t _TRACE_E1000E_IO_READ_DATA_DSTATE;
uint16_t _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_DSTATE;
uint16_t _TRACE_E1000E_WRN_IO_READ_UNKNOWN_DSTATE;
uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_DSTATE;
uint16_t _TRACE_E1000E_WRN_IO_ADDR_FLASH_DSTATE;
uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_DSTATE;
uint16_t _TRACE_E1000E_MSI_INIT_FAIL_DSTATE;
uint16_t _TRACE_E1000E_MSIX_INIT_FAIL_DSTATE;
uint16_t _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_DSTATE;
uint16_t _TRACE_E1000E_CFG_SUPPORT_VIRTIO_DSTATE;
uint16_t _TRACE_E1000E_VM_STATE_RUNNING_DSTATE;
uint16_t _TRACE_E1000E_VM_STATE_STOPPED_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_RECEIVE_WROTE_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_DSTATE;
uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_DSTATE;
uint16_t _TRACE_VIRTQUEUE_FILL_DSTATE;
uint16_t _TRACE_VIRTQUEUE_FLUSH_DSTATE;
uint16_t _TRACE_VIRTQUEUE_POP_DSTATE;
uint16_t _TRACE_VIRTIO_QUEUE_NOTIFY_DSTATE;
uint16_t _TRACE_VIRTIO_NOTIFY_IRQFD_DSTATE;
uint16_t _TRACE_VIRTIO_NOTIFY_DSTATE;
uint16_t _TRACE_VIRTIO_SET_STATUS_DSTATE;
uint16_t _TRACE_VIRTIO_RNG_GUEST_NOT_READY_DSTATE;
uint16_t _TRACE_VIRTIO_RNG_PUSHED_DSTATE;
uint16_t _TRACE_VIRTIO_RNG_REQUEST_DSTATE;
uint16_t _TRACE_VIRTIO_BALLOON_BAD_ADDR_DSTATE;
uint16_t _TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_DSTATE;
uint16_t _TRACE_VIRTIO_BALLOON_GET_CONFIG_DSTATE;
uint16_t _TRACE_VIRTIO_BALLOON_SET_CONFIG_DSTATE;
uint16_t _TRACE_VIRTIO_BALLOON_TO_TARGET_DSTATE;
uint16_t _TRACE_CS4231_MEM_READL_DREG_DSTATE;
uint16_t _TRACE_CS4231_MEM_READL_REG_DSTATE;
uint16_t _TRACE_CS4231_MEM_WRITEL_REG_DSTATE;
uint16_t _TRACE_CS4231_MEM_WRITEL_DREG_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_IN_CB_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_OUT_CB_DSTATE;
uint16_t _TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_MER_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_MDR_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_MFSR_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_VCR_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_DR_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_ECR0_DSTATE;
uint16_t _TRACE_ECC_MEM_WRITEL_ECR1_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_MER_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_MDR_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_MFSR_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_VCR_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_MFAR0_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_MFAR1_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_DR_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_ECR0_DSTATE;
uint16_t _TRACE_ECC_MEM_READL_ECR1_DSTATE;
uint16_t _TRACE_ECC_DIAG_MEM_WRITEB_DSTATE;
uint16_t _TRACE_ECC_DIAG_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_DSTATE;
uint16_t _TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_DSTATE;
uint16_t _TRACE_SLAVIO_SET_POWER_FAIL_DSTATE;
uint16_t _TRACE_SLAVIO_CFG_MEM_WRITEB_DSTATE;
uint16_t _TRACE_SLAVIO_CFG_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_DIAG_MEM_WRITEB_DSTATE;
uint16_t _TRACE_SLAVIO_DIAG_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_MDM_MEM_WRITEB_DSTATE;
uint16_t _TRACE_SLAVIO_MDM_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_AUX1_MEM_WRITEB_DSTATE;
uint16_t _TRACE_SLAVIO_AUX1_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_AUX2_MEM_WRITEB_DSTATE;
uint16_t _TRACE_SLAVIO_AUX2_MEM_READB_DSTATE;
uint16_t _TRACE_APC_MEM_WRITEB_DSTATE;
uint16_t _TRACE_APC_MEM_READB_DSTATE;
uint16_t _TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_SYSCTRL_MEM_READL_DSTATE;
uint16_t _TRACE_SLAVIO_LED_MEM_WRITEW_DSTATE;
uint16_t _TRACE_SLAVIO_LED_MEM_READW_DSTATE;
uint16_t _TRACE_MILKYMIST_HPDMC_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_PFPU_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_PFPU_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_PFPU_VECTOUT_DSTATE;
uint16_t _TRACE_MILKYMIST_PFPU_PULSE_IRQ_DSTATE;
uint16_t _TRACE_ASPEED_SCU_WRITE_DSTATE;
uint16_t _TRACE_USB_PACKET_STATE_CHANGE_DSTATE;
uint16_t _TRACE_USB_PACKET_STATE_FAULT_DSTATE;
uint16_t _TRACE_USB_PORT_CLAIM_DSTATE;
uint16_t _TRACE_USB_PORT_ATTACH_DSTATE;
uint16_t _TRACE_USB_PORT_DETACH_DSTATE;
uint16_t _TRACE_USB_PORT_RELEASE_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_READ_FAILED_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_HEAD_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_SO_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_NAK_DSTATE;
uint16_t _TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_DSTATE;
uint16_t _TRACE_USB_OHCI_PORT_ATTACH_DSTATE;
uint16_t _TRACE_USB_OHCI_PORT_DETACH_DSTATE;
uint16_t _TRACE_USB_OHCI_PORT_WAKEUP_DSTATE;
uint16_t _TRACE_USB_OHCI_PORT_SUSPEND_DSTATE;
uint16_t _TRACE_USB_OHCI_PORT_RESET_DSTATE;
uint16_t _TRACE_USB_OHCI_REMOTE_WAKEUP_DSTATE;
uint16_t _TRACE_USB_OHCI_RESET_DSTATE;
uint16_t _TRACE_USB_OHCI_START_DSTATE;
uint16_t _TRACE_USB_OHCI_RESUME_DSTATE;
uint16_t _TRACE_USB_OHCI_STOP_DSTATE;
uint16_t _TRACE_USB_OHCI_EXIT_DSTATE;
uint16_t _TRACE_USB_OHCI_SET_CTL_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_UNDERRUN_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_DEV_ERROR_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_NAK_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_STALL_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_BABBLE_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_READ_ERROR_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_BAD_DIRECTION_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_SKIP_ASYNC_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_PKT_HDR_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_PKT_SHORT_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_PKT_FULL_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_TOO_MANY_PENDING_DSTATE;
uint16_t _TRACE_USB_OHCI_TD_PACKET_STATUS_DSTATE;
uint16_t _TRACE_USB_OHCI_ED_READ_ERROR_DSTATE;
uint16_t _TRACE_USB_OHCI_ED_PKT_DSTATE;
uint16_t _TRACE_USB_OHCI_ED_PKT_FLAGS_DSTATE;
uint16_t _TRACE_USB_OHCI_HCCA_READ_ERROR_DSTATE;
uint16_t _TRACE_USB_OHCI_MEM_READ_UNALIGNED_DSTATE;
uint16_t _TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_DSTATE;
uint16_t _TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_DSTATE;
uint16_t _TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_DSTATE;
uint16_t _TRACE_USB_OHCI_PROCESS_LISTS_DSTATE;
uint16_t _TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_DSTATE;
uint16_t _TRACE_USB_OHCI_SET_FRAME_INTERVAL_DSTATE;
uint16_t _TRACE_USB_OHCI_HUB_POWER_UP_DSTATE;
uint16_t _TRACE_USB_OHCI_HUB_POWER_DOWN_DSTATE;
uint16_t _TRACE_USB_OHCI_INIT_TIME_DSTATE;
uint16_t _TRACE_USB_OHCI_DIE_DSTATE;
uint16_t _TRACE_USB_OHCI_ASYNC_COMPLETE_DSTATE;
uint16_t _TRACE_USB_EHCI_RESET_DSTATE;
uint16_t _TRACE_USB_EHCI_UNREALIZE_DSTATE;
uint16_t _TRACE_USB_EHCI_OPREG_READ_DSTATE;
uint16_t _TRACE_USB_EHCI_OPREG_WRITE_DSTATE;
uint16_t _TRACE_USB_EHCI_OPREG_CHANGE_DSTATE;
uint16_t _TRACE_USB_EHCI_PORTSC_READ_DSTATE;
uint16_t _TRACE_USB_EHCI_PORTSC_WRITE_DSTATE;
uint16_t _TRACE_USB_EHCI_PORTSC_CHANGE_DSTATE;
uint16_t _TRACE_USB_EHCI_USBSTS_DSTATE;
uint16_t _TRACE_USB_EHCI_STATE_DSTATE;
uint16_t _TRACE_USB_EHCI_QH_PTRS_DSTATE;
uint16_t _TRACE_USB_EHCI_QH_FIELDS_DSTATE;
uint16_t _TRACE_USB_EHCI_QH_BITS_DSTATE;
uint16_t _TRACE_USB_EHCI_QTD_PTRS_DSTATE;
uint16_t _TRACE_USB_EHCI_QTD_FIELDS_DSTATE;
uint16_t _TRACE_USB_EHCI_QTD_BITS_DSTATE;
uint16_t _TRACE_USB_EHCI_ITD_DSTATE;
uint16_t _TRACE_USB_EHCI_SITD_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_ATTACH_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_DETACH_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_RESET_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_SUSPEND_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_WAKEUP_DSTATE;
uint16_t _TRACE_USB_EHCI_PORT_RESUME_DSTATE;
uint16_t _TRACE_USB_EHCI_QUEUE_ACTION_DSTATE;
uint16_t _TRACE_USB_EHCI_PACKET_ACTION_DSTATE;
uint16_t _TRACE_USB_EHCI_IRQ_DSTATE;
uint16_t _TRACE_USB_EHCI_GUEST_BUG_DSTATE;
uint16_t _TRACE_USB_EHCI_DOORBELL_RING_DSTATE;
uint16_t _TRACE_USB_EHCI_DOORBELL_ACK_DSTATE;
uint16_t _TRACE_USB_EHCI_DMA_ERROR_DSTATE;
uint16_t _TRACE_USB_UHCI_RESET_DSTATE;
uint16_t _TRACE_USB_UHCI_EXIT_DSTATE;
uint16_t _TRACE_USB_UHCI_SCHEDULE_START_DSTATE;
uint16_t _TRACE_USB_UHCI_SCHEDULE_STOP_DSTATE;
uint16_t _TRACE_USB_UHCI_FRAME_START_DSTATE;
uint16_t _TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_DSTATE;
uint16_t _TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_DSTATE;
uint16_t _TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_DSTATE;
uint16_t _TRACE_USB_UHCI_MMIO_READW_DSTATE;
uint16_t _TRACE_USB_UHCI_MMIO_WRITEW_DSTATE;
uint16_t _TRACE_USB_UHCI_QUEUE_ADD_DSTATE;
uint16_t _TRACE_USB_UHCI_QUEUE_DEL_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_ADD_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_LINK_ASYNC_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_CANCEL_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_COMPLETE_STALL_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_DSTATE;
uint16_t _TRACE_USB_UHCI_PACKET_DEL_DSTATE;
uint16_t _TRACE_USB_UHCI_QH_LOAD_DSTATE;
uint16_t _TRACE_USB_UHCI_TD_LOAD_DSTATE;
uint16_t _TRACE_USB_UHCI_TD_QUEUE_DSTATE;
uint16_t _TRACE_USB_UHCI_TD_NEXTQH_DSTATE;
uint16_t _TRACE_USB_UHCI_TD_ASYNC_DSTATE;
uint16_t _TRACE_USB_UHCI_TD_COMPLETE_DSTATE;
uint16_t _TRACE_USB_XHCI_RESET_DSTATE;
uint16_t _TRACE_USB_XHCI_EXIT_DSTATE;
uint16_t _TRACE_USB_XHCI_RUN_DSTATE;
uint16_t _TRACE_USB_XHCI_STOP_DSTATE;
uint16_t _TRACE_USB_XHCI_CAP_READ_DSTATE;
uint16_t _TRACE_USB_XHCI_OPER_READ_DSTATE;
uint16_t _TRACE_USB_XHCI_PORT_READ_DSTATE;
uint16_t _TRACE_USB_XHCI_RUNTIME_READ_DSTATE;
uint16_t _TRACE_USB_XHCI_DOORBELL_READ_DSTATE;
uint16_t _TRACE_USB_XHCI_OPER_WRITE_DSTATE;
uint16_t _TRACE_USB_XHCI_PORT_WRITE_DSTATE;
uint16_t _TRACE_USB_XHCI_RUNTIME_WRITE_DSTATE;
uint16_t _TRACE_USB_XHCI_DOORBELL_WRITE_DSTATE;
uint16_t _TRACE_USB_XHCI_IRQ_INTX_DSTATE;
uint16_t _TRACE_USB_XHCI_IRQ_MSI_DSTATE;
uint16_t _TRACE_USB_XHCI_IRQ_MSIX_DSTATE;
uint16_t _TRACE_USB_XHCI_IRQ_MSIX_USE_DSTATE;
uint16_t _TRACE_USB_XHCI_IRQ_MSIX_UNUSE_DSTATE;
uint16_t _TRACE_USB_XHCI_QUEUE_EVENT_DSTATE;
uint16_t _TRACE_USB_XHCI_FETCH_TRB_DSTATE;
uint16_t _TRACE_USB_XHCI_PORT_RESET_DSTATE;
uint16_t _TRACE_USB_XHCI_PORT_LINK_DSTATE;
uint16_t _TRACE_USB_XHCI_PORT_NOTIFY_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_ENABLE_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_DISABLE_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_ADDRESS_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_CONFIGURE_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_EVALUATE_DSTATE;
uint16_t _TRACE_USB_XHCI_SLOT_RESET_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_ENABLE_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_DISABLE_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_SET_DEQUEUE_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_KICK_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_STOP_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_RESET_DSTATE;
uint16_t _TRACE_USB_XHCI_EP_STATE_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_START_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_ASYNC_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_NAK_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_RETRY_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_SUCCESS_DSTATE;
uint16_t _TRACE_USB_XHCI_XFER_ERROR_DSTATE;
uint16_t _TRACE_USB_XHCI_UNIMPLEMENTED_DSTATE;
uint16_t _TRACE_USB_DESC_DEVICE_DSTATE;
uint16_t _TRACE_USB_DESC_DEVICE_QUALIFIER_DSTATE;
uint16_t _TRACE_USB_DESC_CONFIG_DSTATE;
uint16_t _TRACE_USB_DESC_OTHER_SPEED_CONFIG_DSTATE;
uint16_t _TRACE_USB_DESC_STRING_DSTATE;
uint16_t _TRACE_USB_DESC_BOS_DSTATE;
uint16_t _TRACE_USB_DESC_MSOS_DSTATE;
uint16_t _TRACE_USB_SET_ADDR_DSTATE;
uint16_t _TRACE_USB_SET_CONFIG_DSTATE;
uint16_t _TRACE_USB_SET_INTERFACE_DSTATE;
uint16_t _TRACE_USB_CLEAR_DEVICE_FEATURE_DSTATE;
uint16_t _TRACE_USB_SET_DEVICE_FEATURE_DSTATE;
uint16_t _TRACE_USB_HUB_RESET_DSTATE;
uint16_t _TRACE_USB_HUB_CONTROL_DSTATE;
uint16_t _TRACE_USB_HUB_GET_PORT_STATUS_DSTATE;
uint16_t _TRACE_USB_HUB_SET_PORT_FEATURE_DSTATE;
uint16_t _TRACE_USB_HUB_CLEAR_PORT_FEATURE_DSTATE;
uint16_t _TRACE_USB_HUB_ATTACH_DSTATE;
uint16_t _TRACE_USB_HUB_DETACH_DSTATE;
uint16_t _TRACE_USB_HUB_STATUS_REPORT_DSTATE;
uint16_t _TRACE_USB_UAS_RESET_DSTATE;
uint16_t _TRACE_USB_UAS_COMMAND_DSTATE;
uint16_t _TRACE_USB_UAS_RESPONSE_DSTATE;
uint16_t _TRACE_USB_UAS_SENSE_DSTATE;
uint16_t _TRACE_USB_UAS_READ_READY_DSTATE;
uint16_t _TRACE_USB_UAS_WRITE_READY_DSTATE;
uint16_t _TRACE_USB_UAS_XFER_DATA_DSTATE;
uint16_t _TRACE_USB_UAS_SCSI_DATA_DSTATE;
uint16_t _TRACE_USB_UAS_SCSI_COMPLETE_DSTATE;
uint16_t _TRACE_USB_UAS_TMF_ABORT_TASK_DSTATE;
uint16_t _TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_DSTATE;
uint16_t _TRACE_USB_UAS_TMF_UNSUPPORTED_DSTATE;
uint16_t _TRACE_USB_MTP_RESET_DSTATE;
uint16_t _TRACE_USB_MTP_COMMAND_DSTATE;
uint16_t _TRACE_USB_MTP_SUCCESS_DSTATE;
uint16_t _TRACE_USB_MTP_ERROR_DSTATE;
uint16_t _TRACE_USB_MTP_DATA_IN_DSTATE;
uint16_t _TRACE_USB_MTP_XFER_DSTATE;
uint16_t _TRACE_USB_MTP_NAK_DSTATE;
uint16_t _TRACE_USB_MTP_STALL_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_DEVICE_INFO_DSTATE;
uint16_t _TRACE_USB_MTP_OP_OPEN_SESSION_DSTATE;
uint16_t _TRACE_USB_MTP_OP_CLOSE_SESSION_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_STORAGE_IDS_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_STORAGE_INFO_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_NUM_OBJECTS_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_OBJECT_INFO_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_OBJECT_DSTATE;
uint16_t _TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_DSTATE;
uint16_t _TRACE_USB_MTP_OP_UNKNOWN_DSTATE;
uint16_t _TRACE_USB_MTP_OBJECT_ALLOC_DSTATE;
uint16_t _TRACE_USB_MTP_OBJECT_FREE_DSTATE;
uint16_t _TRACE_USB_MTP_ADD_CHILD_DSTATE;
uint16_t _TRACE_USB_MTP_INOTIFY_EVENT_DSTATE;
uint16_t _TRACE_USB_HOST_OPEN_STARTED_DSTATE;
uint16_t _TRACE_USB_HOST_OPEN_SUCCESS_DSTATE;
uint16_t _TRACE_USB_HOST_OPEN_FAILURE_DSTATE;
uint16_t _TRACE_USB_HOST_CLOSE_DSTATE;
uint16_t _TRACE_USB_HOST_ATTACH_KERNEL_DSTATE;
uint16_t _TRACE_USB_HOST_DETACH_KERNEL_DSTATE;
uint16_t _TRACE_USB_HOST_SET_ADDRESS_DSTATE;
uint16_t _TRACE_USB_HOST_SET_CONFIG_DSTATE;
uint16_t _TRACE_USB_HOST_SET_INTERFACE_DSTATE;
uint16_t _TRACE_USB_HOST_CLAIM_INTERFACE_DSTATE;
uint16_t _TRACE_USB_HOST_RELEASE_INTERFACE_DSTATE;
uint16_t _TRACE_USB_HOST_REQ_CONTROL_DSTATE;
uint16_t _TRACE_USB_HOST_REQ_DATA_DSTATE;
uint16_t _TRACE_USB_HOST_REQ_COMPLETE_DSTATE;
uint16_t _TRACE_USB_HOST_REQ_EMULATED_DSTATE;
uint16_t _TRACE_USB_HOST_REQ_CANCELED_DSTATE;
uint16_t _TRACE_USB_HOST_ISO_START_DSTATE;
uint16_t _TRACE_USB_HOST_ISO_STOP_DSTATE;
uint16_t _TRACE_USB_HOST_ISO_OUT_OF_BUFS_DSTATE;
uint16_t _TRACE_USB_HOST_RESET_DSTATE;
uint16_t _TRACE_USB_HOST_AUTO_SCAN_ENABLED_DSTATE;
uint16_t _TRACE_USB_HOST_AUTO_SCAN_DISABLED_DSTATE;
uint16_t _TRACE_USB_HOST_PARSE_CONFIG_DSTATE;
uint16_t _TRACE_USB_HOST_PARSE_INTERFACE_DSTATE;
uint16_t _TRACE_USB_HOST_PARSE_ENDPOINT_DSTATE;
uint16_t _TRACE_USB_HOST_PARSE_ERROR_DSTATE;
uint16_t _TRACE_SCSI_REQ_ALLOC_DSTATE;
uint16_t _TRACE_SCSI_REQ_CANCEL_DSTATE;
uint16_t _TRACE_SCSI_REQ_DATA_DSTATE;
uint16_t _TRACE_SCSI_REQ_DATA_CANCELED_DSTATE;
uint16_t _TRACE_SCSI_REQ_DEQUEUE_DSTATE;
uint16_t _TRACE_SCSI_REQ_CONTINUE_DSTATE;
uint16_t _TRACE_SCSI_REQ_CONTINUE_CANCELED_DSTATE;
uint16_t _TRACE_SCSI_REQ_PARSED_DSTATE;
uint16_t _TRACE_SCSI_REQ_PARSED_LBA_DSTATE;
uint16_t _TRACE_SCSI_REQ_PARSE_BAD_DSTATE;
uint16_t _TRACE_SCSI_REQ_BUILD_SENSE_DSTATE;
uint16_t _TRACE_SCSI_DEVICE_SET_UA_DSTATE;
uint16_t _TRACE_SCSI_REPORT_LUNS_DSTATE;
uint16_t _TRACE_SCSI_INQUIRY_DSTATE;
uint16_t _TRACE_SCSI_TEST_UNIT_READY_DSTATE;
uint16_t _TRACE_SCSI_REQUEST_SENSE_DSTATE;
uint16_t _TRACE_MPTSAS_COMMAND_COMPLETE_DSTATE;
uint16_t _TRACE_MPTSAS_DIAG_READ_DSTATE;
uint16_t _TRACE_MPTSAS_DIAG_WRITE_DSTATE;
uint16_t _TRACE_MPTSAS_IRQ_INTX_DSTATE;
uint16_t _TRACE_MPTSAS_IRQ_MSI_DSTATE;
uint16_t _TRACE_MPTSAS_MMIO_READ_DSTATE;
uint16_t _TRACE_MPTSAS_MMIO_UNHANDLED_READ_DSTATE;
uint16_t _TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_DSTATE;
uint16_t _TRACE_MPTSAS_MMIO_WRITE_DSTATE;
uint16_t _TRACE_MPTSAS_PROCESS_MESSAGE_DSTATE;
uint16_t _TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_DSTATE;
uint16_t _TRACE_MPTSAS_RESET_DSTATE;
uint16_t _TRACE_MPTSAS_SCSI_OVERFLOW_DSTATE;
uint16_t _TRACE_MPTSAS_SGL_OVERFLOW_DSTATE;
uint16_t _TRACE_MPTSAS_UNHANDLED_CMD_DSTATE;
uint16_t _TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_DSTATE;
uint16_t _TRACE_MPTSAS_CONFIG_SAS_DEVICE_DSTATE;
uint16_t _TRACE_MPTSAS_CONFIG_SAS_PHY_DSTATE;
uint16_t _TRACE_MEGASAS_INIT_FIRMWARE_DSTATE;
uint16_t _TRACE_MEGASAS_INIT_QUEUE_DSTATE;
uint16_t _TRACE_MEGASAS_INITQ_MAP_FAILED_DSTATE;
uint16_t _TRACE_MEGASAS_INITQ_MAPPED_DSTATE;
uint16_t _TRACE_MEGASAS_INITQ_MISMATCH_DSTATE;
uint16_t _TRACE_MEGASAS_QF_MAPPED_DSTATE;
uint16_t _TRACE_MEGASAS_QF_NEW_DSTATE;
uint16_t _TRACE_MEGASAS_QF_BUSY_DSTATE;
uint16_t _TRACE_MEGASAS_QF_ENQUEUE_DSTATE;
uint16_t _TRACE_MEGASAS_QF_UPDATE_DSTATE;
uint16_t _TRACE_MEGASAS_QF_MAP_FAILED_DSTATE;
uint16_t _TRACE_MEGASAS_QF_COMPLETE_NOIRQ_DSTATE;
uint16_t _TRACE_MEGASAS_QF_COMPLETE_DSTATE;
uint16_t _TRACE_MEGASAS_FRAME_BUSY_DSTATE;
uint16_t _TRACE_MEGASAS_UNHANDLED_FRAME_CMD_DSTATE;
uint16_t _TRACE_MEGASAS_HANDLE_SCSI_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_DSTATE;
uint16_t _TRACE_MEGASAS_IOV_READ_OVERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOV_WRITE_OVERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOV_READ_UNDERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_READ_START_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_WRITE_START_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_NODATA_DSTATE;
uint16_t _TRACE_MEGASAS_SCSI_COMPLETE_DSTATE;
uint16_t _TRACE_MEGASAS_COMMAND_COMPLETE_DSTATE;
uint16_t _TRACE_MEGASAS_HANDLE_IO_DSTATE;
uint16_t _TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_DSTATE;
uint16_t _TRACE_MEGASAS_IO_READ_START_DSTATE;
uint16_t _TRACE_MEGASAS_IO_WRITE_START_DSTATE;
uint16_t _TRACE_MEGASAS_IO_COMPLETE_DSTATE;
uint16_t _TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOVEC_SGL_INVALID_DSTATE;
uint16_t _TRACE_MEGASAS_IOVEC_OVERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_IOVEC_UNDERFLOW_DSTATE;
uint16_t _TRACE_MEGASAS_HANDLE_DCMD_DSTATE;
uint16_t _TRACE_MEGASAS_FINISH_DCMD_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_INTERNAL_FINISH_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_INTERNAL_INVALID_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_UNHANDLED_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_ZERO_SGE_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_INVALID_SGE_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_ENTER_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_DUMMY_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_SET_FW_TIME_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_PD_GET_LIST_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_LD_GET_LIST_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_LD_GET_INFO_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_LD_LIST_QUERY_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_PD_GET_INFO_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_PD_LIST_QUERY_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_RESET_LD_DSTATE;
uint16_t _TRACE_MEGASAS_DCMD_UNSUPPORTED_DSTATE;
uint16_t _TRACE_MEGASAS_ABORT_FRAME_DSTATE;
uint16_t _TRACE_MEGASAS_ABORT_NO_CMD_DSTATE;
uint16_t _TRACE_MEGASAS_ABORT_INVALID_CONTEXT_DSTATE;
uint16_t _TRACE_MEGASAS_RESET_DSTATE;
uint16_t _TRACE_MEGASAS_INIT_DSTATE;
uint16_t _TRACE_MEGASAS_MSIX_RAISE_DSTATE;
uint16_t _TRACE_MEGASAS_MSI_RAISE_DSTATE;
uint16_t _TRACE_MEGASAS_IRQ_LOWER_DSTATE;
uint16_t _TRACE_MEGASAS_IRQ_RAISE_DSTATE;
uint16_t _TRACE_MEGASAS_INTR_ENABLED_DSTATE;
uint16_t _TRACE_MEGASAS_INTR_DISABLED_DSTATE;
uint16_t _TRACE_MEGASAS_MSIX_ENABLED_DSTATE;
uint16_t _TRACE_MEGASAS_MSI_ENABLED_DSTATE;
uint16_t _TRACE_MEGASAS_MMIO_READL_DSTATE;
uint16_t _TRACE_MEGASAS_MMIO_INVALID_READL_DSTATE;
uint16_t _TRACE_MEGASAS_MMIO_WRITEL_DSTATE;
uint16_t _TRACE_MEGASAS_MMIO_INVALID_WRITEL_DSTATE;
uint16_t _TRACE_PVSCSI_RING_INIT_DATA_DSTATE;
uint16_t _TRACE_PVSCSI_RING_INIT_MSG_DSTATE;
uint16_t _TRACE_PVSCSI_RING_FLUSH_CMP_DSTATE;
uint16_t _TRACE_PVSCSI_RING_FLUSH_MSG_DSTATE;
uint16_t _TRACE_PVSCSI_UPDATE_IRQ_LEVEL_DSTATE;
uint16_t _TRACE_PVSCSI_UPDATE_IRQ_MSI_DSTATE;
uint16_t _TRACE_PVSCSI_CMP_RING_PUT_DSTATE;
uint16_t _TRACE_PVSCSI_MSG_RING_PUT_DSTATE;
uint16_t _TRACE_PVSCSI_COMPLETE_REQUEST_DSTATE;
uint16_t _TRACE_PVSCSI_GET_SG_LIST_DSTATE;
uint16_t _TRACE_PVSCSI_GET_NEXT_SG_ELEM_DSTATE;
uint16_t _TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_DSTATE;
uint16_t _TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_DSTATE;
uint16_t _TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_DSTATE;
uint16_t _TRACE_PVSCSI_CONVERT_SGLIST_DSTATE;
uint16_t _TRACE_PVSCSI_PROCESS_REQ_DESCR_DSTATE;
uint16_t _TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_DSTATE;
uint16_t _TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_DSTATE;
uint16_t _TRACE_PVSCSI_PROCESS_IO_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_NOIMPL_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_RESET_DEV_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_ARRIVED_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_ABORT_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_UNKNOWN_DSTATE;
uint16_t _TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_DSTATE;
uint16_t _TRACE_PVSCSI_IO_WRITE_DSTATE;
uint16_t _TRACE_PVSCSI_IO_WRITE_UNKNOWN_DSTATE;
uint16_t _TRACE_PVSCSI_IO_READ_DSTATE;
uint16_t _TRACE_PVSCSI_IO_READ_UNKNOWN_DSTATE;
uint16_t _TRACE_PVSCSI_INIT_MSI_FAIL_DSTATE;
uint16_t _TRACE_PVSCSI_STATE_DSTATE;
uint16_t _TRACE_PVSCSI_TX_RINGS_PPN_DSTATE;
uint16_t _TRACE_PVSCSI_TX_RINGS_NUM_PAGES_DSTATE;
uint16_t _TRACE_ESP_ERROR_FIFO_OVERRUN_DSTATE;
uint16_t _TRACE_ESP_ERROR_UNHANDLED_COMMAND_DSTATE;
uint16_t _TRACE_ESP_ERROR_INVALID_WRITE_DSTATE;
uint16_t _TRACE_ESP_RAISE_IRQ_DSTATE;
uint16_t _TRACE_ESP_LOWER_IRQ_DSTATE;
uint16_t _TRACE_ESP_DMA_ENABLE_DSTATE;
uint16_t _TRACE_ESP_DMA_DISABLE_DSTATE;
uint16_t _TRACE_ESP_GET_CMD_DSTATE;
uint16_t _TRACE_ESP_DO_BUSID_CMD_DSTATE;
uint16_t _TRACE_ESP_HANDLE_SATN_STOP_DSTATE;
uint16_t _TRACE_ESP_WRITE_RESPONSE_DSTATE;
uint16_t _TRACE_ESP_DO_DMA_DSTATE;
uint16_t _TRACE_ESP_COMMAND_COMPLETE_DSTATE;
uint16_t _TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_DSTATE;
uint16_t _TRACE_ESP_COMMAND_COMPLETE_FAIL_DSTATE;
uint16_t _TRACE_ESP_TRANSFER_DATA_DSTATE;
uint16_t _TRACE_ESP_HANDLE_TI_DSTATE;
uint16_t _TRACE_ESP_HANDLE_TI_CMD_DSTATE;
uint16_t _TRACE_ESP_MEM_READB_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_NOP_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_FLUSH_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_RESET_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_ICCS_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_MSGACC_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_PAD_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_SATN_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_RSTATN_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_SEL_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_SELATN_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_SELATNS_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_ENSEL_DSTATE;
uint16_t _TRACE_ESP_MEM_WRITEB_CMD_DISSEL_DSTATE;
uint16_t _TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_DSTATE;
uint16_t _TRACE_ESP_PCI_ERROR_INVALID_READ_DSTATE;
uint16_t _TRACE_ESP_PCI_ERROR_INVALID_WRITE_DSTATE;
uint16_t _TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_READ_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_WRITE_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_IDLE_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_BLAST_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_ABORT_DSTATE;
uint16_t _TRACE_ESP_PCI_DMA_START_DSTATE;
uint16_t _TRACE_ESP_PCI_SBAC_READ_DSTATE;
uint16_t _TRACE_ESP_PCI_SBAC_WRITE_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SEND_RSP_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_NO_DATA_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_DIRECT_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_RANGE_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_DMA_READ_ERROR_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_SEG_EXT_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_BOUNDARY_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_FETCH_DESC_DONE_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_RW_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_BUF_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SRP_TRANSFER_DATA_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_TRANSFER_DATA_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA1_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA2_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_STATUS_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_SAVE_REQUEST_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_LOAD_REQUEST_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_PROCESS_LOGIN_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_QUEUE_CMD_NO_DRIVE_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_QUEUE_CMD_DSTATE;
uint16_t _TRACE_SPAPR_VSCSI_DO_CRQ_DSTATE;
uint16_t _TRACE_NVRAM_READ_DSTATE;
uint16_t _TRACE_NVRAM_WRITE_DSTATE;
uint16_t _TRACE_FW_CFG_SELECT_DSTATE;
uint16_t _TRACE_FW_CFG_READ_DSTATE;
uint16_t _TRACE_FW_CFG_ADD_FILE_DSTATE;
uint16_t _TRACE_JAZZ_LED_READ_DSTATE;
uint16_t _TRACE_JAZZ_LED_WRITE_DSTATE;
uint16_t _TRACE_XENFB_MOUSE_EVENT_DSTATE;
uint16_t _TRACE_XENFB_INPUT_CONNECTED_DSTATE;
uint16_t _TRACE_G364FB_READ_DSTATE;
uint16_t _TRACE_G364FB_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_TMU2_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_TMU2_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_TMU2_START_DSTATE;
uint16_t _TRACE_MILKYMIST_TMU2_PULSE_IRQ_DSTATE;
uint16_t _TRACE_MILKYMIST_VGAFB_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_VMWARE_VALUE_READ_DSTATE;
uint16_t _TRACE_VMWARE_VALUE_WRITE_DSTATE;
uint16_t _TRACE_VMWARE_PALETTE_READ_DSTATE;
uint16_t _TRACE_VMWARE_PALETTE_WRITE_DSTATE;
uint16_t _TRACE_VMWARE_SCRATCH_READ_DSTATE;
uint16_t _TRACE_VMWARE_SCRATCH_WRITE_DSTATE;
uint16_t _TRACE_VMWARE_SETMODE_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_FEATURES_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_GET_CAPS_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_UNREF_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_RES_FLUSH_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_CREATE_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_UPDATE_CURSOR_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_FENCE_CTRL_DSTATE;
uint16_t _TRACE_VIRTIO_GPU_FENCE_RESP_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_SET_MM_TIME_DSTATE;
uint16_t _TRACE_QXL_IO_WRITE_VGA_DSTATE;
uint16_t _TRACE_QXL_CREATE_GUEST_PRIMARY_DSTATE;
uint16_t _TRACE_QXL_CREATE_GUEST_PRIMARY_REST_DSTATE;
uint16_t _TRACE_QXL_DESTROY_PRIMARY_DSTATE;
uint16_t _TRACE_QXL_ENTER_VGA_MODE_DSTATE;
uint16_t _TRACE_QXL_EXIT_VGA_MODE_DSTATE;
uint16_t _TRACE_QXL_HARD_RESET_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_ATTACH_WORKER_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_GET_INIT_INFO_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_DSTATE;
uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_DSTATE;
uint16_t _TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_DSTATE;
uint16_t _TRACE_QXL_IO_LOG_DSTATE;
uint16_t _TRACE_QXL_IO_READ_UNEXPECTED_DSTATE;
uint16_t _TRACE_QXL_IO_UNEXPECTED_VGA_MODE_DSTATE;
uint16_t _TRACE_QXL_IO_WRITE_DSTATE;
uint16_t _TRACE_QXL_MEMSLOT_ADD_GUEST_DSTATE;
uint16_t _TRACE_QXL_POST_LOAD_DSTATE;
uint16_t _TRACE_QXL_PRE_LOAD_DSTATE;
uint16_t _TRACE_QXL_PRE_SAVE_DSTATE;
uint16_t _TRACE_QXL_RESET_SURFACES_DSTATE;
uint16_t _TRACE_QXL_RING_COMMAND_CHECK_DSTATE;
uint16_t _TRACE_QXL_RING_COMMAND_GET_DSTATE;
uint16_t _TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_DSTATE;
uint16_t _TRACE_QXL_RING_CURSOR_CHECK_DSTATE;
uint16_t _TRACE_QXL_RING_CURSOR_GET_DSTATE;
uint16_t _TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_DSTATE;
uint16_t _TRACE_QXL_RING_RES_PUSH_DSTATE;
uint16_t _TRACE_QXL_RING_RES_PUSH_REST_DSTATE;
uint16_t _TRACE_QXL_RING_RES_PUT_DSTATE;
uint16_t _TRACE_QXL_SET_MODE_DSTATE;
uint16_t _TRACE_QXL_SOFT_RESET_DSTATE;
uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_DSTATE;
uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACES_DSTATE;
uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_DSTATE;
uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_DSTATE;
uint16_t _TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_DSTATE;
uint16_t _TRACE_QXL_SPICE_MONITORS_CONFIG_DSTATE;
uint16_t _TRACE_QXL_SPICE_LOADVM_COMMANDS_DSTATE;
uint16_t _TRACE_QXL_SPICE_OOM_DSTATE;
uint16_t _TRACE_QXL_SPICE_RESET_CURSOR_DSTATE;
uint16_t _TRACE_QXL_SPICE_RESET_IMAGE_CACHE_DSTATE;
uint16_t _TRACE_QXL_SPICE_RESET_MEMSLOTS_DSTATE;
uint16_t _TRACE_QXL_SPICE_UPDATE_AREA_DSTATE;
uint16_t _TRACE_QXL_SPICE_UPDATE_AREA_REST_DSTATE;
uint16_t _TRACE_QXL_SURFACES_DIRTY_DSTATE;
uint16_t _TRACE_QXL_SEND_EVENTS_DSTATE;
uint16_t _TRACE_QXL_SEND_EVENTS_VM_STOPPED_DSTATE;
uint16_t _TRACE_QXL_SET_GUEST_BUG_DSTATE;
uint16_t _TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_DSTATE;
uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_DSTATE;
uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_DSTATE;
uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_DSTATE;
uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_DSTATE;
uint16_t _TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_DSTATE;
uint16_t _TRACE_QXL_RENDER_BLIT_DSTATE;
uint16_t _TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_DSTATE;
uint16_t _TRACE_QXL_RENDER_UPDATE_AREA_DONE_DSTATE;
uint16_t _TRACE_PS2_PUT_KEYCODE_DSTATE;
uint16_t _TRACE_PS2_READ_DATA_DSTATE;
uint16_t _TRACE_PS2_SET_LEDSTATE_DSTATE;
uint16_t _TRACE_PS2_RESET_KEYBOARD_DSTATE;
uint16_t _TRACE_PS2_WRITE_KEYBOARD_DSTATE;
uint16_t _TRACE_PS2_KEYBOARD_SET_TRANSLATION_DSTATE;
uint16_t _TRACE_PS2_MOUSE_SEND_PACKET_DSTATE;
uint16_t _TRACE_PS2_MOUSE_EVENT_DISABLED_DSTATE;
uint16_t _TRACE_PS2_MOUSE_EVENT_DSTATE;
uint16_t _TRACE_PS2_MOUSE_FAKE_EVENT_DSTATE;
uint16_t _TRACE_PS2_WRITE_MOUSE_DSTATE;
uint16_t _TRACE_PS2_KBD_RESET_DSTATE;
uint16_t _TRACE_PS2_MOUSE_RESET_DSTATE;
uint16_t _TRACE_PS2_KBD_INIT_DSTATE;
uint16_t _TRACE_PS2_MOUSE_INIT_DSTATE;
uint16_t _TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_SOFTUSB_MEVT_DSTATE;
uint16_t _TRACE_MILKYMIST_SOFTUSB_KEVT_DSTATE;
uint16_t _TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_DSTATE;
uint16_t _TRACE_HID_KBD_QUEUE_FULL_DSTATE;
uint16_t _TRACE_VIRTIO_INPUT_QUEUE_FULL_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_GET_OUT_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_IRQ_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_READL_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_ENABLE_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_DISABLED_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_RESTART_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_HIT_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_READL_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_WRITEL_DSTATE;
uint16_t _TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_LM32_TIMER_MEMORY_READ_DSTATE;
uint16_t _TRACE_LM32_TIMER_HIT_DSTATE;
uint16_t _TRACE_LM32_TIMER_IRQ_STATE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_SET_VALUE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_READ_DSTATE;
uint16_t _TRACE_JAZZIO_READ_DSTATE;
uint16_t _TRACE_JAZZIO_WRITE_DSTATE;
uint16_t _TRACE_RC4030_READ_DSTATE;
uint16_t _TRACE_RC4030_WRITE_DSTATE;
uint16_t _TRACE_LEDMA_MEMORY_READ_DSTATE;
uint16_t _TRACE_LEDMA_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE;
uint16_t _TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE;
uint16_t _TRACE_ESPDMA_MEMORY_READ_DSTATE;
uint16_t _TRACE_ESPDMA_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_SPARC32_DMA_MEM_READL_DSTATE;
uint16_t _TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE;
uint16_t _TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_MEM_READL_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE;
uint16_t _TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE;
uint16_t _TRACE_I8257_UNREGISTERED_DMA_DSTATE;
uint16_t _TRACE_SUN4M_CPU_INTERRUPT_DSTATE;
uint16_t _TRACE_SUN4M_CPU_RESET_INTERRUPT_DSTATE;
uint16_t _TRACE_SUN4M_CPU_SET_IRQ_RAISE_DSTATE;
uint16_t _TRACE_SUN4M_CPU_SET_IRQ_LOWER_DSTATE;
uint16_t _TRACE_LEON3_SET_IRQ_DSTATE;
uint16_t _TRACE_LEON3_RESET_IRQ_DSTATE;
uint16_t _TRACE_MILKYMIST_MEMCARD_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_PC87312_IO_READ_DSTATE;
uint16_t _TRACE_PC87312_IO_WRITE_DSTATE;
uint16_t _TRACE_PC87312_INFO_FLOPPY_DSTATE;
uint16_t _TRACE_PC87312_INFO_IDE_DSTATE;
uint16_t _TRACE_PC87312_INFO_PARALLEL_DSTATE;
uint16_t _TRACE_PC87312_INFO_SERIAL_DSTATE;
uint16_t _TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_DSTATE;
uint16_t _TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_DSTATE;
uint16_t _TRACE_XEN_PLATFORM_LOG_DSTATE;
uint16_t _TRACE_XEN_PV_MMIO_READ_DSTATE;
uint16_t _TRACE_XEN_PV_MMIO_WRITE_DSTATE;
uint16_t _TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE;
uint16_t _TRACE_AMDVI_EVNTLOG_FAIL_DSTATE;
uint16_t _TRACE_AMDVI_CACHE_UPDATE_DSTATE;
uint16_t _TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE;
uint16_t _TRACE_AMDVI_MMIO_WRITE_DSTATE;
uint16_t _TRACE_AMDVI_MMIO_READ_DSTATE;
uint16_t _TRACE_AMDVI_COMMAND_ERROR_DSTATE;
uint16_t _TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE;
uint16_t _TRACE_AMDVI_COMMAND_EXEC_DSTATE;
uint16_t _TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE;
uint16_t _TRACE_AMDVI_INTR_INVAL_DSTATE;
uint16_t _TRACE_AMDVI_IOTLB_INVAL_DSTATE;
uint16_t _TRACE_AMDVI_PREFETCH_PAGES_DSTATE;
uint16_t _TRACE_AMDVI_PAGES_INVAL_DSTATE;
uint16_t _TRACE_AMDVI_ALL_INVAL_DSTATE;
uint16_t _TRACE_AMDVI_PPR_EXEC_DSTATE;
uint16_t _TRACE_AMDVI_DEVTAB_INVAL_DSTATE;
uint16_t _TRACE_AMDVI_COMPLETION_WAIT_DSTATE;
uint16_t _TRACE_AMDVI_CONTROL_STATUS_DSTATE;
uint16_t _TRACE_AMDVI_IOTLB_RESET_DSTATE;
uint16_t _TRACE_AMDVI_COMPLETION_WAIT_EXEC_DSTATE;
uint16_t _TRACE_AMDVI_DTE_GET_FAIL_DSTATE;
uint16_t _TRACE_AMDVI_INVALID_DTE_DSTATE;
uint16_t _TRACE_AMDVI_GET_PTE_HWERROR_DSTATE;
uint16_t _TRACE_AMDVI_MODE_INVALID_DSTATE;
uint16_t _TRACE_AMDVI_PAGE_FAULT_DSTATE;
uint16_t _TRACE_AMDVI_IOTLB_HIT_DSTATE;
uint16_t _TRACE_AMDVI_TRANSLATION_RESULT_DSTATE;
uint16_t _TRACE_V9FS_RERROR_DSTATE;
uint16_t _TRACE_V9FS_VERSION_DSTATE;
uint16_t _TRACE_V9FS_VERSION_RETURN_DSTATE;
uint16_t _TRACE_V9FS_ATTACH_DSTATE;
uint16_t _TRACE_V9FS_ATTACH_RETURN_DSTATE;
uint16_t _TRACE_V9FS_STAT_DSTATE;
uint16_t _TRACE_V9FS_STAT_RETURN_DSTATE;
uint16_t _TRACE_V9FS_GETATTR_DSTATE;
uint16_t _TRACE_V9FS_GETATTR_RETURN_DSTATE;
uint16_t _TRACE_V9FS_WALK_DSTATE;
uint16_t _TRACE_V9FS_WALK_RETURN_DSTATE;
uint16_t _TRACE_V9FS_OPEN_DSTATE;
uint16_t _TRACE_V9FS_OPEN_RETURN_DSTATE;
uint16_t _TRACE_V9FS_LCREATE_DSTATE;
uint16_t _TRACE_V9FS_LCREATE_RETURN_DSTATE;
uint16_t _TRACE_V9FS_FSYNC_DSTATE;
uint16_t _TRACE_V9FS_CLUNK_DSTATE;
uint16_t _TRACE_V9FS_READ_DSTATE;
uint16_t _TRACE_V9FS_READ_RETURN_DSTATE;
uint16_t _TRACE_V9FS_READDIR_DSTATE;
uint16_t _TRACE_V9FS_READDIR_RETURN_DSTATE;
uint16_t _TRACE_V9FS_WRITE_DSTATE;
uint16_t _TRACE_V9FS_WRITE_RETURN_DSTATE;
uint16_t _TRACE_V9FS_CREATE_DSTATE;
uint16_t _TRACE_V9FS_CREATE_RETURN_DSTATE;
uint16_t _TRACE_V9FS_SYMLINK_DSTATE;
uint16_t _TRACE_V9FS_SYMLINK_RETURN_DSTATE;
uint16_t _TRACE_V9FS_FLUSH_DSTATE;
uint16_t _TRACE_V9FS_LINK_DSTATE;
uint16_t _TRACE_V9FS_REMOVE_DSTATE;
uint16_t _TRACE_V9FS_WSTAT_DSTATE;
uint16_t _TRACE_V9FS_MKNOD_DSTATE;
uint16_t _TRACE_V9FS_MKNOD_RETURN_DSTATE;
uint16_t _TRACE_V9FS_LOCK_DSTATE;
uint16_t _TRACE_V9FS_LOCK_RETURN_DSTATE;
uint16_t _TRACE_V9FS_GETLOCK_DSTATE;
uint16_t _TRACE_V9FS_GETLOCK_RETURN_DSTATE;
uint16_t _TRACE_V9FS_MKDIR_DSTATE;
uint16_t _TRACE_V9FS_MKDIR_RETURN_DSTATE;
uint16_t _TRACE_V9FS_XATTRWALK_DSTATE;
uint16_t _TRACE_V9FS_XATTRWALK_RETURN_DSTATE;
uint16_t _TRACE_V9FS_XATTRCREATE_DSTATE;
uint16_t _TRACE_V9FS_READLINK_DSTATE;
uint16_t _TRACE_V9FS_READLINK_RETURN_DSTATE;
uint16_t _TRACE_SPAPR_PCI_MSI_DSTATE;
uint16_t _TRACE_SPAPR_PCI_MSI_SETUP_DSTATE;
uint16_t _TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE;
uint16_t _TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE;
uint16_t _TRACE_SPAPR_PCI_MSI_WRITE_DSTATE;
uint16_t _TRACE_SPAPR_PCI_LSI_SET_DSTATE;
uint16_t _TRACE_SPAPR_PCI_MSI_RETRY_DSTATE;
uint16_t _TRACE_SPAPR_CAS_FAILED_DSTATE;
uint16_t _TRACE_SPAPR_CAS_CONTINUE_DSTATE;
uint16_t _TRACE_SPAPR_CAS_PVR_TRY_DSTATE;
uint16_t _TRACE_SPAPR_CAS_PVR_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PUT_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_GET_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_INDIRECT_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_STUFF_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PCI_GET_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_XLATE_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE;
uint16_t _TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_INDICATOR_STATE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE;
uint16_t _TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE;
uint16_t _TRACE_SPAPR_DRC_ENTITY_SENSE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_ATTACH_DSTATE;
uint16_t _TRACE_SPAPR_DRC_DETACH_DSTATE;
uint16_t _TRACE_SPAPR_DRC_AWAITING_ISOLATED_DSTATE;
uint16_t _TRACE_SPAPR_DRC_AWAITING_UNUSABLE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE;
uint16_t _TRACE_SPAPR_DRC_RESET_DSTATE;
uint16_t _TRACE_SPAPR_DRC_REALIZE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE;
uint16_t _TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE;
uint16_t _TRACE_SPAPR_DRC_UNREALIZE_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_SET_INDICATOR_INVALID_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_SET_INDICATOR_NOT_SUPPORTED_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE;
uint16_t _TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE;
uint16_t _TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE;
uint16_t _TRACE_SPAPR_VIO_FREE_CRQ_DSTATE;
uint16_t _TRACE_PPC_TB_ADJUST_DSTATE;
uint16_t _TRACE_PREP_IO_800_WRITEB_DSTATE;
uint16_t _TRACE_PREP_IO_800_READB_DSTATE;
uint16_t _TRACE_PCI_UPDATE_MAPPINGS_DEL_DSTATE;
uint16_t _TRACE_PCI_UPDATE_MAPPINGS_ADD_DSTATE;
uint16_t _TRACE_PCI_CFG_READ_DSTATE;
uint16_t _TRACE_PCI_CFG_WRITE_DSTATE;
uint16_t _TRACE_CSS_ENABLE_FACILITY_DSTATE;
uint16_t _TRACE_CSS_CRW_DSTATE;
uint16_t _TRACE_CSS_CHPID_ADD_DSTATE;
uint16_t _TRACE_CSS_NEW_IMAGE_DSTATE;
uint16_t _TRACE_CSS_ASSIGN_SUBCH_DSTATE;
uint16_t _TRACE_CSS_IO_INTERRUPT_DSTATE;
uint16_t _TRACE_CSS_ADAPTER_INTERRUPT_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_INTERPRET_CCW_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_NEW_DEVICE_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_SET_IND_DSTATE;
uint16_t _TRACE_VFIO_INTX_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_INTX_EOI_DSTATE;
uint16_t _TRACE_VFIO_INTX_ENABLE_KVM_DSTATE;
uint16_t _TRACE_VFIO_INTX_DISABLE_KVM_DSTATE;
uint16_t _TRACE_VFIO_INTX_UPDATE_DSTATE;
uint16_t _TRACE_VFIO_INTX_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_INTX_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSI_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_FIXUP_DSTATE;
uint16_t _TRACE_VFIO_MSI_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSI_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_PCI_LOAD_ROM_DSTATE;
uint16_t _TRACE_VFIO_ROM_READ_DSTATE;
uint16_t _TRACE_VFIO_PCI_SIZE_ROM_DSTATE;
uint16_t _TRACE_VFIO_VGA_WRITE_DSTATE;
uint16_t _TRACE_VFIO_VGA_READ_DSTATE;
uint16_t _TRACE_VFIO_PCI_READ_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_MSI_SETUP_DSTATE;
uint16_t _TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE;
uint16_t _TRACE_VFIO_CHECK_PCIE_FLR_DSTATE;
uint16_t _TRACE_VFIO_CHECK_PM_RESET_DSTATE;
uint16_t _TRACE_VFIO_CHECK_AF_FLR_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE;
uint16_t _TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE;
uint16_t _TRACE_VFIO_REALIZE_DSTATE;
uint16_t _TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_FLR_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_PM_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ROM_BLACKLISTED_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_REGION_WRITE_DSTATE;
uint16_t _TRACE_VFIO_REGION_READ_DSTATE;
uint16_t _TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_SKIP_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_DEL_SKIP_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_DEL_DSTATE;
uint16_t _TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE;
uint16_t _TRACE_VFIO_PUT_GROUP_DSTATE;
uint16_t _TRACE_VFIO_GET_DEVICE_DSTATE;
uint16_t _TRACE_VFIO_PUT_BASE_DEVICE_DSTATE;
uint16_t _TRACE_VFIO_REGION_SETUP_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAP_FAULT_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAP_DSTATE;
uint16_t _TRACE_VFIO_REGION_EXIT_DSTATE;
uint16_t _TRACE_VFIO_REGION_FINALIZE_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE;
uint16_t _TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE;
uint16_t _TRACE_VFIO_GET_DEV_REGION_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_REALIZE_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_EOI_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE;
uint16_t _TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE;
uint16_t _TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE;
uint16_t _TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE;
uint16_t _TRACE_VFIO_PREREG_REGISTER_DSTATE;
uint16_t _TRACE_VFIO_PREREG_UNREGISTER_DSTATE;
uint16_t _TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE;
uint16_t _TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE;
uint16_t _TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_DSTATE;
uint16_t _TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_ADDR_LO_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_ADDR_HI_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_SIZE_LO_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_SIZE_HI_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_PXM_DSTATE;
uint16_t _TRACE_MHP_ACPI_READ_FLAGS_DSTATE;
uint16_t _TRACE_MHP_ACPI_WRITE_SLOT_DSTATE;
uint16_t _TRACE_MHP_ACPI_WRITE_OST_EV_DSTATE;
uint16_t _TRACE_MHP_ACPI_WRITE_OST_STATUS_DSTATE;
uint16_t _TRACE_MHP_ACPI_CLEAR_INSERT_EVT_DSTATE;
uint16_t _TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_DSTATE;
uint16_t _TRACE_MHP_ACPI_PC_DIMM_DELETED_DSTATE;
uint16_t _TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_READ_FLAGS_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_WRITE_IDX_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_WRITE_CMD_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_READ_CMD_DATA_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_EJECTING_CPU_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_WRITE_OST_EV_DSTATE;
uint16_t _TRACE_CPUHP_ACPI_WRITE_OST_STATUS_DSTATE;
uint16_t _TRACE_VIRT_ACPI_SETUP_DSTATE;
uint16_t _TRACE_ALPHA_PCI_IACK_WRITE_DSTATE;
uint16_t _TRACE_CONSOLE_GFX_NEW_DSTATE;
uint16_t _TRACE_CONSOLE_PUTCHAR_CSI_DSTATE;
uint16_t _TRACE_CONSOLE_PUTCHAR_UNHANDLED_DSTATE;
uint16_t _TRACE_CONSOLE_TXT_NEW_DSTATE;
uint16_t _TRACE_CONSOLE_SELECT_DSTATE;
uint16_t _TRACE_CONSOLE_REFRESH_DSTATE;
uint16_t _TRACE_DISPLAYSURFACE_CREATE_DSTATE;
uint16_t _TRACE_DISPLAYSURFACE_CREATE_FROM_DSTATE;
uint16_t _TRACE_DISPLAYSURFACE_CREATE_PIXMAN_DSTATE;
uint16_t _TRACE_DISPLAYSURFACE_FREE_DSTATE;
uint16_t _TRACE_DISPLAYCHANGELISTENER_REGISTER_DSTATE;
uint16_t _TRACE_DISPLAYCHANGELISTENER_UNREGISTER_DSTATE;
uint16_t _TRACE_PPM_SAVE_DSTATE;
uint16_t _TRACE_GD_SWITCH_DSTATE;
uint16_t _TRACE_GD_UPDATE_DSTATE;
uint16_t _TRACE_GD_KEY_EVENT_DSTATE;
uint16_t _TRACE_GD_GRAB_DSTATE;
uint16_t _TRACE_GD_UNGRAB_DSTATE;
uint16_t _TRACE_VNC_KEY_GUEST_LEDS_DSTATE;
uint16_t _TRACE_VNC_KEY_MAP_INIT_DSTATE;
uint16_t _TRACE_VNC_KEY_EVENT_EXT_DSTATE;
uint16_t _TRACE_VNC_KEY_EVENT_MAP_DSTATE;
uint16_t _TRACE_VNC_KEY_SYNC_NUMLOCK_DSTATE;
uint16_t _TRACE_VNC_KEY_SYNC_CAPSLOCK_DSTATE;
uint16_t _TRACE_INPUT_EVENT_KEY_NUMBER_DSTATE;
uint16_t _TRACE_INPUT_EVENT_KEY_QCODE_DSTATE;
uint16_t _TRACE_INPUT_EVENT_BTN_DSTATE;
uint16_t _TRACE_INPUT_EVENT_REL_DSTATE;
uint16_t _TRACE_INPUT_EVENT_ABS_DSTATE;
uint16_t _TRACE_INPUT_EVENT_SYNC_DSTATE;
uint16_t _TRACE_INPUT_MOUSE_MODE_DSTATE;
uint16_t _TRACE_QEMU_SPICE_ADD_MEMSLOT_DSTATE;
uint16_t _TRACE_QEMU_SPICE_DEL_MEMSLOT_DSTATE;
uint16_t _TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_DSTATE;
uint16_t _TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_DSTATE;
uint16_t _TRACE_QEMU_SPICE_WAKEUP_DSTATE;
uint16_t _TRACE_QEMU_SPICE_CREATE_UPDATE_DSTATE;
uint16_t _TRACE_ALSA_REVENTS_DSTATE;
uint16_t _TRACE_ALSA_POLLOUT_DSTATE;
uint16_t _TRACE_ALSA_SET_HANDLER_DSTATE;
uint16_t _TRACE_ALSA_WROTE_ZERO_DSTATE;
uint16_t _TRACE_ALSA_READ_ZERO_DSTATE;
uint16_t _TRACE_ALSA_XRUN_OUT_DSTATE;
uint16_t _TRACE_ALSA_XRUN_IN_DSTATE;
uint16_t _TRACE_ALSA_RESUME_OUT_DSTATE;
uint16_t _TRACE_ALSA_RESUME_IN_DSTATE;
uint16_t _TRACE_ALSA_NO_FRAMES_DSTATE;
uint16_t _TRACE_OSS_VERSION_DSTATE;
uint16_t _TRACE_OSS_INVALID_AVAILABLE_SIZE_DSTATE;
uint16_t _TRACE_VHOST_USER_EVENT_DSTATE;
uint16_t _TRACE_COLO_PROXY_MAIN_DSTATE;
uint16_t _TRACE_COLO_COMPARE_MAIN_DSTATE;
uint16_t _TRACE_COLO_COMPARE_UDP_MISCOMPARE_DSTATE;
uint16_t _TRACE_COLO_COMPARE_ICMP_MISCOMPARE_DSTATE;
uint16_t _TRACE_COLO_COMPARE_IP_INFO_DSTATE;
uint16_t _TRACE_COLO_OLD_PACKET_CHECK_FOUND_DSTATE;
uint16_t _TRACE_COLO_COMPARE_MISCOMPARE_DSTATE;
uint16_t _TRACE_COLO_COMPARE_PKT_INFO_SRC_DSTATE;
uint16_t _TRACE_COLO_COMPARE_PKT_INFO_DST_DSTATE;
uint16_t _TRACE_COLO_FILTER_REWRITER_DEBUG_DSTATE;
uint16_t _TRACE_COLO_FILTER_REWRITER_PKT_INFO_DSTATE;
uint16_t _TRACE_COLO_FILTER_REWRITER_CONN_OFFSET_DSTATE;
uint16_t _TRACE_ARM_GT_RECALC_DSTATE;
uint16_t _TRACE_ARM_GT_RECALC_DISABLED_DSTATE;
uint16_t _TRACE_ARM_GT_CVAL_WRITE_DSTATE;
uint16_t _TRACE_ARM_GT_TVAL_WRITE_DSTATE;
uint16_t _TRACE_ARM_GT_CTL_WRITE_DSTATE;
uint16_t _TRACE_ARM_GT_IMASK_TOGGLE_DSTATE;
uint16_t _TRACE_ARM_GT_CNTVOFF_WRITE_DSTATE;
uint16_t _TRACE_KVM_X86_FIXUP_MSI_ERROR_DSTATE;
uint16_t _TRACE_KVM_X86_ADD_MSI_ROUTE_DSTATE;
uint16_t _TRACE_KVM_X86_REMOVE_MSI_ROUTE_DSTATE;
uint16_t _TRACE_KVM_X86_UPDATE_MSI_ROUTES_DSTATE;
uint16_t _TRACE_MMU_HELPER_DFAULT_DSTATE;
uint16_t _TRACE_MMU_HELPER_DPROT_DSTATE;
uint16_t _TRACE_MMU_HELPER_DMISS_DSTATE;
uint16_t _TRACE_MMU_HELPER_TFAULT_DSTATE;
uint16_t _TRACE_MMU_HELPER_TMISS_DSTATE;
uint16_t _TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_DSTATE;
uint16_t _TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_DSTATE;
uint16_t _TRACE_MMU_HELPER_MMU_FAULT_DSTATE;
uint16_t _TRACE_INT_HELPER_SET_SOFTINT_DSTATE;
uint16_t _TRACE_INT_HELPER_CLEAR_SOFTINT_DSTATE;
uint16_t _TRACE_INT_HELPER_WRITE_SOFTINT_DSTATE;
uint16_t _TRACE_INT_HELPER_ICACHE_FREEZE_DSTATE;
uint16_t _TRACE_INT_HELPER_DCACHE_FREEZE_DSTATE;
uint16_t _TRACE_WIN_HELPER_GREGSET_ERROR_DSTATE;
uint16_t _TRACE_WIN_HELPER_SWITCH_PSTATE_DSTATE;
uint16_t _TRACE_WIN_HELPER_NO_SWITCH_PSTATE_DSTATE;
uint16_t _TRACE_WIN_HELPER_WRPIL_DSTATE;
uint16_t _TRACE_WIN_HELPER_DONE_DSTATE;
uint16_t _TRACE_WIN_HELPER_RETRY_DSTATE;
uint16_t _TRACE_GET_SKEYS_NONZERO_DSTATE;
uint16_t _TRACE_SET_SKEYS_NONZERO_DSTATE;
uint16_t _TRACE_IOINST_DSTATE;
uint16_t _TRACE_IOINST_SCH_ID_DSTATE;
uint16_t _TRACE_IOINST_CHP_ID_DSTATE;
uint16_t _TRACE_IOINST_CHSC_CMD_DSTATE;
uint16_t _TRACE_KVM_ENABLE_CMMA_DSTATE;
uint16_t _TRACE_KVM_CLEAR_CMMA_DSTATE;
uint16_t _TRACE_KVM_FAILED_CPU_STATE_SET_DSTATE;
uint16_t _TRACE_KVM_SIGP_FINISHED_DSTATE;
uint16_t _TRACE_CPU_SET_STATE_DSTATE;
uint16_t _TRACE_CPU_HALT_DSTATE;
uint16_t _TRACE_CPU_UNHALT_DSTATE;
uint16_t _TRACE_KVM_FAILED_SPR_SET_DSTATE;
uint16_t _TRACE_KVM_FAILED_SPR_GET_DSTATE;
uint16_t _TRACE_OBJECT_DYNAMIC_CAST_ASSERT_DSTATE;
uint16_t _TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_DSTATE;
uint16_t _TRACE_USER_SETUP_FRAME_DSTATE;
uint16_t _TRACE_USER_SETUP_RT_FRAME_DSTATE;
uint16_t _TRACE_USER_DO_RT_SIGRETURN_DSTATE;
uint16_t _TRACE_USER_DO_SIGRETURN_DSTATE;
uint16_t _TRACE_USER_FORCE_SIG_DSTATE;
uint16_t _TRACE_USER_HANDLE_SIGNAL_DSTATE;
uint16_t _TRACE_USER_HOST_SIGNAL_DSTATE;
uint16_t _TRACE_USER_QUEUE_SIGNAL_DSTATE;
uint16_t _TRACE_USER_S390X_RESTORE_SIGREGS_DSTATE;
uint16_t _TRACE_VISIT_FREE_DSTATE;
uint16_t _TRACE_VISIT_COMPLETE_DSTATE;
uint16_t _TRACE_VISIT_START_STRUCT_DSTATE;
uint16_t _TRACE_VISIT_CHECK_STRUCT_DSTATE;
uint16_t _TRACE_VISIT_END_STRUCT_DSTATE;
uint16_t _TRACE_VISIT_START_LIST_DSTATE;
uint16_t _TRACE_VISIT_NEXT_LIST_DSTATE;
uint16_t _TRACE_VISIT_END_LIST_DSTATE;
uint16_t _TRACE_VISIT_START_ALTERNATE_DSTATE;
uint16_t _TRACE_VISIT_END_ALTERNATE_DSTATE;
uint16_t _TRACE_VISIT_OPTIONAL_DSTATE;
uint16_t _TRACE_VISIT_TYPE_ENUM_DSTATE;
uint16_t _TRACE_VISIT_TYPE_INT_DSTATE;
uint16_t _TRACE_VISIT_TYPE_UINT8_DSTATE;
uint16_t _TRACE_VISIT_TYPE_UINT16_DSTATE;
uint16_t _TRACE_VISIT_TYPE_UINT32_DSTATE;
uint16_t _TRACE_VISIT_TYPE_UINT64_DSTATE;
uint16_t _TRACE_VISIT_TYPE_INT8_DSTATE;
uint16_t _TRACE_VISIT_TYPE_INT16_DSTATE;
uint16_t _TRACE_VISIT_TYPE_INT32_DSTATE;
uint16_t _TRACE_VISIT_TYPE_INT64_DSTATE;
uint16_t _TRACE_VISIT_TYPE_SIZE_DSTATE;
uint16_t _TRACE_VISIT_TYPE_BOOL_DSTATE;
uint16_t _TRACE_VISIT_TYPE_STR_DSTATE;
uint16_t _TRACE_VISIT_TYPE_NUMBER_DSTATE;
uint16_t _TRACE_VISIT_TYPE_ANY_DSTATE;
uint16_t _TRACE_VISIT_TYPE_NULL_DSTATE;
TraceEvent _TRACE_THREAD_POOL_SUBMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "thread_pool_submit",
    .sstate = TRACE_THREAD_POOL_SUBMIT_ENABLED,
    .dstate = &_TRACE_THREAD_POOL_SUBMIT_DSTATE 
};
TraceEvent _TRACE_THREAD_POOL_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "thread_pool_complete",
    .sstate = TRACE_THREAD_POOL_COMPLETE_ENABLED,
    .dstate = &_TRACE_THREAD_POOL_COMPLETE_DSTATE 
};
TraceEvent _TRACE_THREAD_POOL_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "thread_pool_cancel",
    .sstate = TRACE_THREAD_POOL_CANCEL_ENABLED,
    .dstate = &_TRACE_THREAD_POOL_CANCEL_DSTATE 
};
TraceEvent _TRACE_CPU_IN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_in",
    .sstate = TRACE_CPU_IN_ENABLED,
    .dstate = &_TRACE_CPU_IN_DSTATE 
};
TraceEvent _TRACE_CPU_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_out",
    .sstate = TRACE_CPU_OUT_ENABLED,
    .dstate = &_TRACE_CPU_OUT_DSTATE 
};
TraceEvent _TRACE_BALLOON_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "balloon_event",
    .sstate = TRACE_BALLOON_EVENT_ENABLED,
    .dstate = &_TRACE_BALLOON_EVENT_DSTATE 
};
TraceEvent _TRACE_VM_STATE_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vm_state_notify",
    .sstate = TRACE_VM_STATE_NOTIFY_ENABLED,
    .dstate = &_TRACE_VM_STATE_NOTIFY_DSTATE 
};
TraceEvent _TRACE_LOAD_FILE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "load_file",
    .sstate = TRACE_LOAD_FILE_ENABLED,
    .dstate = &_TRACE_LOAD_FILE_DSTATE 
};
TraceEvent _TRACE_RUNSTATE_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "runstate_set",
    .sstate = TRACE_RUNSTATE_SET_ENABLED,
    .dstate = &_TRACE_RUNSTATE_SET_DSTATE 
};
TraceEvent _TRACE_SYSTEM_WAKEUP_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "system_wakeup_request",
    .sstate = TRACE_SYSTEM_WAKEUP_REQUEST_ENABLED,
    .dstate = &_TRACE_SYSTEM_WAKEUP_REQUEST_DSTATE 
};
TraceEvent _TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_system_shutdown_request",
    .sstate = TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_ENABLED,
    .dstate = &_TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_DSTATE 
};
TraceEvent _TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_system_powerdown_request",
    .sstate = TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_ENABLED,
    .dstate = &_TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_DSTATE 
};
TraceEvent _TRACE_SPICE_VMC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spice_vmc_write",
    .sstate = TRACE_SPICE_VMC_WRITE_ENABLED,
    .dstate = &_TRACE_SPICE_VMC_WRITE_DSTATE 
};
TraceEvent _TRACE_SPICE_VMC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spice_vmc_read",
    .sstate = TRACE_SPICE_VMC_READ_ENABLED,
    .dstate = &_TRACE_SPICE_VMC_READ_DSTATE 
};
TraceEvent _TRACE_SPICE_VMC_REGISTER_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spice_vmc_register_interface",
    .sstate = TRACE_SPICE_VMC_REGISTER_INTERFACE_ENABLED,
    .dstate = &_TRACE_SPICE_VMC_REGISTER_INTERFACE_DSTATE 
};
TraceEvent _TRACE_SPICE_VMC_UNREGISTER_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spice_vmc_unregister_interface",
    .sstate = TRACE_SPICE_VMC_UNREGISTER_INTERFACE_ENABLED,
    .dstate = &_TRACE_SPICE_VMC_UNREGISTER_INTERFACE_DSTATE 
};
TraceEvent _TRACE_SPICE_VMC_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spice_vmc_event",
    .sstate = TRACE_SPICE_VMC_EVENT_ENABLED,
    .dstate = &_TRACE_SPICE_VMC_EVENT_DSTATE 
};
TraceEvent _TRACE_XEN_RAM_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_ram_alloc",
    .sstate = TRACE_XEN_RAM_ALLOC_ENABLED,
    .dstate = &_TRACE_XEN_RAM_ALLOC_DSTATE 
};
TraceEvent _TRACE_XEN_CLIENT_SET_MEMORY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_client_set_memory",
    .sstate = TRACE_XEN_CLIENT_SET_MEMORY_ENABLED,
    .dstate = &_TRACE_XEN_CLIENT_SET_MEMORY_DSTATE 
};
TraceEvent _TRACE_XEN_DEFAULT_IOREQ_SERVER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_default_ioreq_server",
    .sstate = TRACE_XEN_DEFAULT_IOREQ_SERVER_ENABLED,
    .dstate = &_TRACE_XEN_DEFAULT_IOREQ_SERVER_DSTATE 
};
TraceEvent _TRACE_XEN_IOREQ_SERVER_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_ioreq_server_create",
    .sstate = TRACE_XEN_IOREQ_SERVER_CREATE_ENABLED,
    .dstate = &_TRACE_XEN_IOREQ_SERVER_CREATE_DSTATE 
};
TraceEvent _TRACE_XEN_IOREQ_SERVER_DESTROY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_ioreq_server_destroy",
    .sstate = TRACE_XEN_IOREQ_SERVER_DESTROY_ENABLED,
    .dstate = &_TRACE_XEN_IOREQ_SERVER_DESTROY_DSTATE 
};
TraceEvent _TRACE_XEN_IOREQ_SERVER_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_ioreq_server_state",
    .sstate = TRACE_XEN_IOREQ_SERVER_STATE_ENABLED,
    .dstate = &_TRACE_XEN_IOREQ_SERVER_STATE_DSTATE 
};
TraceEvent _TRACE_XEN_MAP_MMIO_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_map_mmio_range",
    .sstate = TRACE_XEN_MAP_MMIO_RANGE_ENABLED,
    .dstate = &_TRACE_XEN_MAP_MMIO_RANGE_DSTATE 
};
TraceEvent _TRACE_XEN_UNMAP_MMIO_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_unmap_mmio_range",
    .sstate = TRACE_XEN_UNMAP_MMIO_RANGE_ENABLED,
    .dstate = &_TRACE_XEN_UNMAP_MMIO_RANGE_DSTATE 
};
TraceEvent _TRACE_XEN_MAP_PORTIO_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_map_portio_range",
    .sstate = TRACE_XEN_MAP_PORTIO_RANGE_ENABLED,
    .dstate = &_TRACE_XEN_MAP_PORTIO_RANGE_DSTATE 
};
TraceEvent _TRACE_XEN_UNMAP_PORTIO_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_unmap_portio_range",
    .sstate = TRACE_XEN_UNMAP_PORTIO_RANGE_ENABLED,
    .dstate = &_TRACE_XEN_UNMAP_PORTIO_RANGE_DSTATE 
};
TraceEvent _TRACE_XEN_MAP_PCIDEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_map_pcidev",
    .sstate = TRACE_XEN_MAP_PCIDEV_ENABLED,
    .dstate = &_TRACE_XEN_MAP_PCIDEV_DSTATE 
};
TraceEvent _TRACE_XEN_UNMAP_PCIDEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_unmap_pcidev",
    .sstate = TRACE_XEN_UNMAP_PCIDEV_ENABLED,
    .dstate = &_TRACE_XEN_UNMAP_PCIDEV_DSTATE 
};
TraceEvent _TRACE_HANDLE_IOREQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "handle_ioreq",
    .sstate = TRACE_HANDLE_IOREQ_ENABLED,
    .dstate = &_TRACE_HANDLE_IOREQ_DSTATE 
};
TraceEvent _TRACE_HANDLE_IOREQ_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "handle_ioreq_read",
    .sstate = TRACE_HANDLE_IOREQ_READ_ENABLED,
    .dstate = &_TRACE_HANDLE_IOREQ_READ_DSTATE 
};
TraceEvent _TRACE_HANDLE_IOREQ_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "handle_ioreq_write",
    .sstate = TRACE_HANDLE_IOREQ_WRITE_ENABLED,
    .dstate = &_TRACE_HANDLE_IOREQ_WRITE_DSTATE 
};
TraceEvent _TRACE_CPU_IOREQ_PIO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_ioreq_pio",
    .sstate = TRACE_CPU_IOREQ_PIO_ENABLED,
    .dstate = &_TRACE_CPU_IOREQ_PIO_DSTATE 
};
TraceEvent _TRACE_CPU_IOREQ_PIO_READ_REG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_ioreq_pio_read_reg",
    .sstate = TRACE_CPU_IOREQ_PIO_READ_REG_ENABLED,
    .dstate = &_TRACE_CPU_IOREQ_PIO_READ_REG_DSTATE 
};
TraceEvent _TRACE_CPU_IOREQ_PIO_WRITE_REG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_ioreq_pio_write_reg",
    .sstate = TRACE_CPU_IOREQ_PIO_WRITE_REG_ENABLED,
    .dstate = &_TRACE_CPU_IOREQ_PIO_WRITE_REG_DSTATE 
};
TraceEvent _TRACE_CPU_IOREQ_MOVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_ioreq_move",
    .sstate = TRACE_CPU_IOREQ_MOVE_ENABLED,
    .dstate = &_TRACE_CPU_IOREQ_MOVE_DSTATE 
};
TraceEvent _TRACE_XEN_MAP_CACHE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_map_cache",
    .sstate = TRACE_XEN_MAP_CACHE_ENABLED,
    .dstate = &_TRACE_XEN_MAP_CACHE_DSTATE 
};
TraceEvent _TRACE_XEN_REMAP_BUCKET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_remap_bucket",
    .sstate = TRACE_XEN_REMAP_BUCKET_ENABLED,
    .dstate = &_TRACE_XEN_REMAP_BUCKET_DSTATE 
};
TraceEvent _TRACE_XEN_MAP_CACHE_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_map_cache_return",
    .sstate = TRACE_XEN_MAP_CACHE_RETURN_ENABLED,
    .dstate = &_TRACE_XEN_MAP_CACHE_RETURN_DSTATE 
};
TraceEvent _TRACE_HANDLE_QMP_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "handle_qmp_command",
    .sstate = TRACE_HANDLE_QMP_COMMAND_ENABLED,
    .dstate = &_TRACE_HANDLE_QMP_COMMAND_DSTATE 
};
TraceEvent _TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "monitor_protocol_event_handler",
    .sstate = TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_ENABLED,
    .dstate = &_TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_DSTATE 
};
TraceEvent _TRACE_MONITOR_PROTOCOL_EVENT_EMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "monitor_protocol_event_emit",
    .sstate = TRACE_MONITOR_PROTOCOL_EVENT_EMIT_ENABLED,
    .dstate = &_TRACE_MONITOR_PROTOCOL_EVENT_EMIT_DSTATE 
};
TraceEvent _TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "monitor_protocol_event_queue",
    .sstate = TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_ENABLED,
    .dstate = &_TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_DSTATE 
};
TraceEvent _TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "monitor_protocol_event_throttle",
    .sstate = TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_ENABLED,
    .dstate = &_TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_DSTATE 
};
TraceEvent _TRACE_DMA_BLK_IO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "dma_blk_io",
    .sstate = TRACE_DMA_BLK_IO_ENABLED,
    .dstate = &_TRACE_DMA_BLK_IO_DSTATE 
};
TraceEvent _TRACE_DMA_AIO_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "dma_aio_cancel",
    .sstate = TRACE_DMA_AIO_CANCEL_ENABLED,
    .dstate = &_TRACE_DMA_AIO_CANCEL_DSTATE 
};
TraceEvent _TRACE_DMA_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "dma_complete",
    .sstate = TRACE_DMA_COMPLETE_ENABLED,
    .dstate = &_TRACE_DMA_COMPLETE_DSTATE 
};
TraceEvent _TRACE_DMA_BLK_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "dma_blk_cb",
    .sstate = TRACE_DMA_BLK_CB_ENABLED,
    .dstate = &_TRACE_DMA_BLK_CB_DSTATE 
};
TraceEvent _TRACE_DMA_MAP_WAIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "dma_map_wait",
    .sstate = TRACE_DMA_MAP_WAIT_ENABLED,
    .dstate = &_TRACE_DMA_MAP_WAIT_DSTATE 
};
TraceEvent _TRACE_KVM_IOCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_ioctl",
    .sstate = TRACE_KVM_IOCTL_ENABLED,
    .dstate = &_TRACE_KVM_IOCTL_DSTATE 
};
TraceEvent _TRACE_KVM_VM_IOCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_vm_ioctl",
    .sstate = TRACE_KVM_VM_IOCTL_ENABLED,
    .dstate = &_TRACE_KVM_VM_IOCTL_DSTATE 
};
TraceEvent _TRACE_KVM_VCPU_IOCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_vcpu_ioctl",
    .sstate = TRACE_KVM_VCPU_IOCTL_ENABLED,
    .dstate = &_TRACE_KVM_VCPU_IOCTL_DSTATE 
};
TraceEvent _TRACE_KVM_RUN_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_run_exit",
    .sstate = TRACE_KVM_RUN_EXIT_ENABLED,
    .dstate = &_TRACE_KVM_RUN_EXIT_DSTATE 
};
TraceEvent _TRACE_KVM_DEVICE_IOCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_device_ioctl",
    .sstate = TRACE_KVM_DEVICE_IOCTL_ENABLED,
    .dstate = &_TRACE_KVM_DEVICE_IOCTL_DSTATE 
};
TraceEvent _TRACE_KVM_FAILED_REG_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_failed_reg_get",
    .sstate = TRACE_KVM_FAILED_REG_GET_ENABLED,
    .dstate = &_TRACE_KVM_FAILED_REG_GET_DSTATE 
};
TraceEvent _TRACE_KVM_FAILED_REG_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_failed_reg_set",
    .sstate = TRACE_KVM_FAILED_REG_SET_ENABLED,
    .dstate = &_TRACE_KVM_FAILED_REG_SET_DSTATE 
};
TraceEvent _TRACE_KVM_IRQCHIP_COMMIT_ROUTES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_irqchip_commit_routes",
    .sstate = TRACE_KVM_IRQCHIP_COMMIT_ROUTES_ENABLED,
    .dstate = &_TRACE_KVM_IRQCHIP_COMMIT_ROUTES_DSTATE 
};
TraceEvent _TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_irqchip_add_msi_route",
    .sstate = TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_ENABLED,
    .dstate = &_TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_DSTATE 
};
TraceEvent _TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_irqchip_update_msi_route",
    .sstate = TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_ENABLED,
    .dstate = &_TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_DSTATE 
};
TraceEvent _TRACE_EXEC_TB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "exec_tb",
    .sstate = TRACE_EXEC_TB_ENABLED,
    .dstate = &_TRACE_EXEC_TB_DSTATE 
};
TraceEvent _TRACE_EXEC_TB_NOCACHE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "exec_tb_nocache",
    .sstate = TRACE_EXEC_TB_NOCACHE_ENABLED,
    .dstate = &_TRACE_EXEC_TB_NOCACHE_DSTATE 
};
TraceEvent _TRACE_EXEC_TB_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "exec_tb_exit",
    .sstate = TRACE_EXEC_TB_EXIT_ENABLED,
    .dstate = &_TRACE_EXEC_TB_EXIT_DSTATE 
};
TraceEvent _TRACE_TRANSLATE_BLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "translate_block",
    .sstate = TRACE_TRANSLATE_BLOCK_ENABLED,
    .dstate = &_TRACE_TRANSLATE_BLOCK_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_OPS_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_ops_read",
    .sstate = TRACE_MEMORY_REGION_OPS_READ_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_OPS_READ_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_OPS_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_ops_write",
    .sstate = TRACE_MEMORY_REGION_OPS_WRITE_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_OPS_WRITE_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_SUBPAGE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_subpage_read",
    .sstate = TRACE_MEMORY_REGION_SUBPAGE_READ_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_SUBPAGE_READ_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_SUBPAGE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_subpage_write",
    .sstate = TRACE_MEMORY_REGION_SUBPAGE_WRITE_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_SUBPAGE_WRITE_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_TB_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_tb_read",
    .sstate = TRACE_MEMORY_REGION_TB_READ_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_TB_READ_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_TB_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_tb_write",
    .sstate = TRACE_MEMORY_REGION_TB_WRITE_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_TB_WRITE_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_RAM_DEVICE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_ram_device_read",
    .sstate = TRACE_MEMORY_REGION_RAM_DEVICE_READ_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_RAM_DEVICE_READ_DSTATE 
};
TraceEvent _TRACE_MEMORY_REGION_RAM_DEVICE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "memory_region_ram_device_write",
    .sstate = TRACE_MEMORY_REGION_RAM_DEVICE_WRITE_ENABLED,
    .dstate = &_TRACE_MEMORY_REGION_RAM_DEVICE_WRITE_DSTATE 
};
TraceEvent _TRACE_GUEST_CPU_ENTER_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_cpu_enter",
    .sstate = TRACE_GUEST_CPU_ENTER_ENABLED,
    .dstate = &_TRACE_GUEST_CPU_ENTER_DSTATE 
};
TraceEvent _TRACE_GUEST_CPU_RESET_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_cpu_reset",
    .sstate = TRACE_GUEST_CPU_RESET_ENABLED,
    .dstate = &_TRACE_GUEST_CPU_RESET_DSTATE 
};
TraceEvent _TRACE_GUEST_MEM_BEFORE_TRANS_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_mem_before_trans",
    .sstate = TRACE_GUEST_MEM_BEFORE_TRANS_ENABLED,
    .dstate = &_TRACE_GUEST_MEM_BEFORE_TRANS_DSTATE 
};
TraceEvent _TRACE_GUEST_MEM_BEFORE_EXEC_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_mem_before_exec",
    .sstate = TRACE_GUEST_MEM_BEFORE_EXEC_ENABLED,
    .dstate = &_TRACE_GUEST_MEM_BEFORE_EXEC_DSTATE 
};
TraceEvent _TRACE_GUEST_USER_SYSCALL_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_user_syscall",
    .sstate = TRACE_GUEST_USER_SYSCALL_ENABLED,
    .dstate = &_TRACE_GUEST_USER_SYSCALL_DSTATE 
};
TraceEvent _TRACE_GUEST_USER_SYSCALL_RET_EVENT = {
    .id = 0,
    .vcpu_id = 0,
    .name = "guest_user_syscall_ret",
    .sstate = TRACE_GUEST_USER_SYSCALL_RET_ENABLED,
    .dstate = &_TRACE_GUEST_USER_SYSCALL_RET_DSTATE 
};
TraceEvent _TRACE_BUFFER_RESIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "buffer_resize",
    .sstate = TRACE_BUFFER_RESIZE_ENABLED,
    .dstate = &_TRACE_BUFFER_RESIZE_DSTATE 
};
TraceEvent _TRACE_BUFFER_MOVE_EMPTY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "buffer_move_empty",
    .sstate = TRACE_BUFFER_MOVE_EMPTY_ENABLED,
    .dstate = &_TRACE_BUFFER_MOVE_EMPTY_DSTATE 
};
TraceEvent _TRACE_BUFFER_MOVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "buffer_move",
    .sstate = TRACE_BUFFER_MOVE_ENABLED,
    .dstate = &_TRACE_BUFFER_MOVE_DSTATE 
};
TraceEvent _TRACE_BUFFER_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "buffer_free",
    .sstate = TRACE_BUFFER_FREE_ENABLED,
    .dstate = &_TRACE_BUFFER_FREE_DSTATE 
};
TraceEvent _TRACE_QEMU_COROUTINE_ENTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_coroutine_enter",
    .sstate = TRACE_QEMU_COROUTINE_ENTER_ENABLED,
    .dstate = &_TRACE_QEMU_COROUTINE_ENTER_DSTATE 
};
TraceEvent _TRACE_QEMU_COROUTINE_YIELD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_coroutine_yield",
    .sstate = TRACE_QEMU_COROUTINE_YIELD_ENABLED,
    .dstate = &_TRACE_QEMU_COROUTINE_YIELD_DSTATE 
};
TraceEvent _TRACE_QEMU_COROUTINE_TERMINATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_coroutine_terminate",
    .sstate = TRACE_QEMU_COROUTINE_TERMINATE_ENABLED,
    .dstate = &_TRACE_QEMU_COROUTINE_TERMINATE_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_QUEUE_RUN_RESTART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_queue_run_restart",
    .sstate = TRACE_QEMU_CO_QUEUE_RUN_RESTART_ENABLED,
    .dstate = &_TRACE_QEMU_CO_QUEUE_RUN_RESTART_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_QUEUE_NEXT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_queue_next",
    .sstate = TRACE_QEMU_CO_QUEUE_NEXT_ENABLED,
    .dstate = &_TRACE_QEMU_CO_QUEUE_NEXT_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_mutex_lock_entry",
    .sstate = TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_ENABLED,
    .dstate = &_TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_MUTEX_LOCK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_mutex_lock_return",
    .sstate = TRACE_QEMU_CO_MUTEX_LOCK_RETURN_ENABLED,
    .dstate = &_TRACE_QEMU_CO_MUTEX_LOCK_RETURN_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_mutex_unlock_entry",
    .sstate = TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_ENABLED,
    .dstate = &_TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_DSTATE 
};
TraceEvent _TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_co_mutex_unlock_return",
    .sstate = TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_ENABLED,
    .dstate = &_TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_DSTATE 
};
TraceEvent _TRACE_QEMU_MEMALIGN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_memalign",
    .sstate = TRACE_QEMU_MEMALIGN_ENABLED,
    .dstate = &_TRACE_QEMU_MEMALIGN_DSTATE 
};
TraceEvent _TRACE_QEMU_ANON_RAM_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_anon_ram_alloc",
    .sstate = TRACE_QEMU_ANON_RAM_ALLOC_ENABLED,
    .dstate = &_TRACE_QEMU_ANON_RAM_ALLOC_DSTATE 
};
TraceEvent _TRACE_QEMU_VFREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_vfree",
    .sstate = TRACE_QEMU_VFREE_ENABLED,
    .dstate = &_TRACE_QEMU_VFREE_DSTATE 
};
TraceEvent _TRACE_QEMU_ANON_RAM_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_anon_ram_free",
    .sstate = TRACE_QEMU_ANON_RAM_FREE_ENABLED,
    .dstate = &_TRACE_QEMU_ANON_RAM_FREE_DSTATE 
};
TraceEvent _TRACE_HBITMAP_ITER_SKIP_WORDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hbitmap_iter_skip_words",
    .sstate = TRACE_HBITMAP_ITER_SKIP_WORDS_ENABLED,
    .dstate = &_TRACE_HBITMAP_ITER_SKIP_WORDS_DSTATE 
};
TraceEvent _TRACE_HBITMAP_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hbitmap_reset",
    .sstate = TRACE_HBITMAP_RESET_ENABLED,
    .dstate = &_TRACE_HBITMAP_RESET_DSTATE 
};
TraceEvent _TRACE_HBITMAP_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hbitmap_set",
    .sstate = TRACE_HBITMAP_SET_ENABLED,
    .dstate = &_TRACE_HBITMAP_SET_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_load_dh",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_GET_PATH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_get_path",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_GET_PATH_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_GET_PATH_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_anon_load",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_load",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_check_basic_constraints",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_check_key_usage",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_check_key_purpose",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_load_cert",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_creds_x509_load_cert_list",
    .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_SESSION_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_session_new",
    .sstate = TRACE_QCRYPTO_TLS_SESSION_NEW_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_SESSION_NEW_DSTATE 
};
TraceEvent _TRACE_QCRYPTO_TLS_SESSION_CHECK_CREDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcrypto_tls_session_check_creds",
    .sstate = TRACE_QCRYPTO_TLS_SESSION_CHECK_CREDS_ENABLED,
    .dstate = &_TRACE_QCRYPTO_TLS_SESSION_CHECK_CREDS_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_new",
    .sstate = TRACE_QIO_TASK_NEW_ENABLED,
    .dstate = &_TRACE_QIO_TASK_NEW_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_complete",
    .sstate = TRACE_QIO_TASK_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_TASK_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_ABORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_abort",
    .sstate = TRACE_QIO_TASK_ABORT_ENABLED,
    .dstate = &_TRACE_QIO_TASK_ABORT_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_THREAD_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_thread_start",
    .sstate = TRACE_QIO_TASK_THREAD_START_ENABLED,
    .dstate = &_TRACE_QIO_TASK_THREAD_START_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_THREAD_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_thread_run",
    .sstate = TRACE_QIO_TASK_THREAD_RUN_ENABLED,
    .dstate = &_TRACE_QIO_TASK_THREAD_RUN_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_THREAD_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_thread_exit",
    .sstate = TRACE_QIO_TASK_THREAD_EXIT_ENABLED,
    .dstate = &_TRACE_QIO_TASK_THREAD_EXIT_DSTATE 
};
TraceEvent _TRACE_QIO_TASK_THREAD_RESULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_task_thread_result",
    .sstate = TRACE_QIO_TASK_THREAD_RESULT_ENABLED,
    .dstate = &_TRACE_QIO_TASK_THREAD_RESULT_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_new",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_NEW_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_NEW_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_NEW_FD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_new_fd",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_NEW_FD_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_NEW_FD_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_connect_sync",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_connect_async",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_connect_fail",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_connect_complete",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_listen_sync",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_listen_async",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_listen_fail",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_listen_complete",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_dgram_sync",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_dgram_async",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_dgram_fail",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_dgram_complete",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_accept",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_accept_fail",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_socket_accept_complete",
    .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_FILE_NEW_FD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_file_new_fd",
    .sstate = TRACE_QIO_CHANNEL_FILE_NEW_FD_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_FILE_NEW_FD_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_FILE_NEW_PATH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_file_new_path",
    .sstate = TRACE_QIO_CHANNEL_FILE_NEW_PATH_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_FILE_NEW_PATH_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_new_client",
    .sstate = TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_NEW_SERVER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_new_server",
    .sstate = TRACE_QIO_CHANNEL_TLS_NEW_SERVER_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_NEW_SERVER_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_handshake_start",
    .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_handshake_pending",
    .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_handshake_fail",
    .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_handshake_complete",
    .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_credentials_allow",
    .sstate = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_tls_credentials_deny",
    .sstate = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_new_server",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_handshake_start",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_handshake_pending",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_handshake_reply",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_handshake_fail",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_websock_handshake_complete",
    .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_COMMAND_NEW_PID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_command_new_pid",
    .sstate = TRACE_QIO_CHANNEL_COMMAND_NEW_PID_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_COMMAND_NEW_PID_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_command_new_spawn",
    .sstate = TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_COMMAND_ABORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_command_abort",
    .sstate = TRACE_QIO_CHANNEL_COMMAND_ABORT_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_COMMAND_ABORT_DSTATE 
};
TraceEvent _TRACE_QIO_CHANNEL_COMMAND_WAIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qio_channel_command_wait",
    .sstate = TRACE_QIO_CHANNEL_COMMAND_WAIT_ENABLED,
    .dstate = &_TRACE_QIO_CHANNEL_COMMAND_WAIT_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_SECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_section",
    .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_SECTION_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_section_command",
    .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_section_partend",
    .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_main",
    .sstate = TRACE_QEMU_LOADVM_STATE_MAIN_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_MAIN_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_main_quit_parent",
    .sstate = TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_POST_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_post_main",
    .sstate = TRACE_QEMU_LOADVM_STATE_POST_MAIN_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_POST_MAIN_DSTATE 
};
TraceEvent _TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_loadvm_state_section_startfull",
    .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_ENABLED,
    .dstate = &_TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_DSTATE 
};
TraceEvent _TRACE_QEMU_SAVEVM_SEND_PACKAGED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_savevm_send_packaged",
    .sstate = TRACE_QEMU_SAVEVM_SEND_PACKAGED_ENABLED,
    .dstate = &_TRACE_QEMU_SAVEVM_SEND_PACKAGED_DSTATE 
};
TraceEvent _TRACE_LOADVM_HANDLE_CMD_PACKAGED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_handle_cmd_packaged",
    .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_ENABLED,
    .dstate = &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_DSTATE 
};
TraceEvent _TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_handle_cmd_packaged_main",
    .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_ENABLED,
    .dstate = &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_DSTATE 
};
TraceEvent _TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_handle_cmd_packaged_received",
    .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_ENABLED,
    .dstate = &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_handle_advise",
    .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_handle_listen",
    .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_handle_run",
    .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_handle_run_cpu_sync",
    .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_handle_run_vmstart",
    .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_ram_handle_discard",
    .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_ram_handle_discard_end",
    .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_DSTATE 
};
TraceEvent _TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_postcopy_ram_handle_discard_header",
    .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_ENABLED,
    .dstate = &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_DSTATE 
};
TraceEvent _TRACE_LOADVM_PROCESS_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_process_command",
    .sstate = TRACE_LOADVM_PROCESS_COMMAND_ENABLED,
    .dstate = &_TRACE_LOADVM_PROCESS_COMMAND_DSTATE 
};
TraceEvent _TRACE_LOADVM_PROCESS_COMMAND_PING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "loadvm_process_command_ping",
    .sstate = TRACE_LOADVM_PROCESS_COMMAND_PING_ENABLED,
    .dstate = &_TRACE_LOADVM_PROCESS_COMMAND_PING_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_listen_thread_exit",
    .sstate = TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_listen_thread_start",
    .sstate = TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_DSTATE 
};
TraceEvent _TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_savevm_send_postcopy_advise",
    .sstate = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_ENABLED,
    .dstate = &_TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_DSTATE 
};
TraceEvent _TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_savevm_send_postcopy_ram_discard",
    .sstate = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_ENABLED,
    .dstate = &_TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_DSTATE 
};
TraceEvent _TRACE_SAVEVM_COMMAND_SEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_command_send",
    .sstate = TRACE_SAVEVM_COMMAND_SEND_ENABLED,
    .dstate = &_TRACE_SAVEVM_COMMAND_SEND_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SECTION_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_section_start",
    .sstate = TRACE_SAVEVM_SECTION_START_ENABLED,
    .dstate = &_TRACE_SAVEVM_SECTION_START_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SECTION_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_section_end",
    .sstate = TRACE_SAVEVM_SECTION_END_ENABLED,
    .dstate = &_TRACE_SAVEVM_SECTION_END_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SECTION_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_section_skip",
    .sstate = TRACE_SAVEVM_SECTION_SKIP_ENABLED,
    .dstate = &_TRACE_SAVEVM_SECTION_SKIP_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_send_open_return_path",
    .sstate = TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_ENABLED,
    .dstate = &_TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SEND_PING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_send_ping",
    .sstate = TRACE_SAVEVM_SEND_PING_ENABLED,
    .dstate = &_TRACE_SAVEVM_SEND_PING_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_send_postcopy_listen",
    .sstate = TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_ENABLED,
    .dstate = &_TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_DSTATE 
};
TraceEvent _TRACE_SAVEVM_SEND_POSTCOPY_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_send_postcopy_run",
    .sstate = TRACE_SAVEVM_SEND_POSTCOPY_RUN_ENABLED,
    .dstate = &_TRACE_SAVEVM_SEND_POSTCOPY_RUN_DSTATE 
};
TraceEvent _TRACE_SAVEVM_STATE_BEGIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_state_begin",
    .sstate = TRACE_SAVEVM_STATE_BEGIN_ENABLED,
    .dstate = &_TRACE_SAVEVM_STATE_BEGIN_DSTATE 
};
TraceEvent _TRACE_SAVEVM_STATE_HEADER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_state_header",
    .sstate = TRACE_SAVEVM_STATE_HEADER_ENABLED,
    .dstate = &_TRACE_SAVEVM_STATE_HEADER_DSTATE 
};
TraceEvent _TRACE_SAVEVM_STATE_ITERATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_state_iterate",
    .sstate = TRACE_SAVEVM_STATE_ITERATE_ENABLED,
    .dstate = &_TRACE_SAVEVM_STATE_ITERATE_DSTATE 
};
TraceEvent _TRACE_SAVEVM_STATE_CLEANUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_state_cleanup",
    .sstate = TRACE_SAVEVM_STATE_CLEANUP_ENABLED,
    .dstate = &_TRACE_SAVEVM_STATE_CLEANUP_DSTATE 
};
TraceEvent _TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "savevm_state_complete_precopy",
    .sstate = TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_ENABLED,
    .dstate = &_TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_DSTATE 
};
TraceEvent _TRACE_VMSTATE_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_save",
    .sstate = TRACE_VMSTATE_SAVE_ENABLED,
    .dstate = &_TRACE_VMSTATE_SAVE_DSTATE 
};
TraceEvent _TRACE_VMSTATE_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_load",
    .sstate = TRACE_VMSTATE_LOAD_ENABLED,
    .dstate = &_TRACE_VMSTATE_LOAD_DSTATE 
};
TraceEvent _TRACE_QEMU_ANNOUNCE_SELF_ITER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_announce_self_iter",
    .sstate = TRACE_QEMU_ANNOUNCE_SELF_ITER_ENABLED,
    .dstate = &_TRACE_QEMU_ANNOUNCE_SELF_ITER_DSTATE 
};
TraceEvent _TRACE_VMSTATE_LOAD_FIELD_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_load_field_error",
    .sstate = TRACE_VMSTATE_LOAD_FIELD_ERROR_ENABLED,
    .dstate = &_TRACE_VMSTATE_LOAD_FIELD_ERROR_DSTATE 
};
TraceEvent _TRACE_VMSTATE_LOAD_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_load_state",
    .sstate = TRACE_VMSTATE_LOAD_STATE_ENABLED,
    .dstate = &_TRACE_VMSTATE_LOAD_STATE_DSTATE 
};
TraceEvent _TRACE_VMSTATE_LOAD_STATE_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_load_state_end",
    .sstate = TRACE_VMSTATE_LOAD_STATE_END_ENABLED,
    .dstate = &_TRACE_VMSTATE_LOAD_STATE_END_DSTATE 
};
TraceEvent _TRACE_VMSTATE_LOAD_STATE_FIELD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_load_state_field",
    .sstate = TRACE_VMSTATE_LOAD_STATE_FIELD_ENABLED,
    .dstate = &_TRACE_VMSTATE_LOAD_STATE_FIELD_DSTATE 
};
TraceEvent _TRACE_VMSTATE_N_ELEMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_n_elems",
    .sstate = TRACE_VMSTATE_N_ELEMS_ENABLED,
    .dstate = &_TRACE_VMSTATE_N_ELEMS_DSTATE 
};
TraceEvent _TRACE_VMSTATE_SUBSECTION_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_subsection_load",
    .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_ENABLED,
    .dstate = &_TRACE_VMSTATE_SUBSECTION_LOAD_DSTATE 
};
TraceEvent _TRACE_VMSTATE_SUBSECTION_LOAD_BAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_subsection_load_bad",
    .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_BAD_ENABLED,
    .dstate = &_TRACE_VMSTATE_SUBSECTION_LOAD_BAD_DSTATE 
};
TraceEvent _TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmstate_subsection_load_good",
    .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_ENABLED,
    .dstate = &_TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_DSTATE 
};
TraceEvent _TRACE_QEMU_FILE_FCLOSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_file_fclose",
    .sstate = TRACE_QEMU_FILE_FCLOSE_ENABLED,
    .dstate = &_TRACE_QEMU_FILE_FCLOSE_DSTATE 
};
TraceEvent _TRACE_GET_QUEUED_PAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "get_queued_page",
    .sstate = TRACE_GET_QUEUED_PAGE_ENABLED,
    .dstate = &_TRACE_GET_QUEUED_PAGE_DSTATE 
};
TraceEvent _TRACE_GET_QUEUED_PAGE_NOT_DIRTY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "get_queued_page_not_dirty",
    .sstate = TRACE_GET_QUEUED_PAGE_NOT_DIRTY_ENABLED,
    .dstate = &_TRACE_GET_QUEUED_PAGE_NOT_DIRTY_DSTATE 
};
TraceEvent _TRACE_MIGRATION_BITMAP_SYNC_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_bitmap_sync_start",
    .sstate = TRACE_MIGRATION_BITMAP_SYNC_START_ENABLED,
    .dstate = &_TRACE_MIGRATION_BITMAP_SYNC_START_DSTATE 
};
TraceEvent _TRACE_MIGRATION_BITMAP_SYNC_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_bitmap_sync_end",
    .sstate = TRACE_MIGRATION_BITMAP_SYNC_END_ENABLED,
    .dstate = &_TRACE_MIGRATION_BITMAP_SYNC_END_DSTATE 
};
TraceEvent _TRACE_MIGRATION_THROTTLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_throttle",
    .sstate = TRACE_MIGRATION_THROTTLE_ENABLED,
    .dstate = &_TRACE_MIGRATION_THROTTLE_DSTATE 
};
TraceEvent _TRACE_RAM_LOAD_POSTCOPY_LOOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ram_load_postcopy_loop",
    .sstate = TRACE_RAM_LOAD_POSTCOPY_LOOP_ENABLED,
    .dstate = &_TRACE_RAM_LOAD_POSTCOPY_LOOP_DSTATE 
};
TraceEvent _TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ram_postcopy_send_discard_bitmap",
    .sstate = TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_ENABLED,
    .dstate = &_TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_DSTATE 
};
TraceEvent _TRACE_RAM_SAVE_QUEUE_PAGES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ram_save_queue_pages",
    .sstate = TRACE_RAM_SAVE_QUEUE_PAGES_ENABLED,
    .dstate = &_TRACE_RAM_SAVE_QUEUE_PAGES_DSTATE 
};
TraceEvent _TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "await_return_path_close_on_source_close",
    .sstate = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_ENABLED,
    .dstate = &_TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_DSTATE 
};
TraceEvent _TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "await_return_path_close_on_source_joining",
    .sstate = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_ENABLED,
    .dstate = &_TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_DSTATE 
};
TraceEvent _TRACE_MIGRATE_SET_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_set_state",
    .sstate = TRACE_MIGRATE_SET_STATE_ENABLED,
    .dstate = &_TRACE_MIGRATE_SET_STATE_DSTATE 
};
TraceEvent _TRACE_MIGRATE_FD_CLEANUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_fd_cleanup",
    .sstate = TRACE_MIGRATE_FD_CLEANUP_ENABLED,
    .dstate = &_TRACE_MIGRATE_FD_CLEANUP_DSTATE 
};
TraceEvent _TRACE_MIGRATE_FD_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_fd_error",
    .sstate = TRACE_MIGRATE_FD_ERROR_ENABLED,
    .dstate = &_TRACE_MIGRATE_FD_ERROR_DSTATE 
};
TraceEvent _TRACE_MIGRATE_FD_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_fd_cancel",
    .sstate = TRACE_MIGRATE_FD_CANCEL_ENABLED,
    .dstate = &_TRACE_MIGRATE_FD_CANCEL_DSTATE 
};
TraceEvent _TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_handle_rp_req_pages",
    .sstate = TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_ENABLED,
    .dstate = &_TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_DSTATE 
};
TraceEvent _TRACE_MIGRATE_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_pending",
    .sstate = TRACE_MIGRATE_PENDING_ENABLED,
    .dstate = &_TRACE_MIGRATE_PENDING_DSTATE 
};
TraceEvent _TRACE_MIGRATE_SEND_RP_MESSAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_send_rp_message",
    .sstate = TRACE_MIGRATE_SEND_RP_MESSAGE_ENABLED,
    .dstate = &_TRACE_MIGRATE_SEND_RP_MESSAGE_DSTATE 
};
TraceEvent _TRACE_MIGRATION_COMPLETION_FILE_ERR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_completion_file_err",
    .sstate = TRACE_MIGRATION_COMPLETION_FILE_ERR_ENABLED,
    .dstate = &_TRACE_MIGRATION_COMPLETION_FILE_ERR_DSTATE 
};
TraceEvent _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_completion_postcopy_end",
    .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_ENABLED,
    .dstate = &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_DSTATE 
};
TraceEvent _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_completion_postcopy_end_after_complete",
    .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_ENABLED,
    .dstate = &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_completion_postcopy_end_before_rp",
    .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_ENABLED,
    .dstate = &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_DSTATE 
};
TraceEvent _TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_completion_postcopy_end_after_rp",
    .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_ENABLED,
    .dstate = &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_DSTATE 
};
TraceEvent _TRACE_MIGRATION_THREAD_AFTER_LOOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_thread_after_loop",
    .sstate = TRACE_MIGRATION_THREAD_AFTER_LOOP_ENABLED,
    .dstate = &_TRACE_MIGRATION_THREAD_AFTER_LOOP_DSTATE 
};
TraceEvent _TRACE_MIGRATION_THREAD_FILE_ERR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_thread_file_err",
    .sstate = TRACE_MIGRATION_THREAD_FILE_ERR_ENABLED,
    .dstate = &_TRACE_MIGRATION_THREAD_FILE_ERR_DSTATE 
};
TraceEvent _TRACE_MIGRATION_THREAD_SETUP_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_thread_setup_complete",
    .sstate = TRACE_MIGRATION_THREAD_SETUP_COMPLETE_ENABLED,
    .dstate = &_TRACE_MIGRATION_THREAD_SETUP_COMPLETE_DSTATE 
};
TraceEvent _TRACE_OPEN_RETURN_PATH_ON_SOURCE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_return_path_on_source",
    .sstate = TRACE_OPEN_RETURN_PATH_ON_SOURCE_ENABLED,
    .dstate = &_TRACE_OPEN_RETURN_PATH_ON_SOURCE_DSTATE 
};
TraceEvent _TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_return_path_on_source_continue",
    .sstate = TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_ENABLED,
    .dstate = &_TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_start",
    .sstate = TRACE_POSTCOPY_START_ENABLED,
    .dstate = &_TRACE_POSTCOPY_START_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_START_SET_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_start_set_run",
    .sstate = TRACE_POSTCOPY_START_SET_RUN_ENABLED,
    .dstate = &_TRACE_POSTCOPY_START_SET_RUN_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_bad_end",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_end",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_END_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_END_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_entry",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_loop_top",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_PONG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_pong",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_PONG_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_PONG_DSTATE 
};
TraceEvent _TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "source_return_path_thread_shut",
    .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_ENABLED,
    .dstate = &_TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_DSTATE 
};
TraceEvent _TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_global_state_post_load",
    .sstate = TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_ENABLED,
    .dstate = &_TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_DSTATE 
};
TraceEvent _TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_global_state_pre_save",
    .sstate = TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_ENABLED,
    .dstate = &_TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_DSTATE 
};
TraceEvent _TRACE_MIGRATION_THREAD_LOW_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_thread_low_pending",
    .sstate = TRACE_MIGRATION_THREAD_LOW_PENDING_ENABLED,
    .dstate = &_TRACE_MIGRATION_THREAD_LOW_PENDING_DSTATE 
};
TraceEvent _TRACE_MIGRATE_STATE_TOO_BIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_state_too_big",
    .sstate = TRACE_MIGRATE_STATE_TOO_BIG_ENABLED,
    .dstate = &_TRACE_MIGRATE_STATE_TOO_BIG_DSTATE 
};
TraceEvent _TRACE_MIGRATE_TRANSFERRED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migrate_transferred",
    .sstate = TRACE_MIGRATE_TRANSFERRED_ENABLED,
    .dstate = &_TRACE_MIGRATE_TRANSFERRED_DSTATE 
};
TraceEvent _TRACE_PROCESS_INCOMING_MIGRATION_CO_END_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "process_incoming_migration_co_end",
    .sstate = TRACE_PROCESS_INCOMING_MIGRATION_CO_END_ENABLED,
    .dstate = &_TRACE_PROCESS_INCOMING_MIGRATION_CO_END_DSTATE 
};
TraceEvent _TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "process_incoming_migration_co_postcopy_end_main",
    .sstate = TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_ENABLED,
    .dstate = &_TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_DSTATE 
};
TraceEvent _TRACE_MIGRATION_SET_INCOMING_CHANNEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_set_incoming_channel",
    .sstate = TRACE_MIGRATION_SET_INCOMING_CHANNEL_ENABLED,
    .dstate = &_TRACE_MIGRATION_SET_INCOMING_CHANNEL_DSTATE 
};
TraceEvent _TRACE_MIGRATION_SET_OUTGOING_CHANNEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_set_outgoing_channel",
    .sstate = TRACE_MIGRATION_SET_OUTGOING_CHANNEL_ENABLED,
    .dstate = &_TRACE_MIGRATION_SET_OUTGOING_CHANNEL_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_accept_incoming_migration",
    .sstate = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_accept_incoming_migration_accepted",
    .sstate = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_accept_pin_state",
    .sstate = TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_accept_pin_verbsc",
    .sstate = TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_block_for_wrid_miss",
    .sstate = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_block_for_wrid_miss_b",
    .sstate = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_cleanup_disconnect",
    .sstate = TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_cleanup_waiting_for_disconnect",
    .sstate = TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_CLOSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_close",
    .sstate = TRACE_QEMU_RDMA_CLOSE_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_CLOSE_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_connect_pin_all_requested",
    .sstate = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_connect_pin_all_outcome",
    .sstate = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_DEST_INIT_TRYING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_dest_init_trying",
    .sstate = TRACE_QEMU_RDMA_DEST_INIT_TRYING_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_DEST_INIT_TRYING_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_DUMP_GID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_dump_gid",
    .sstate = TRACE_QEMU_RDMA_DUMP_GID_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_DUMP_GID_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_exchange_get_response_start",
    .sstate = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_exchange_get_response_none",
    .sstate = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_exchange_send_issue_callback",
    .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_exchange_send_waiting",
    .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_exchange_send_received",
    .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_FILL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_fill",
    .sstate = TRACE_QEMU_RDMA_FILL_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_FILL_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_init_ram_blocks",
    .sstate = TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_POLL_RECV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_poll_recv",
    .sstate = TRACE_QEMU_RDMA_POLL_RECV_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_POLL_RECV_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_POLL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_poll_write",
    .sstate = TRACE_QEMU_RDMA_POLL_WRITE_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_POLL_WRITE_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_POLL_OTHER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_poll_other",
    .sstate = TRACE_QEMU_RDMA_POLL_OTHER_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_POLL_OTHER_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_POST_SEND_CONTROL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_post_send_control",
    .sstate = TRACE_QEMU_RDMA_POST_SEND_CONTROL_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_POST_SEND_CONTROL_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_register_and_get_keys",
    .sstate = TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_compress",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_finished",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_ram_blocks",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_ram_blocks_loop",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_register",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_register_loop",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_register_rkey",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_unregister",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_unregister_loop",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_unregister_success",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_handle_wait",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_start",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_START_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_START_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_stop",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_STOP_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_STOP_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_registration_stop_ram",
    .sstate = TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_resolve_host_trying",
    .sstate = TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_signal_unregister_append",
    .sstate = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_signal_unregister_already",
    .sstate = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_unregister_waiting_inflight",
    .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_unregister_waiting_proc",
    .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_unregister_waiting_send",
    .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_unregister_waiting_complete",
    .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_flush",
    .sstate = TRACE_QEMU_RDMA_WRITE_FLUSH_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_FLUSH_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_block",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_POST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_post",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_POST_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_POST_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_queue_full",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_recvregres",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_sendreg",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_TOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_top",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_TOP_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_TOP_DSTATE 
};
TraceEvent _TRACE_QEMU_RDMA_WRITE_ONE_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_rdma_write_one_zero",
    .sstate = TRACE_QEMU_RDMA_WRITE_ONE_ZERO_ENABLED,
    .dstate = &_TRACE_QEMU_RDMA_WRITE_ONE_ZERO_DSTATE 
};
TraceEvent _TRACE_RDMA_ADD_BLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_add_block",
    .sstate = TRACE_RDMA_ADD_BLOCK_ENABLED,
    .dstate = &_TRACE_RDMA_ADD_BLOCK_DSTATE 
};
TraceEvent _TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_block_notification_handle",
    .sstate = TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_ENABLED,
    .dstate = &_TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_DSTATE 
};
TraceEvent _TRACE_RDMA_DELETE_BLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_delete_block",
    .sstate = TRACE_RDMA_DELETE_BLOCK_ENABLED,
    .dstate = &_TRACE_RDMA_DELETE_BLOCK_DSTATE 
};
TraceEvent _TRACE_RDMA_START_INCOMING_MIGRATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_start_incoming_migration",
    .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_ENABLED,
    .dstate = &_TRACE_RDMA_START_INCOMING_MIGRATION_DSTATE 
};
TraceEvent _TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_start_incoming_migration_after_dest_init",
    .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_ENABLED,
    .dstate = &_TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_DSTATE 
};
TraceEvent _TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_start_incoming_migration_after_rdma_listen",
    .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_ENABLED,
    .dstate = &_TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_DSTATE 
};
TraceEvent _TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_start_outgoing_migration_after_rdma_connect",
    .sstate = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_ENABLED,
    .dstate = &_TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_DSTATE 
};
TraceEvent _TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rdma_start_outgoing_migration_after_rdma_source_init",
    .sstate = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_ENABLED,
    .dstate = &_TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_DISCARD_SEND_FINISH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_discard_send_finish",
    .sstate = TRACE_POSTCOPY_DISCARD_SEND_FINISH_ENABLED,
    .dstate = &_TRACE_POSTCOPY_DISCARD_SEND_FINISH_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_DISCARD_SEND_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_discard_send_range",
    .sstate = TRACE_POSTCOPY_DISCARD_SEND_RANGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_DISCARD_SEND_RANGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_DISCARD_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_discard_range",
    .sstate = TRACE_POSTCOPY_RAM_DISCARD_RANGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_DISCARD_RANGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_CLEANUP_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_cleanup_range",
    .sstate = TRACE_POSTCOPY_CLEANUP_RANGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_CLEANUP_RANGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_INIT_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_init_range",
    .sstate = TRACE_POSTCOPY_INIT_RANGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_INIT_RANGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_NHP_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_nhp_range",
    .sstate = TRACE_POSTCOPY_NHP_RANGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_NHP_RANGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_PLACE_PAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_place_page",
    .sstate = TRACE_POSTCOPY_PLACE_PAGE_ENABLED,
    .dstate = &_TRACE_POSTCOPY_PLACE_PAGE_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_PLACE_PAGE_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_place_page_zero",
    .sstate = TRACE_POSTCOPY_PLACE_PAGE_ZERO_ENABLED,
    .dstate = &_TRACE_POSTCOPY_PLACE_PAGE_ZERO_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_enable_notify",
    .sstate = TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_fault_thread_entry",
    .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_fault_thread_exit",
    .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_fault_thread_quit",
    .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_fault_thread_request",
    .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_incoming_cleanup_closeuf",
    .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_incoming_cleanup_entry",
    .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_incoming_cleanup_exit",
    .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_DSTATE 
};
TraceEvent _TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "postcopy_ram_incoming_cleanup_join",
    .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_ENABLED,
    .dstate = &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_DSTATE 
};
TraceEvent _TRACE_MIGRATION_EXEC_OUTGOING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_exec_outgoing",
    .sstate = TRACE_MIGRATION_EXEC_OUTGOING_ENABLED,
    .dstate = &_TRACE_MIGRATION_EXEC_OUTGOING_DSTATE 
};
TraceEvent _TRACE_MIGRATION_EXEC_INCOMING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_exec_incoming",
    .sstate = TRACE_MIGRATION_EXEC_INCOMING_ENABLED,
    .dstate = &_TRACE_MIGRATION_EXEC_INCOMING_DSTATE 
};
TraceEvent _TRACE_MIGRATION_FD_OUTGOING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_fd_outgoing",
    .sstate = TRACE_MIGRATION_FD_OUTGOING_ENABLED,
    .dstate = &_TRACE_MIGRATION_FD_OUTGOING_DSTATE 
};
TraceEvent _TRACE_MIGRATION_FD_INCOMING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_fd_incoming",
    .sstate = TRACE_MIGRATION_FD_INCOMING_ENABLED,
    .dstate = &_TRACE_MIGRATION_FD_INCOMING_DSTATE 
};
TraceEvent _TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_socket_incoming_accepted",
    .sstate = TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_ENABLED,
    .dstate = &_TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_DSTATE 
};
TraceEvent _TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_socket_outgoing_connected",
    .sstate = TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_ENABLED,
    .dstate = &_TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_DSTATE 
};
TraceEvent _TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_socket_outgoing_error",
    .sstate = TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_ENABLED,
    .dstate = &_TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_outgoing_handshake_start",
    .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_outgoing_handshake_error",
    .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_outgoing_handshake_complete",
    .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_incoming_handshake_start",
    .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_incoming_handshake_error",
    .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_DSTATE 
};
TraceEvent _TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "migration_tls_incoming_handshake_complete",
    .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_ENABLED,
    .dstate = &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_DSTATE 
};
TraceEvent _TRACE_COLO_VM_STATE_CHANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_vm_state_change",
    .sstate = TRACE_COLO_VM_STATE_CHANGE_ENABLED,
    .dstate = &_TRACE_COLO_VM_STATE_CHANGE_DSTATE 
};
TraceEvent _TRACE_COLO_SEND_MESSAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_send_message",
    .sstate = TRACE_COLO_SEND_MESSAGE_ENABLED,
    .dstate = &_TRACE_COLO_SEND_MESSAGE_DSTATE 
};
TraceEvent _TRACE_COLO_RECEIVE_MESSAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_receive_message",
    .sstate = TRACE_COLO_RECEIVE_MESSAGE_ENABLED,
    .dstate = &_TRACE_COLO_RECEIVE_MESSAGE_DSTATE 
};
TraceEvent _TRACE_COLO_FAILOVER_SET_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_failover_set_state",
    .sstate = TRACE_COLO_FAILOVER_SET_STATE_ENABLED,
    .dstate = &_TRACE_COLO_FAILOVER_SET_STATE_DSTATE 
};
TraceEvent _TRACE_BDRV_OPEN_COMMON_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_open_common",
    .sstate = TRACE_BDRV_OPEN_COMMON_ENABLED,
    .dstate = &_TRACE_BDRV_OPEN_COMMON_DSTATE 
};
TraceEvent _TRACE_BDRV_LOCK_MEDIUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_lock_medium",
    .sstate = TRACE_BDRV_LOCK_MEDIUM_ENABLED,
    .dstate = &_TRACE_BDRV_LOCK_MEDIUM_DSTATE 
};
TraceEvent _TRACE_BLK_CO_PREADV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "blk_co_preadv",
    .sstate = TRACE_BLK_CO_PREADV_ENABLED,
    .dstate = &_TRACE_BLK_CO_PREADV_DSTATE 
};
TraceEvent _TRACE_BLK_CO_PWRITEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "blk_co_pwritev",
    .sstate = TRACE_BLK_CO_PWRITEV_ENABLED,
    .dstate = &_TRACE_BLK_CO_PWRITEV_DSTATE 
};
TraceEvent _TRACE_BDRV_AIO_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_aio_flush",
    .sstate = TRACE_BDRV_AIO_FLUSH_ENABLED,
    .dstate = &_TRACE_BDRV_AIO_FLUSH_DSTATE 
};
TraceEvent _TRACE_BDRV_AIO_READV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_aio_readv",
    .sstate = TRACE_BDRV_AIO_READV_ENABLED,
    .dstate = &_TRACE_BDRV_AIO_READV_DSTATE 
};
TraceEvent _TRACE_BDRV_AIO_WRITEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_aio_writev",
    .sstate = TRACE_BDRV_AIO_WRITEV_ENABLED,
    .dstate = &_TRACE_BDRV_AIO_WRITEV_DSTATE 
};
TraceEvent _TRACE_BDRV_CO_READV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_co_readv",
    .sstate = TRACE_BDRV_CO_READV_ENABLED,
    .dstate = &_TRACE_BDRV_CO_READV_DSTATE 
};
TraceEvent _TRACE_BDRV_CO_WRITEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_co_writev",
    .sstate = TRACE_BDRV_CO_WRITEV_ENABLED,
    .dstate = &_TRACE_BDRV_CO_WRITEV_DSTATE 
};
TraceEvent _TRACE_BDRV_CO_PWRITE_ZEROES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_co_pwrite_zeroes",
    .sstate = TRACE_BDRV_CO_PWRITE_ZEROES_ENABLED,
    .dstate = &_TRACE_BDRV_CO_PWRITE_ZEROES_DSTATE 
};
TraceEvent _TRACE_BDRV_CO_DO_COPY_ON_READV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "bdrv_co_do_copy_on_readv",
    .sstate = TRACE_BDRV_CO_DO_COPY_ON_READV_ENABLED,
    .dstate = &_TRACE_BDRV_CO_DO_COPY_ON_READV_DSTATE 
};
TraceEvent _TRACE_STREAM_ONE_ITERATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "stream_one_iteration",
    .sstate = TRACE_STREAM_ONE_ITERATION_ENABLED,
    .dstate = &_TRACE_STREAM_ONE_ITERATION_DSTATE 
};
TraceEvent _TRACE_STREAM_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "stream_start",
    .sstate = TRACE_STREAM_START_ENABLED,
    .dstate = &_TRACE_STREAM_START_DSTATE 
};
TraceEvent _TRACE_COMMIT_ONE_ITERATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "commit_one_iteration",
    .sstate = TRACE_COMMIT_ONE_ITERATION_ENABLED,
    .dstate = &_TRACE_COMMIT_ONE_ITERATION_DSTATE 
};
TraceEvent _TRACE_COMMIT_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "commit_start",
    .sstate = TRACE_COMMIT_START_ENABLED,
    .dstate = &_TRACE_COMMIT_START_DSTATE 
};
TraceEvent _TRACE_MIRROR_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_start",
    .sstate = TRACE_MIRROR_START_ENABLED,
    .dstate = &_TRACE_MIRROR_START_DSTATE 
};
TraceEvent _TRACE_MIRROR_RESTART_ITER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_restart_iter",
    .sstate = TRACE_MIRROR_RESTART_ITER_ENABLED,
    .dstate = &_TRACE_MIRROR_RESTART_ITER_DSTATE 
};
TraceEvent _TRACE_MIRROR_BEFORE_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_before_flush",
    .sstate = TRACE_MIRROR_BEFORE_FLUSH_ENABLED,
    .dstate = &_TRACE_MIRROR_BEFORE_FLUSH_DSTATE 
};
TraceEvent _TRACE_MIRROR_BEFORE_DRAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_before_drain",
    .sstate = TRACE_MIRROR_BEFORE_DRAIN_ENABLED,
    .dstate = &_TRACE_MIRROR_BEFORE_DRAIN_DSTATE 
};
TraceEvent _TRACE_MIRROR_BEFORE_SLEEP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_before_sleep",
    .sstate = TRACE_MIRROR_BEFORE_SLEEP_ENABLED,
    .dstate = &_TRACE_MIRROR_BEFORE_SLEEP_DSTATE 
};
TraceEvent _TRACE_MIRROR_ONE_ITERATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_one_iteration",
    .sstate = TRACE_MIRROR_ONE_ITERATION_ENABLED,
    .dstate = &_TRACE_MIRROR_ONE_ITERATION_DSTATE 
};
TraceEvent _TRACE_MIRROR_ITERATION_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_iteration_done",
    .sstate = TRACE_MIRROR_ITERATION_DONE_ENABLED,
    .dstate = &_TRACE_MIRROR_ITERATION_DONE_DSTATE 
};
TraceEvent _TRACE_MIRROR_YIELD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_yield",
    .sstate = TRACE_MIRROR_YIELD_ENABLED,
    .dstate = &_TRACE_MIRROR_YIELD_DSTATE 
};
TraceEvent _TRACE_MIRROR_YIELD_IN_FLIGHT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_yield_in_flight",
    .sstate = TRACE_MIRROR_YIELD_IN_FLIGHT_ENABLED,
    .dstate = &_TRACE_MIRROR_YIELD_IN_FLIGHT_DSTATE 
};
TraceEvent _TRACE_MIRROR_YIELD_BUF_BUSY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_yield_buf_busy",
    .sstate = TRACE_MIRROR_YIELD_BUF_BUSY_ENABLED,
    .dstate = &_TRACE_MIRROR_YIELD_BUF_BUSY_DSTATE 
};
TraceEvent _TRACE_MIRROR_BREAK_BUF_BUSY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mirror_break_buf_busy",
    .sstate = TRACE_MIRROR_BREAK_BUF_BUSY_ENABLED,
    .dstate = &_TRACE_MIRROR_BREAK_BUF_BUSY_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_ENTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_enter",
    .sstate = TRACE_BACKUP_DO_COW_ENTER_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_ENTER_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_return",
    .sstate = TRACE_BACKUP_DO_COW_RETURN_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_RETURN_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_skip",
    .sstate = TRACE_BACKUP_DO_COW_SKIP_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_SKIP_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_PROCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_process",
    .sstate = TRACE_BACKUP_DO_COW_PROCESS_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_PROCESS_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_READ_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_read_fail",
    .sstate = TRACE_BACKUP_DO_COW_READ_FAIL_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_READ_FAIL_DSTATE 
};
TraceEvent _TRACE_BACKUP_DO_COW_WRITE_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "backup_do_cow_write_fail",
    .sstate = TRACE_BACKUP_DO_COW_WRITE_FAIL_ENABLED,
    .dstate = &_TRACE_BACKUP_DO_COW_WRITE_FAIL_DSTATE 
};
TraceEvent _TRACE_QMP_BLOCK_JOB_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qmp_block_job_cancel",
    .sstate = TRACE_QMP_BLOCK_JOB_CANCEL_ENABLED,
    .dstate = &_TRACE_QMP_BLOCK_JOB_CANCEL_DSTATE 
};
TraceEvent _TRACE_QMP_BLOCK_JOB_PAUSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qmp_block_job_pause",
    .sstate = TRACE_QMP_BLOCK_JOB_PAUSE_ENABLED,
    .dstate = &_TRACE_QMP_BLOCK_JOB_PAUSE_DSTATE 
};
TraceEvent _TRACE_QMP_BLOCK_JOB_RESUME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qmp_block_job_resume",
    .sstate = TRACE_QMP_BLOCK_JOB_RESUME_ENABLED,
    .dstate = &_TRACE_QMP_BLOCK_JOB_RESUME_DSTATE 
};
TraceEvent _TRACE_QMP_BLOCK_JOB_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qmp_block_job_complete",
    .sstate = TRACE_QMP_BLOCK_JOB_COMPLETE_ENABLED,
    .dstate = &_TRACE_QMP_BLOCK_JOB_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QMP_BLOCK_STREAM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qmp_block_stream",
    .sstate = TRACE_QMP_BLOCK_STREAM_ENABLED,
    .dstate = &_TRACE_QMP_BLOCK_STREAM_DSTATE 
};
TraceEvent _TRACE_PAIO_SUBMIT_CO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "paio_submit_co",
    .sstate = TRACE_PAIO_SUBMIT_CO_ENABLED,
    .dstate = &_TRACE_PAIO_SUBMIT_CO_DSTATE 
};
TraceEvent _TRACE_PAIO_SUBMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "paio_submit",
    .sstate = TRACE_PAIO_SUBMIT_ENABLED,
    .dstate = &_TRACE_PAIO_SUBMIT_DSTATE 
};
TraceEvent _TRACE_QCOW2_WRITEV_START_REQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_writev_start_req",
    .sstate = TRACE_QCOW2_WRITEV_START_REQ_ENABLED,
    .dstate = &_TRACE_QCOW2_WRITEV_START_REQ_DSTATE 
};
TraceEvent _TRACE_QCOW2_WRITEV_DONE_REQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_writev_done_req",
    .sstate = TRACE_QCOW2_WRITEV_DONE_REQ_ENABLED,
    .dstate = &_TRACE_QCOW2_WRITEV_DONE_REQ_DSTATE 
};
TraceEvent _TRACE_QCOW2_WRITEV_START_PART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_writev_start_part",
    .sstate = TRACE_QCOW2_WRITEV_START_PART_ENABLED,
    .dstate = &_TRACE_QCOW2_WRITEV_START_PART_DSTATE 
};
TraceEvent _TRACE_QCOW2_WRITEV_DONE_PART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_writev_done_part",
    .sstate = TRACE_QCOW2_WRITEV_DONE_PART_ENABLED,
    .dstate = &_TRACE_QCOW2_WRITEV_DONE_PART_DSTATE 
};
TraceEvent _TRACE_QCOW2_WRITEV_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_writev_data",
    .sstate = TRACE_QCOW2_WRITEV_DATA_ENABLED,
    .dstate = &_TRACE_QCOW2_WRITEV_DATA_DSTATE 
};
TraceEvent _TRACE_QCOW2_PWRITE_ZEROES_START_REQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_pwrite_zeroes_start_req",
    .sstate = TRACE_QCOW2_PWRITE_ZEROES_START_REQ_ENABLED,
    .dstate = &_TRACE_QCOW2_PWRITE_ZEROES_START_REQ_DSTATE 
};
TraceEvent _TRACE_QCOW2_PWRITE_ZEROES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_pwrite_zeroes",
    .sstate = TRACE_QCOW2_PWRITE_ZEROES_ENABLED,
    .dstate = &_TRACE_QCOW2_PWRITE_ZEROES_DSTATE 
};
TraceEvent _TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_alloc_clusters_offset",
    .sstate = TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_ENABLED,
    .dstate = &_TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_DSTATE 
};
TraceEvent _TRACE_QCOW2_HANDLE_COPIED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_handle_copied",
    .sstate = TRACE_QCOW2_HANDLE_COPIED_ENABLED,
    .dstate = &_TRACE_QCOW2_HANDLE_COPIED_DSTATE 
};
TraceEvent _TRACE_QCOW2_HANDLE_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_handle_alloc",
    .sstate = TRACE_QCOW2_HANDLE_ALLOC_ENABLED,
    .dstate = &_TRACE_QCOW2_HANDLE_ALLOC_DSTATE 
};
TraceEvent _TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_do_alloc_clusters_offset",
    .sstate = TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_ENABLED,
    .dstate = &_TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_DSTATE 
};
TraceEvent _TRACE_QCOW2_CLUSTER_ALLOC_PHYS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cluster_alloc_phys",
    .sstate = TRACE_QCOW2_CLUSTER_ALLOC_PHYS_ENABLED,
    .dstate = &_TRACE_QCOW2_CLUSTER_ALLOC_PHYS_DSTATE 
};
TraceEvent _TRACE_QCOW2_CLUSTER_LINK_L2_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cluster_link_l2",
    .sstate = TRACE_QCOW2_CLUSTER_LINK_L2_ENABLED,
    .dstate = &_TRACE_QCOW2_CLUSTER_LINK_L2_DSTATE 
};
TraceEvent _TRACE_QCOW2_L2_ALLOCATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_l2_allocate",
    .sstate = TRACE_QCOW2_L2_ALLOCATE_ENABLED,
    .dstate = &_TRACE_QCOW2_L2_ALLOCATE_DSTATE 
};
TraceEvent _TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_l2_allocate_get_empty",
    .sstate = TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_ENABLED,
    .dstate = &_TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_DSTATE 
};
TraceEvent _TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_l2_allocate_write_l2",
    .sstate = TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_ENABLED,
    .dstate = &_TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_DSTATE 
};
TraceEvent _TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_l2_allocate_write_l1",
    .sstate = TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_ENABLED,
    .dstate = &_TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_DSTATE 
};
TraceEvent _TRACE_QCOW2_L2_ALLOCATE_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_l2_allocate_done",
    .sstate = TRACE_QCOW2_L2_ALLOCATE_DONE_ENABLED,
    .dstate = &_TRACE_QCOW2_L2_ALLOCATE_DONE_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_get",
    .sstate = TRACE_QCOW2_CACHE_GET_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_GET_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_get_replace_entry",
    .sstate = TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_GET_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_get_read",
    .sstate = TRACE_QCOW2_CACHE_GET_READ_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_GET_READ_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_GET_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_get_done",
    .sstate = TRACE_QCOW2_CACHE_GET_DONE_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_GET_DONE_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_flush",
    .sstate = TRACE_QCOW2_CACHE_FLUSH_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_FLUSH_DSTATE 
};
TraceEvent _TRACE_QCOW2_CACHE_ENTRY_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qcow2_cache_entry_flush",
    .sstate = TRACE_QCOW2_CACHE_ENTRY_FLUSH_ENABLED,
    .dstate = &_TRACE_QCOW2_CACHE_ENTRY_FLUSH_DSTATE 
};
TraceEvent _TRACE_QED_ALLOC_L2_CACHE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_alloc_l2_cache_entry",
    .sstate = TRACE_QED_ALLOC_L2_CACHE_ENTRY_ENABLED,
    .dstate = &_TRACE_QED_ALLOC_L2_CACHE_ENTRY_DSTATE 
};
TraceEvent _TRACE_QED_UNREF_L2_CACHE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_unref_l2_cache_entry",
    .sstate = TRACE_QED_UNREF_L2_CACHE_ENTRY_ENABLED,
    .dstate = &_TRACE_QED_UNREF_L2_CACHE_ENTRY_DSTATE 
};
TraceEvent _TRACE_QED_FIND_L2_CACHE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_find_l2_cache_entry",
    .sstate = TRACE_QED_FIND_L2_CACHE_ENTRY_ENABLED,
    .dstate = &_TRACE_QED_FIND_L2_CACHE_ENTRY_DSTATE 
};
TraceEvent _TRACE_QED_READ_TABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_read_table",
    .sstate = TRACE_QED_READ_TABLE_ENABLED,
    .dstate = &_TRACE_QED_READ_TABLE_DSTATE 
};
TraceEvent _TRACE_QED_READ_TABLE_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_read_table_cb",
    .sstate = TRACE_QED_READ_TABLE_CB_ENABLED,
    .dstate = &_TRACE_QED_READ_TABLE_CB_DSTATE 
};
TraceEvent _TRACE_QED_WRITE_TABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_write_table",
    .sstate = TRACE_QED_WRITE_TABLE_ENABLED,
    .dstate = &_TRACE_QED_WRITE_TABLE_DSTATE 
};
TraceEvent _TRACE_QED_WRITE_TABLE_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_write_table_cb",
    .sstate = TRACE_QED_WRITE_TABLE_CB_ENABLED,
    .dstate = &_TRACE_QED_WRITE_TABLE_CB_DSTATE 
};
TraceEvent _TRACE_QED_NEED_CHECK_TIMER_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_need_check_timer_cb",
    .sstate = TRACE_QED_NEED_CHECK_TIMER_CB_ENABLED,
    .dstate = &_TRACE_QED_NEED_CHECK_TIMER_CB_DSTATE 
};
TraceEvent _TRACE_QED_START_NEED_CHECK_TIMER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_start_need_check_timer",
    .sstate = TRACE_QED_START_NEED_CHECK_TIMER_ENABLED,
    .dstate = &_TRACE_QED_START_NEED_CHECK_TIMER_DSTATE 
};
TraceEvent _TRACE_QED_CANCEL_NEED_CHECK_TIMER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_cancel_need_check_timer",
    .sstate = TRACE_QED_CANCEL_NEED_CHECK_TIMER_ENABLED,
    .dstate = &_TRACE_QED_CANCEL_NEED_CHECK_TIMER_DSTATE 
};
TraceEvent _TRACE_QED_AIO_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_complete",
    .sstate = TRACE_QED_AIO_COMPLETE_ENABLED,
    .dstate = &_TRACE_QED_AIO_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QED_AIO_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_setup",
    .sstate = TRACE_QED_AIO_SETUP_ENABLED,
    .dstate = &_TRACE_QED_AIO_SETUP_DSTATE 
};
TraceEvent _TRACE_QED_AIO_NEXT_IO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_next_io",
    .sstate = TRACE_QED_AIO_NEXT_IO_ENABLED,
    .dstate = &_TRACE_QED_AIO_NEXT_IO_DSTATE 
};
TraceEvent _TRACE_QED_AIO_READ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_read_data",
    .sstate = TRACE_QED_AIO_READ_DATA_ENABLED,
    .dstate = &_TRACE_QED_AIO_READ_DATA_DSTATE 
};
TraceEvent _TRACE_QED_AIO_WRITE_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_write_data",
    .sstate = TRACE_QED_AIO_WRITE_DATA_ENABLED,
    .dstate = &_TRACE_QED_AIO_WRITE_DATA_DSTATE 
};
TraceEvent _TRACE_QED_AIO_WRITE_PREFILL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_write_prefill",
    .sstate = TRACE_QED_AIO_WRITE_PREFILL_ENABLED,
    .dstate = &_TRACE_QED_AIO_WRITE_PREFILL_DSTATE 
};
TraceEvent _TRACE_QED_AIO_WRITE_POSTFILL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_write_postfill",
    .sstate = TRACE_QED_AIO_WRITE_POSTFILL_ENABLED,
    .dstate = &_TRACE_QED_AIO_WRITE_POSTFILL_DSTATE 
};
TraceEvent _TRACE_QED_AIO_WRITE_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qed_aio_write_main",
    .sstate = TRACE_QED_AIO_WRITE_MAIN_ENABLED,
    .dstate = &_TRACE_QED_AIO_WRITE_MAIN_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_REQ_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_req_complete",
    .sstate = TRACE_VIRTIO_BLK_REQ_COMPLETE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_REQ_COMPLETE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_RW_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_rw_complete",
    .sstate = TRACE_VIRTIO_BLK_RW_COMPLETE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_RW_COMPLETE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_HANDLE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_handle_write",
    .sstate = TRACE_VIRTIO_BLK_HANDLE_WRITE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_HANDLE_WRITE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_HANDLE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_handle_read",
    .sstate = TRACE_VIRTIO_BLK_HANDLE_READ_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_HANDLE_READ_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_submit_multireq",
    .sstate = TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_DATA_PLANE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_data_plane_start",
    .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_START_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_DATA_PLANE_START_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_DATA_PLANE_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_data_plane_stop",
    .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_STOP_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_DATA_PLANE_STOP_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_data_plane_process_request",
    .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_DSTATE 
};
TraceEvent _TRACE_HD_GEOMETRY_LCHS_GUESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hd_geometry_lchs_guess",
    .sstate = TRACE_HD_GEOMETRY_LCHS_GUESS_ENABLED,
    .dstate = &_TRACE_HD_GEOMETRY_LCHS_GUESS_DSTATE 
};
TraceEvent _TRACE_HD_GEOMETRY_GUESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hd_geometry_guess",
    .sstate = TRACE_HD_GEOMETRY_GUESS_ENABLED,
    .dstate = &_TRACE_HD_GEOMETRY_GUESS_DSTATE 
};
TraceEvent _TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_serial_send_control_event",
    .sstate = TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_ENABLED,
    .dstate = &_TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_SERIAL_THROTTLE_PORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_serial_throttle_port",
    .sstate = TRACE_VIRTIO_SERIAL_THROTTLE_PORT_ENABLED,
    .dstate = &_TRACE_VIRTIO_SERIAL_THROTTLE_PORT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_serial_handle_control_message",
    .sstate = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_ENABLED,
    .dstate = &_TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_serial_handle_control_message_port",
    .sstate = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_ENABLED,
    .dstate = &_TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CONSOLE_FLUSH_BUF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_console_flush_buf",
    .sstate = TRACE_VIRTIO_CONSOLE_FLUSH_BUF_ENABLED,
    .dstate = &_TRACE_VIRTIO_CONSOLE_FLUSH_BUF_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CONSOLE_CHR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_console_chr_read",
    .sstate = TRACE_VIRTIO_CONSOLE_CHR_READ_ENABLED,
    .dstate = &_TRACE_VIRTIO_CONSOLE_CHR_READ_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CONSOLE_CHR_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_console_chr_event",
    .sstate = TRACE_VIRTIO_CONSOLE_CHR_EVENT_ENABLED,
    .dstate = &_TRACE_VIRTIO_CONSOLE_CHR_EVENT_DSTATE 
};
TraceEvent _TRACE_GRLIB_APBUART_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_apbuart_event",
    .sstate = TRACE_GRLIB_APBUART_EVENT_ENABLED,
    .dstate = &_TRACE_GRLIB_APBUART_EVENT_DSTATE 
};
TraceEvent _TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_apbuart_writel_unknown",
    .sstate = TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_ENABLED,
    .dstate = &_TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_GRLIB_APBUART_READL_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_apbuart_readl_unknown",
    .sstate = TRACE_GRLIB_APBUART_READL_UNKNOWN_ENABLED,
    .dstate = &_TRACE_GRLIB_APBUART_READL_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_LM32_JUART_GET_JTX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_juart_get_jtx",
    .sstate = TRACE_LM32_JUART_GET_JTX_ENABLED,
    .dstate = &_TRACE_LM32_JUART_GET_JTX_DSTATE 
};
TraceEvent _TRACE_LM32_JUART_SET_JTX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_juart_set_jtx",
    .sstate = TRACE_LM32_JUART_SET_JTX_ENABLED,
    .dstate = &_TRACE_LM32_JUART_SET_JTX_DSTATE 
};
TraceEvent _TRACE_LM32_JUART_GET_JRX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_juart_get_jrx",
    .sstate = TRACE_LM32_JUART_GET_JRX_ENABLED,
    .dstate = &_TRACE_LM32_JUART_GET_JRX_DSTATE 
};
TraceEvent _TRACE_LM32_JUART_SET_JRX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_juart_set_jrx",
    .sstate = TRACE_LM32_JUART_SET_JRX_ENABLED,
    .dstate = &_TRACE_LM32_JUART_SET_JRX_DSTATE 
};
TraceEvent _TRACE_LM32_UART_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_uart_memory_write",
    .sstate = TRACE_LM32_UART_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_LM32_UART_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_LM32_UART_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_uart_memory_read",
    .sstate = TRACE_LM32_UART_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_LM32_UART_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_LM32_UART_IRQ_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_uart_irq_state",
    .sstate = TRACE_LM32_UART_IRQ_STATE_ENABLED,
    .dstate = &_TRACE_LM32_UART_IRQ_STATE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_UART_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_uart_memory_read",
    .sstate = TRACE_MILKYMIST_UART_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_UART_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_UART_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_uart_memory_write",
    .sstate = TRACE_MILKYMIST_UART_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_UART_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_UART_RAISE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_uart_raise_irq",
    .sstate = TRACE_MILKYMIST_UART_RAISE_IRQ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_UART_RAISE_IRQ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_UART_LOWER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_uart_lower_irq",
    .sstate = TRACE_MILKYMIST_UART_LOWER_IRQ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_UART_LOWER_IRQ_DSTATE 
};
TraceEvent _TRACE_ESCC_PUT_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_put_queue",
    .sstate = TRACE_ESCC_PUT_QUEUE_ENABLED,
    .dstate = &_TRACE_ESCC_PUT_QUEUE_DSTATE 
};
TraceEvent _TRACE_ESCC_GET_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_get_queue",
    .sstate = TRACE_ESCC_GET_QUEUE_ENABLED,
    .dstate = &_TRACE_ESCC_GET_QUEUE_DSTATE 
};
TraceEvent _TRACE_ESCC_UPDATE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_update_irq",
    .sstate = TRACE_ESCC_UPDATE_IRQ_ENABLED,
    .dstate = &_TRACE_ESCC_UPDATE_IRQ_DSTATE 
};
TraceEvent _TRACE_ESCC_UPDATE_PARAMETERS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_update_parameters",
    .sstate = TRACE_ESCC_UPDATE_PARAMETERS_ENABLED,
    .dstate = &_TRACE_ESCC_UPDATE_PARAMETERS_DSTATE 
};
TraceEvent _TRACE_ESCC_MEM_WRITEB_CTRL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_mem_writeb_ctrl",
    .sstate = TRACE_ESCC_MEM_WRITEB_CTRL_ENABLED,
    .dstate = &_TRACE_ESCC_MEM_WRITEB_CTRL_DSTATE 
};
TraceEvent _TRACE_ESCC_MEM_WRITEB_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_mem_writeb_data",
    .sstate = TRACE_ESCC_MEM_WRITEB_DATA_ENABLED,
    .dstate = &_TRACE_ESCC_MEM_WRITEB_DATA_DSTATE 
};
TraceEvent _TRACE_ESCC_MEM_READB_CTRL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_mem_readb_ctrl",
    .sstate = TRACE_ESCC_MEM_READB_CTRL_ENABLED,
    .dstate = &_TRACE_ESCC_MEM_READB_CTRL_DSTATE 
};
TraceEvent _TRACE_ESCC_MEM_READB_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_mem_readb_data",
    .sstate = TRACE_ESCC_MEM_READB_DATA_ENABLED,
    .dstate = &_TRACE_ESCC_MEM_READB_DATA_DSTATE 
};
TraceEvent _TRACE_ESCC_SERIAL_RECEIVE_BYTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_serial_receive_byte",
    .sstate = TRACE_ESCC_SERIAL_RECEIVE_BYTE_ENABLED,
    .dstate = &_TRACE_ESCC_SERIAL_RECEIVE_BYTE_DSTATE 
};
TraceEvent _TRACE_ESCC_SUNKBD_EVENT_IN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_sunkbd_event_in",
    .sstate = TRACE_ESCC_SUNKBD_EVENT_IN_ENABLED,
    .dstate = &_TRACE_ESCC_SUNKBD_EVENT_IN_DSTATE 
};
TraceEvent _TRACE_ESCC_SUNKBD_EVENT_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_sunkbd_event_out",
    .sstate = TRACE_ESCC_SUNKBD_EVENT_OUT_ENABLED,
    .dstate = &_TRACE_ESCC_SUNKBD_EVENT_OUT_DSTATE 
};
TraceEvent _TRACE_ESCC_KBD_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_kbd_command",
    .sstate = TRACE_ESCC_KBD_COMMAND_ENABLED,
    .dstate = &_TRACE_ESCC_KBD_COMMAND_DSTATE 
};
TraceEvent _TRACE_ESCC_SUNMOUSE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "escc_sunmouse_event",
    .sstate = TRACE_ESCC_SUNMOUSE_EVENT_ENABLED,
    .dstate = &_TRACE_ESCC_SUNMOUSE_EVENT_DSTATE 
};
TraceEvent _TRACE_PL011_IRQ_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_irq_state",
    .sstate = TRACE_PL011_IRQ_STATE_ENABLED,
    .dstate = &_TRACE_PL011_IRQ_STATE_DSTATE 
};
TraceEvent _TRACE_PL011_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_read",
    .sstate = TRACE_PL011_READ_ENABLED,
    .dstate = &_TRACE_PL011_READ_DSTATE 
};
TraceEvent _TRACE_PL011_READ_FIFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_read_fifo",
    .sstate = TRACE_PL011_READ_FIFO_ENABLED,
    .dstate = &_TRACE_PL011_READ_FIFO_DSTATE 
};
TraceEvent _TRACE_PL011_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_write",
    .sstate = TRACE_PL011_WRITE_ENABLED,
    .dstate = &_TRACE_PL011_WRITE_DSTATE 
};
TraceEvent _TRACE_PL011_CAN_RECEIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_can_receive",
    .sstate = TRACE_PL011_CAN_RECEIVE_ENABLED,
    .dstate = &_TRACE_PL011_CAN_RECEIVE_DSTATE 
};
TraceEvent _TRACE_PL011_PUT_FIFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_put_fifo",
    .sstate = TRACE_PL011_PUT_FIFO_ENABLED,
    .dstate = &_TRACE_PL011_PUT_FIFO_DSTATE 
};
TraceEvent _TRACE_PL011_PUT_FIFO_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pl011_put_fifo_full",
    .sstate = TRACE_PL011_PUT_FIFO_FULL_ENABLED,
    .dstate = &_TRACE_PL011_PUT_FIFO_FULL_DSTATE 
};
TraceEvent _TRACE_CPU_SET_APIC_BASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_set_apic_base",
    .sstate = TRACE_CPU_SET_APIC_BASE_ENABLED,
    .dstate = &_TRACE_CPU_SET_APIC_BASE_DSTATE 
};
TraceEvent _TRACE_CPU_GET_APIC_BASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_get_apic_base",
    .sstate = TRACE_CPU_GET_APIC_BASE_ENABLED,
    .dstate = &_TRACE_CPU_GET_APIC_BASE_DSTATE 
};
TraceEvent _TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_report_irq_delivered",
    .sstate = TRACE_APIC_REPORT_IRQ_DELIVERED_ENABLED,
    .dstate = &_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE 
};
TraceEvent _TRACE_APIC_RESET_IRQ_DELIVERED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_reset_irq_delivered",
    .sstate = TRACE_APIC_RESET_IRQ_DELIVERED_ENABLED,
    .dstate = &_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE 
};
TraceEvent _TRACE_APIC_GET_IRQ_DELIVERED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_get_irq_delivered",
    .sstate = TRACE_APIC_GET_IRQ_DELIVERED_ENABLED,
    .dstate = &_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE 
};
TraceEvent _TRACE_APIC_LOCAL_DELIVER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_local_deliver",
    .sstate = TRACE_APIC_LOCAL_DELIVER_ENABLED,
    .dstate = &_TRACE_APIC_LOCAL_DELIVER_DSTATE 
};
TraceEvent _TRACE_APIC_DELIVER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_deliver_irq",
    .sstate = TRACE_APIC_DELIVER_IRQ_ENABLED,
    .dstate = &_TRACE_APIC_DELIVER_IRQ_DSTATE 
};
TraceEvent _TRACE_APIC_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_mem_readl",
    .sstate = TRACE_APIC_MEM_READL_ENABLED,
    .dstate = &_TRACE_APIC_MEM_READL_DSTATE 
};
TraceEvent _TRACE_APIC_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apic_mem_writel",
    .sstate = TRACE_APIC_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_APIC_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTL_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctl_mem_readl",
    .sstate = TRACE_SLAVIO_INTCTL_MEM_READL_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctl_mem_writel",
    .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctl_mem_writel_clear",
    .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctl_mem_writel_set",
    .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctlm_mem_readl",
    .sstate = TRACE_SLAVIO_INTCTLM_MEM_READL_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctlm_mem_writel",
    .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctlm_mem_writel_enable",
    .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctlm_mem_writel_disable",
    .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE 
};
TraceEvent _TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_intctlm_mem_writel_target",
    .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_ENABLED,
    .dstate = &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE 
};
TraceEvent _TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_check_interrupts",
    .sstate = TRACE_SLAVIO_CHECK_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_SLAVIO_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_set_irq",
    .sstate = TRACE_SLAVIO_SET_IRQ_ENABLED,
    .dstate = &_TRACE_SLAVIO_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_set_timer_irq_cpu",
    .sstate = TRACE_SLAVIO_SET_TIMER_IRQ_CPU_ENABLED,
    .dstate = &_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE 
};
TraceEvent _TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_irqmp_check_irqs",
    .sstate = TRACE_GRLIB_IRQMP_CHECK_IRQS_ENABLED,
    .dstate = &_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE 
};
TraceEvent _TRACE_GRLIB_IRQMP_ACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_irqmp_ack",
    .sstate = TRACE_GRLIB_IRQMP_ACK_ENABLED,
    .dstate = &_TRACE_GRLIB_IRQMP_ACK_DSTATE 
};
TraceEvent _TRACE_GRLIB_IRQMP_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_irqmp_set_irq",
    .sstate = TRACE_GRLIB_IRQMP_SET_IRQ_ENABLED,
    .dstate = &_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_irqmp_readl_unknown",
    .sstate = TRACE_GRLIB_IRQMP_READL_UNKNOWN_ENABLED,
    .dstate = &_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_irqmp_writel_unknown",
    .sstate = TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_ENABLED,
    .dstate = &_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_RAISE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_raise_irq",
    .sstate = TRACE_LM32_PIC_RAISE_IRQ_ENABLED,
    .dstate = &_TRACE_LM32_PIC_RAISE_IRQ_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_LOWER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_lower_irq",
    .sstate = TRACE_LM32_PIC_LOWER_IRQ_ENABLED,
    .dstate = &_TRACE_LM32_PIC_LOWER_IRQ_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_interrupt",
    .sstate = TRACE_LM32_PIC_INTERRUPT_ENABLED,
    .dstate = &_TRACE_LM32_PIC_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_SET_IM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_set_im",
    .sstate = TRACE_LM32_PIC_SET_IM_ENABLED,
    .dstate = &_TRACE_LM32_PIC_SET_IM_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_SET_IP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_set_ip",
    .sstate = TRACE_LM32_PIC_SET_IP_ENABLED,
    .dstate = &_TRACE_LM32_PIC_SET_IP_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_GET_IM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_get_im",
    .sstate = TRACE_LM32_PIC_GET_IM_ENABLED,
    .dstate = &_TRACE_LM32_PIC_GET_IM_DSTATE 
};
TraceEvent _TRACE_LM32_PIC_GET_IP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_pic_get_ip",
    .sstate = TRACE_LM32_PIC_GET_IP_ENABLED,
    .dstate = &_TRACE_LM32_PIC_GET_IP_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_CHECK_IPI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_check_ipi",
    .sstate = TRACE_XICS_ICP_CHECK_IPI_ENABLED,
    .dstate = &_TRACE_XICS_ICP_CHECK_IPI_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_ACCEPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_accept",
    .sstate = TRACE_XICS_ICP_ACCEPT_ENABLED,
    .dstate = &_TRACE_XICS_ICP_ACCEPT_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_eoi",
    .sstate = TRACE_XICS_ICP_EOI_ENABLED,
    .dstate = &_TRACE_XICS_ICP_EOI_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_irq",
    .sstate = TRACE_XICS_ICP_IRQ_ENABLED,
    .dstate = &_TRACE_XICS_ICP_IRQ_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_raise",
    .sstate = TRACE_XICS_ICP_RAISE_ENABLED,
    .dstate = &_TRACE_XICS_ICP_RAISE_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_simple_set_irq_msi",
    .sstate = TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_ENABLED,
    .dstate = &_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE 
};
TraceEvent _TRACE_XICS_MASKED_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_masked_pending",
    .sstate = TRACE_XICS_MASKED_PENDING_ENABLED,
    .dstate = &_TRACE_XICS_MASKED_PENDING_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_simple_set_irq_lsi",
    .sstate = TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_ENABLED,
    .dstate = &_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_simple_write_xive",
    .sstate = TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_ENABLED,
    .dstate = &_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_SIMPLE_REJECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_simple_reject",
    .sstate = TRACE_XICS_ICS_SIMPLE_REJECT_ENABLED,
    .dstate = &_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_SIMPLE_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_simple_eoi",
    .sstate = TRACE_XICS_ICS_SIMPLE_EOI_ENABLED,
    .dstate = &_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE 
};
TraceEvent _TRACE_XICS_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_alloc",
    .sstate = TRACE_XICS_ALLOC_ENABLED,
    .dstate = &_TRACE_XICS_ALLOC_DSTATE 
};
TraceEvent _TRACE_XICS_ALLOC_BLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_alloc_block",
    .sstate = TRACE_XICS_ALLOC_BLOCK_ENABLED,
    .dstate = &_TRACE_XICS_ALLOC_BLOCK_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_free",
    .sstate = TRACE_XICS_ICS_FREE_ENABLED,
    .dstate = &_TRACE_XICS_ICS_FREE_DSTATE 
};
TraceEvent _TRACE_XICS_ICS_FREE_WARN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_ics_free_warn",
    .sstate = TRACE_XICS_ICS_FREE_WARN_ENABLED,
    .dstate = &_TRACE_XICS_ICS_FREE_WARN_DSTATE 
};
TraceEvent _TRACE_XICS_ICP_POST_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xics_icp_post_load",
    .sstate = TRACE_XICS_ICP_POST_LOAD_ENABLED,
    .dstate = &_TRACE_XICS_ICP_POST_LOAD_DSTATE 
};
TraceEvent _TRACE_FLIC_CREATE_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "flic_create_device",
    .sstate = TRACE_FLIC_CREATE_DEVICE_ENABLED,
    .dstate = &_TRACE_FLIC_CREATE_DEVICE_DSTATE 
};
TraceEvent _TRACE_FLIC_NO_DEVICE_API_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "flic_no_device_api",
    .sstate = TRACE_FLIC_NO_DEVICE_API_ENABLED,
    .dstate = &_TRACE_FLIC_NO_DEVICE_API_DSTATE 
};
TraceEvent _TRACE_FLIC_RESET_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "flic_reset_failed",
    .sstate = TRACE_FLIC_RESET_FAILED_ENABLED,
    .dstate = &_TRACE_FLIC_RESET_FAILED_DSTATE 
};
TraceEvent _TRACE_ASPEED_VIC_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_vic_set_irq",
    .sstate = TRACE_ASPEED_VIC_SET_IRQ_ENABLED,
    .dstate = &_TRACE_ASPEED_VIC_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_vic_update_fiq",
    .sstate = TRACE_ASPEED_VIC_UPDATE_FIQ_ENABLED,
    .dstate = &_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE 
};
TraceEvent _TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_vic_update_irq",
    .sstate = TRACE_ASPEED_VIC_UPDATE_IRQ_ENABLED,
    .dstate = &_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE 
};
TraceEvent _TRACE_ASPEED_VIC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_vic_read",
    .sstate = TRACE_ASPEED_VIC_READ_ENABLED,
    .dstate = &_TRACE_ASPEED_VIC_READ_DSTATE 
};
TraceEvent _TRACE_ASPEED_VIC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_vic_write",
    .sstate = TRACE_ASPEED_VIC_WRITE_ENABLED,
    .dstate = &_TRACE_ASPEED_VIC_WRITE_DSTATE 
};
TraceEvent _TRACE_GIC_ENABLE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_enable_irq",
    .sstate = TRACE_GIC_ENABLE_IRQ_ENABLED,
    .dstate = &_TRACE_GIC_ENABLE_IRQ_DSTATE 
};
TraceEvent _TRACE_GIC_DISABLE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_disable_irq",
    .sstate = TRACE_GIC_DISABLE_IRQ_ENABLED,
    .dstate = &_TRACE_GIC_DISABLE_IRQ_DSTATE 
};
TraceEvent _TRACE_GIC_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_set_irq",
    .sstate = TRACE_GIC_SET_IRQ_ENABLED,
    .dstate = &_TRACE_GIC_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_GIC_UPDATE_BESTIRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_update_bestirq",
    .sstate = TRACE_GIC_UPDATE_BESTIRQ_ENABLED,
    .dstate = &_TRACE_GIC_UPDATE_BESTIRQ_DSTATE 
};
TraceEvent _TRACE_GIC_UPDATE_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_update_set_irq",
    .sstate = TRACE_GIC_UPDATE_SET_IRQ_ENABLED,
    .dstate = &_TRACE_GIC_UPDATE_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gic_acknowledge_irq",
    .sstate = TRACE_GIC_ACKNOWLEDGE_IRQ_ENABLED,
    .dstate = &_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_PMR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_pmr_read",
    .sstate = TRACE_GICV3_ICC_PMR_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_PMR_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_PMR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_pmr_write",
    .sstate = TRACE_GICV3_ICC_PMR_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_PMR_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_BPR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_bpr_read",
    .sstate = TRACE_GICV3_ICC_BPR_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_BPR_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_BPR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_bpr_write",
    .sstate = TRACE_GICV3_ICC_BPR_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_BPR_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_AP_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ap_read",
    .sstate = TRACE_GICV3_ICC_AP_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_AP_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_AP_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ap_write",
    .sstate = TRACE_GICV3_ICC_AP_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_AP_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IGRPEN_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_igrpen_read",
    .sstate = TRACE_GICV3_ICC_IGRPEN_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_igrpen_write",
    .sstate = TRACE_GICV3_ICC_IGRPEN_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_igrpen1_el3_read",
    .sstate = TRACE_GICV3_ICC_IGRPEN1_EL3_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_igrpen1_el3_write",
    .sstate = TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_CTLR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ctlr_read",
    .sstate = TRACE_GICV3_ICC_CTLR_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_CTLR_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_CTLR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ctlr_write",
    .sstate = TRACE_GICV3_ICC_CTLR_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ctlr_el3_read",
    .sstate = TRACE_GICV3_ICC_CTLR_EL3_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_ctlr_el3_write",
    .sstate = TRACE_GICV3_ICC_CTLR_EL3_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_CPUIF_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_cpuif_update",
    .sstate = TRACE_GICV3_CPUIF_UPDATE_ENABLED,
    .dstate = &_TRACE_GICV3_CPUIF_UPDATE_DSTATE 
};
TraceEvent _TRACE_GICV3_CPUIF_SET_IRQS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_cpuif_set_irqs",
    .sstate = TRACE_GICV3_CPUIF_SET_IRQS_ENABLED,
    .dstate = &_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_GENERATE_SGI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_generate_sgi",
    .sstate = TRACE_GICV3_ICC_GENERATE_SGI_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IAR0_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_iar0_read",
    .sstate = TRACE_GICV3_ICC_IAR0_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IAR0_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_IAR1_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_iar1_read",
    .sstate = TRACE_GICV3_ICC_IAR1_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_IAR1_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_EOIR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_eoir_write",
    .sstate = TRACE_GICV3_ICC_EOIR_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_HPPIR0_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_hppir0_read",
    .sstate = TRACE_GICV3_ICC_HPPIR0_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_HPPIR1_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_hppir1_read",
    .sstate = TRACE_GICV3_ICC_HPPIR1_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_DIR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_dir_write",
    .sstate = TRACE_GICV3_ICC_DIR_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_DIR_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_ICC_RPR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_icc_rpr_read",
    .sstate = TRACE_GICV3_ICC_RPR_READ_ENABLED,
    .dstate = &_TRACE_GICV3_ICC_RPR_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_DIST_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_dist_read",
    .sstate = TRACE_GICV3_DIST_READ_ENABLED,
    .dstate = &_TRACE_GICV3_DIST_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_DIST_BADREAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_dist_badread",
    .sstate = TRACE_GICV3_DIST_BADREAD_ENABLED,
    .dstate = &_TRACE_GICV3_DIST_BADREAD_DSTATE 
};
TraceEvent _TRACE_GICV3_DIST_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_dist_write",
    .sstate = TRACE_GICV3_DIST_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_DIST_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_DIST_BADWRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_dist_badwrite",
    .sstate = TRACE_GICV3_DIST_BADWRITE_ENABLED,
    .dstate = &_TRACE_GICV3_DIST_BADWRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_DIST_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_dist_set_irq",
    .sstate = TRACE_GICV3_DIST_SET_IRQ_ENABLED,
    .dstate = &_TRACE_GICV3_DIST_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_read",
    .sstate = TRACE_GICV3_REDIST_READ_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_READ_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_BADREAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_badread",
    .sstate = TRACE_GICV3_REDIST_BADREAD_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_BADREAD_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_write",
    .sstate = TRACE_GICV3_REDIST_WRITE_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_WRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_BADWRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_badwrite",
    .sstate = TRACE_GICV3_REDIST_BADWRITE_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_BADWRITE_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_set_irq",
    .sstate = TRACE_GICV3_REDIST_SET_IRQ_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_GICV3_REDIST_SEND_SGI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gicv3_redist_send_sgi",
    .sstate = TRACE_GICV3_REDIST_SEND_SGI_ENABLED,
    .dstate = &_TRACE_GICV3_REDIST_SEND_SGI_DSTATE 
};
TraceEvent _TRACE_LANCE_MEM_READW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lance_mem_readw",
    .sstate = TRACE_LANCE_MEM_READW_ENABLED,
    .dstate = &_TRACE_LANCE_MEM_READW_DSTATE 
};
TraceEvent _TRACE_LANCE_MEM_WRITEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lance_mem_writew",
    .sstate = TRACE_LANCE_MEM_WRITEW_ENABLED,
    .dstate = &_TRACE_LANCE_MEM_WRITEW_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_memory_read",
    .sstate = TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_memory_write",
    .sstate = TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_mdio_write",
    .sstate = TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_MDIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_mdio_read",
    .sstate = TRACE_MILKYMIST_MINIMAC2_MDIO_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_MDIO_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_TX_FRAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_tx_frame",
    .sstate = TRACE_MILKYMIST_MINIMAC2_TX_FRAME_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_TX_FRAME_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_RX_FRAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_rx_frame",
    .sstate = TRACE_MILKYMIST_MINIMAC2_RX_FRAME_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_RX_FRAME_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_rx_transfer",
    .sstate = TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_raise_irq_rx",
    .sstate = TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_lower_irq_rx",
    .sstate = TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_minimac2_pulse_irq_tx",
    .sstate = TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_DSTATE 
};
TraceEvent _TRACE_MIPSNET_SEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mipsnet_send",
    .sstate = TRACE_MIPSNET_SEND_ENABLED,
    .dstate = &_TRACE_MIPSNET_SEND_DSTATE 
};
TraceEvent _TRACE_MIPSNET_RECEIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mipsnet_receive",
    .sstate = TRACE_MIPSNET_RECEIVE_ENABLED,
    .dstate = &_TRACE_MIPSNET_RECEIVE_DSTATE 
};
TraceEvent _TRACE_MIPSNET_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mipsnet_read",
    .sstate = TRACE_MIPSNET_READ_ENABLED,
    .dstate = &_TRACE_MIPSNET_READ_DSTATE 
};
TraceEvent _TRACE_MIPSNET_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mipsnet_write",
    .sstate = TRACE_MIPSNET_WRITE_ENABLED,
    .dstate = &_TRACE_MIPSNET_WRITE_DSTATE 
};
TraceEvent _TRACE_MIPSNET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mipsnet_irq",
    .sstate = TRACE_MIPSNET_IRQ_ENABLED,
    .dstate = &_TRACE_MIPSNET_IRQ_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_MII_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_mii_write",
    .sstate = TRACE_OPEN_ETH_MII_WRITE_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_MII_WRITE_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_MII_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_mii_read",
    .sstate = TRACE_OPEN_ETH_MII_READ_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_MII_READ_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_UPDATE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_update_irq",
    .sstate = TRACE_OPEN_ETH_UPDATE_IRQ_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_UPDATE_IRQ_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_RECEIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_receive",
    .sstate = TRACE_OPEN_ETH_RECEIVE_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_RECEIVE_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_RECEIVE_MCAST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_receive_mcast",
    .sstate = TRACE_OPEN_ETH_RECEIVE_MCAST_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_RECEIVE_MCAST_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_RECEIVE_REJECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_receive_reject",
    .sstate = TRACE_OPEN_ETH_RECEIVE_REJECT_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_RECEIVE_REJECT_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_RECEIVE_DESC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_receive_desc",
    .sstate = TRACE_OPEN_ETH_RECEIVE_DESC_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_RECEIVE_DESC_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_START_XMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_start_xmit",
    .sstate = TRACE_OPEN_ETH_START_XMIT_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_START_XMIT_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_REG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_reg_read",
    .sstate = TRACE_OPEN_ETH_REG_READ_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_REG_READ_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_REG_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_reg_write",
    .sstate = TRACE_OPEN_ETH_REG_WRITE_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_REG_WRITE_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_DESC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_desc_read",
    .sstate = TRACE_OPEN_ETH_DESC_READ_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_DESC_READ_DSTATE 
};
TraceEvent _TRACE_OPEN_ETH_DESC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "open_eth_desc_write",
    .sstate = TRACE_OPEN_ETH_DESC_WRITE_ENABLED,
    .dstate = &_TRACE_OPEN_ETH_DESC_WRITE_DSTATE 
};
TraceEvent _TRACE_PCNET_S_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_s_reset",
    .sstate = TRACE_PCNET_S_RESET_ENABLED,
    .dstate = &_TRACE_PCNET_S_RESET_DSTATE 
};
TraceEvent _TRACE_PCNET_USER_INT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_user_int",
    .sstate = TRACE_PCNET_USER_INT_ENABLED,
    .dstate = &_TRACE_PCNET_USER_INT_DSTATE 
};
TraceEvent _TRACE_PCNET_ISR_CHANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_isr_change",
    .sstate = TRACE_PCNET_ISR_CHANGE_ENABLED,
    .dstate = &_TRACE_PCNET_ISR_CHANGE_DSTATE 
};
TraceEvent _TRACE_PCNET_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_init",
    .sstate = TRACE_PCNET_INIT_ENABLED,
    .dstate = &_TRACE_PCNET_INIT_DSTATE 
};
TraceEvent _TRACE_PCNET_RLEN_TLEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_rlen_tlen",
    .sstate = TRACE_PCNET_RLEN_TLEN_ENABLED,
    .dstate = &_TRACE_PCNET_RLEN_TLEN_DSTATE 
};
TraceEvent _TRACE_PCNET_SS32_RDRA_TDRA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_ss32_rdra_tdra",
    .sstate = TRACE_PCNET_SS32_RDRA_TDRA_ENABLED,
    .dstate = &_TRACE_PCNET_SS32_RDRA_TDRA_DSTATE 
};
TraceEvent _TRACE_PCNET_APROM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_aprom_writeb",
    .sstate = TRACE_PCNET_APROM_WRITEB_ENABLED,
    .dstate = &_TRACE_PCNET_APROM_WRITEB_DSTATE 
};
TraceEvent _TRACE_PCNET_APROM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_aprom_readb",
    .sstate = TRACE_PCNET_APROM_READB_ENABLED,
    .dstate = &_TRACE_PCNET_APROM_READB_DSTATE 
};
TraceEvent _TRACE_PCNET_IOPORT_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_ioport_read",
    .sstate = TRACE_PCNET_IOPORT_READ_ENABLED,
    .dstate = &_TRACE_PCNET_IOPORT_READ_DSTATE 
};
TraceEvent _TRACE_PCNET_IOPORT_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_ioport_write",
    .sstate = TRACE_PCNET_IOPORT_WRITE_ENABLED,
    .dstate = &_TRACE_PCNET_IOPORT_WRITE_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_writeb",
    .sstate = TRACE_PCNET_MMIO_WRITEB_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_WRITEB_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_WRITEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_writew",
    .sstate = TRACE_PCNET_MMIO_WRITEW_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_WRITEW_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_writel",
    .sstate = TRACE_PCNET_MMIO_WRITEL_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_WRITEL_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_readb",
    .sstate = TRACE_PCNET_MMIO_READB_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_READB_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_READW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_readw",
    .sstate = TRACE_PCNET_MMIO_READW_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_READW_DSTATE 
};
TraceEvent _TRACE_PCNET_MMIO_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pcnet_mmio_readl",
    .sstate = TRACE_PCNET_MMIO_READL_ENABLED,
    .dstate = &_TRACE_PCNET_MMIO_READL_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_PARSED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_parsed",
    .sstate = TRACE_NET_RX_PKT_PARSED_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_PARSED_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_entry",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_not_xxp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_udp_with_no_checksum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_ip4_fragment",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_ip4_udp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_ip4_tcp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_ip6_udp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_ip6_tcp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_validate_csum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_entry",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_ip4_udp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_ip4_tcp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_ip6_udp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_ip6_tcp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_ph_csum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_calc_csum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_entry",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_tcp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_udp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_not_xxp",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_ip4_fragment",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_udp_with_no_checksum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l4_csum_fix_csum",
    .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l3_csum_validate_entry",
    .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l3_csum_validate_not_ip4",
    .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_l3_csum_validate_csum",
    .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_ip4",
    .sstate = TRACE_NET_RX_PKT_RSS_IP4_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_IP4_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_ip4_tcp",
    .sstate = TRACE_NET_RX_PKT_RSS_IP4_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_IP4_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_TCP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_ip6_tcp",
    .sstate = TRACE_NET_RX_PKT_RSS_IP6_TCP_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_IP6_TCP_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_ip6",
    .sstate = TRACE_NET_RX_PKT_RSS_IP6_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_IP6_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_ip6_ex",
    .sstate = TRACE_NET_RX_PKT_RSS_IP6_EX_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_IP6_EX_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_HASH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_hash",
    .sstate = TRACE_NET_RX_PKT_RSS_HASH_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_HASH_DSTATE 
};
TraceEvent _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "net_rx_pkt_rss_add_chunk",
    .sstate = TRACE_NET_RX_PKT_RSS_ADD_CHUNK_ENABLED,
    .dstate = &_TRACE_NET_RX_PKT_RSS_ADD_CHUNK_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_CAN_RECV_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_can_recv_disabled",
    .sstate = TRACE_E1000X_RX_CAN_RECV_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000X_RX_CAN_RECV_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000X_VLAN_IS_VLAN_PKT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_vlan_is_vlan_pkt",
    .sstate = TRACE_E1000X_VLAN_IS_VLAN_PKT_ENABLED,
    .dstate = &_TRACE_E1000X_VLAN_IS_VLAN_PKT_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_flt_ucast_match",
    .sstate = TRACE_E1000X_RX_FLT_UCAST_MATCH_ENABLED,
    .dstate = &_TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_flt_ucast_mismatch",
    .sstate = TRACE_E1000X_RX_FLT_UCAST_MISMATCH_ENABLED,
    .dstate = &_TRACE_E1000X_RX_FLT_UCAST_MISMATCH_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_flt_inexact_mismatch",
    .sstate = TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_ENABLED,
    .dstate = &_TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_LINK_DOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_link_down",
    .sstate = TRACE_E1000X_RX_LINK_DOWN_ENABLED,
    .dstate = &_TRACE_E1000X_RX_LINK_DOWN_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_disabled",
    .sstate = TRACE_E1000X_RX_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000X_RX_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000X_RX_OVERSIZED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_rx_oversized",
    .sstate = TRACE_E1000X_RX_OVERSIZED_ENABLED,
    .dstate = &_TRACE_E1000X_RX_OVERSIZED_DSTATE 
};
TraceEvent _TRACE_E1000X_MAC_INDICATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_mac_indicate",
    .sstate = TRACE_E1000X_MAC_INDICATE_ENABLED,
    .dstate = &_TRACE_E1000X_MAC_INDICATE_DSTATE 
};
TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_link_negotiation_start",
    .sstate = TRACE_E1000X_LINK_NEGOTIATION_START_ENABLED,
    .dstate = &_TRACE_E1000X_LINK_NEGOTIATION_START_DSTATE 
};
TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000x_link_negotiation_done",
    .sstate = TRACE_E1000X_LINK_NEGOTIATION_DONE_ENABLED,
    .dstate = &_TRACE_E1000X_LINK_NEGOTIATION_DONE_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_write",
    .sstate = TRACE_E1000E_CORE_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_read",
    .sstate = TRACE_E1000E_CORE_READ_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_READ_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_MDIC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_mdic_read",
    .sstate = TRACE_E1000E_CORE_MDIC_READ_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_MDIC_READ_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_mdic_read_unhandled",
    .sstate = TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_mdic_write",
    .sstate = TRACE_E1000E_CORE_MDIC_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_MDIC_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_mdic_write_unhandled",
    .sstate = TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_EEEPROM_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_eeeprom_write",
    .sstate = TRACE_E1000E_CORE_EEEPROM_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_EEEPROM_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_CTRL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_ctrl_write",
    .sstate = TRACE_E1000E_CORE_CTRL_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_CTRL_SW_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_ctrl_sw_reset",
    .sstate = TRACE_E1000E_CORE_CTRL_SW_RESET_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE 
};
TraceEvent _TRACE_E1000E_CORE_CTRL_PHY_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_core_ctrl_phy_reset",
    .sstate = TRACE_E1000E_CORE_CTRL_PHY_RESET_ENABLED,
    .dstate = &_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_autoneg_flowctl",
    .sstate = TRACE_E1000E_LINK_AUTONEG_FLOWCTL_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_SET_PARAMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_set_params",
    .sstate = TRACE_E1000E_LINK_SET_PARAMS_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_SET_PARAMS_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_READ_PARAMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_read_params",
    .sstate = TRACE_E1000E_LINK_READ_PARAMS_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_READ_PARAMS_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_SET_EXT_PARAMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_set_ext_params",
    .sstate = TRACE_E1000E_LINK_SET_EXT_PARAMS_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_status",
    .sstate = TRACE_E1000E_LINK_STATUS_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_STATUS_DSTATE 
};
TraceEvent _TRACE_E1000E_LINK_STATUS_CHANGED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_link_status_changed",
    .sstate = TRACE_E1000E_LINK_STATUS_CHANGED_ENABLED,
    .dstate = &_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_RO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_regs_write_ro",
    .sstate = TRACE_E1000E_WRN_REGS_WRITE_RO_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_regs_write_unknown",
    .sstate = TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_regs_read_unknown",
    .sstate = TRACE_E1000E_WRN_REGS_READ_UNKNOWN_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_regs_read_trivial",
    .sstate = TRACE_E1000E_WRN_REGS_READ_TRIVIAL_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_regs_write_trivial",
    .sstate = TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_NO_TS_SUPPORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_no_ts_support",
    .sstate = TRACE_E1000E_WRN_NO_TS_SUPPORT_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_no_snap_support",
    .sstate = TRACE_E1000E_WRN_NO_SNAP_SUPPORT_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_iscsi_filtering_not_supported",
    .sstate = TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_nfsw_filtering_not_supported",
    .sstate = TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_nfsr_filtering_not_supported",
    .sstate = TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE 
};
TraceEvent _TRACE_E1000E_TX_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_tx_disabled",
    .sstate = TRACE_E1000E_TX_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_TX_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_TX_DESCR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_tx_descr",
    .sstate = TRACE_E1000E_TX_DESCR_ENABLED,
    .dstate = &_TRACE_E1000E_TX_DESCR_DSTATE 
};
TraceEvent _TRACE_E1000E_RING_FREE_SPACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_ring_free_space",
    .sstate = TRACE_E1000E_RING_FREE_SPACE_ENABLED,
    .dstate = &_TRACE_E1000E_RING_FREE_SPACE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_can_recv_rings_full",
    .sstate = TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_ENABLED,
    .dstate = &_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_CAN_RECV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_can_recv",
    .sstate = TRACE_E1000E_RX_CAN_RECV_ENABLED,
    .dstate = &_TRACE_E1000E_RX_CAN_RECV_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_HAS_BUFFERS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_has_buffers",
    .sstate = TRACE_E1000E_RX_HAS_BUFFERS_ENABLED,
    .dstate = &_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_NULL_DESCRIPTOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_null_descriptor",
    .sstate = TRACE_E1000E_RX_NULL_DESCRIPTOR_ENABLED,
    .dstate = &_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_flt_vlan_mismatch",
    .sstate = TRACE_E1000E_RX_FLT_VLAN_MISMATCH_ENABLED,
    .dstate = &_TRACE_E1000E_RX_FLT_VLAN_MISMATCH_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_flt_vlan_match",
    .sstate = TRACE_E1000E_RX_FLT_VLAN_MATCH_ENABLED,
    .dstate = &_TRACE_E1000E_RX_FLT_VLAN_MATCH_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESC_PS_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_desc_ps_read",
    .sstate = TRACE_E1000E_RX_DESC_PS_READ_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESC_PS_READ_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESC_PS_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_desc_ps_write",
    .sstate = TRACE_E1000E_RX_DESC_PS_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESC_BUFF_SIZES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_desc_buff_sizes",
    .sstate = TRACE_E1000E_RX_DESC_BUFF_SIZES_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESC_LEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_desc_len",
    .sstate = TRACE_E1000E_RX_DESC_LEN_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESC_LEN_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESC_BUFF_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_desc_buff_write",
    .sstate = TRACE_E1000E_RX_DESC_BUFF_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_DESCR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_descr",
    .sstate = TRACE_E1000E_RX_DESCR_ENABLED,
    .dstate = &_TRACE_E1000E_RX_DESCR_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_SET_RCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_set_rctl",
    .sstate = TRACE_E1000E_RX_SET_RCTL_ENABLED,
    .dstate = &_TRACE_E1000E_RX_SET_RCTL_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RECEIVE_IOV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_receive_iov",
    .sstate = TRACE_E1000E_RX_RECEIVE_IOV_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_PACKET_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_packet_size",
    .sstate = TRACE_E1000E_RX_PACKET_SIZE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_PACKET_SIZE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_FLT_DROPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_flt_dropped",
    .sstate = TRACE_E1000E_RX_FLT_DROPPED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_FLT_DROPPED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_WRITTEN_TO_GUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_written_to_guest",
    .sstate = TRACE_E1000E_RX_WRITTEN_TO_GUEST_ENABLED,
    .dstate = &_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_not_written_to_guest",
    .sstate = TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_ENABLED,
    .dstate = &_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_INTERRUPT_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_interrupt_set",
    .sstate = TRACE_E1000E_RX_INTERRUPT_SET_ENABLED,
    .dstate = &_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_INTERRUPT_DELAYED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_interrupt_delayed",
    .sstate = TRACE_E1000E_RX_INTERRUPT_DELAYED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_SET_CSO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_set_cso",
    .sstate = TRACE_E1000E_RX_SET_CSO_ENABLED,
    .dstate = &_TRACE_E1000E_RX_SET_CSO_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_SET_RDT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_set_rdt",
    .sstate = TRACE_E1000E_RX_SET_RDT_ENABLED,
    .dstate = &_TRACE_E1000E_RX_SET_RDT_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_SET_RFCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_set_rfctl",
    .sstate = TRACE_E1000E_RX_SET_RFCTL_ENABLED,
    .dstate = &_TRACE_E1000E_RX_SET_RFCTL_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_START_RECV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_start_recv",
    .sstate = TRACE_E1000E_RX_START_RECV_ENABLED,
    .dstate = &_TRACE_E1000E_RX_START_RECV_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_STARTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_started",
    .sstate = TRACE_E1000E_RX_RSS_STARTED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_STARTED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_disabled",
    .sstate = TRACE_E1000E_RX_RSS_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_TYPE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_type",
    .sstate = TRACE_E1000E_RX_RSS_TYPE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_TYPE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_IP4_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_ip4",
    .sstate = TRACE_E1000E_RX_RSS_IP4_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_IP4_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_IP6_RFCTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_ip6_rfctl",
    .sstate = TRACE_E1000E_RX_RSS_IP6_RFCTL_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_IP6_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_ip6",
    .sstate = TRACE_E1000E_RX_RSS_IP6_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_IP6_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_rss_dispatched_to_queue",
    .sstate = TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_PROTOCOLS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_protocols",
    .sstate = TRACE_E1000E_RX_METADATA_PROTOCOLS_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_VLAN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_vlan",
    .sstate = TRACE_E1000E_RX_METADATA_VLAN_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_VLAN_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_RSS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_rss",
    .sstate = TRACE_E1000E_RX_METADATA_RSS_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_RSS_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_IP_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_ip_id",
    .sstate = TRACE_E1000E_RX_METADATA_IP_ID_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_ACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_ack",
    .sstate = TRACE_E1000E_RX_METADATA_ACK_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_ACK_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_PKT_TYPE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_pkt_type",
    .sstate = TRACE_E1000E_RX_METADATA_PKT_TYPE_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_no_virthdr",
    .sstate = TRACE_E1000E_RX_METADATA_NO_VIRTHDR_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_NO_VIRTHDR_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_virthdr_no_csum_info",
    .sstate = TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_l3_cso_disabled",
    .sstate = TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_l4_cso_disabled",
    .sstate = TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_l3_csum_validation_failed",
    .sstate = TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_l4_csum_validation_failed",
    .sstate = TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_status_flags",
    .sstate = TRACE_E1000E_RX_METADATA_STATUS_FLAGS_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_ipv6_sum_disabled",
    .sstate = TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_rx_metadata_ipv6_filtering_disabled",
    .sstate = TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_ENABLED,
    .dstate = &_TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE 
};
TraceEvent _TRACE_E1000E_VLAN_VET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_vlan_vet",
    .sstate = TRACE_E1000E_VLAN_VET_ENABLED,
    .dstate = &_TRACE_E1000E_VLAN_VET_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_set_cause",
    .sstate = TRACE_E1000E_IRQ_SET_CAUSE_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_SET_CAUSE_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msi_notify",
    .sstate = TRACE_E1000E_IRQ_MSI_NOTIFY_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_throttling_no_pending_interrupts",
    .sstate = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msi_notify_postponed",
    .sstate = TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_legacy_notify_postponed",
    .sstate = TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_throttling_no_pending_vec",
    .sstate = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msix_notify_postponed_vec",
    .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msix_notify",
    .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSIX_NOTIFY_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_legacy_notify",
    .sstate = TRACE_E1000E_IRQ_LEGACY_NOTIFY_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msix_notify_vec",
    .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_postponed_by_xitr",
    .sstate = TRACE_E1000E_IRQ_POSTPONED_BY_XITR_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_CLEAR_IMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_clear_ims",
    .sstate = TRACE_E1000E_IRQ_CLEAR_IMS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_CLEAR_IMS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_SET_IMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_set_ims",
    .sstate = TRACE_E1000E_IRQ_SET_IMS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_SET_IMS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_fix_icr_asserted",
    .sstate = TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ADD_MSI_OTHER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_add_msi_other",
    .sstate = TRACE_E1000E_IRQ_ADD_MSI_OTHER_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_pending_interrupts",
    .sstate = TRACE_E1000E_IRQ_PENDING_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_set_cause_entry",
    .sstate = TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_set_cause_exit",
    .sstate = TRACE_E1000E_IRQ_SET_CAUSE_EXIT_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_SET_CAUSE_EXIT_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_write",
    .sstate = TRACE_E1000E_IRQ_ICR_WRITE_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_WRITE_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_WRITE_ICS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_write_ics",
    .sstate = TRACE_E1000E_IRQ_WRITE_ICS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_process_iame",
    .sstate = TRACE_E1000E_IRQ_ICR_PROCESS_IAME_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_READ_ICS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_read_ics",
    .sstate = TRACE_E1000E_IRQ_READ_ICS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_READ_ICS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_READ_IMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_read_ims",
    .sstate = TRACE_E1000E_IRQ_READ_IMS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_READ_IMS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_READ_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_read_entry",
    .sstate = TRACE_E1000E_IRQ_ICR_READ_ENTRY_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_READ_ENTRY_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_READ_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_read_exit",
    .sstate = TRACE_E1000E_IRQ_ICR_READ_EXIT_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_READ_EXIT_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_clear_zero_ims",
    .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_clear_iame",
    .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_IAME_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_iam_clear_eiame",
    .sstate = TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_icr_clear_eiac",
    .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_ims_clear_set_imc",
    .sstate = TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_fire_delayed_interrupts",
    .sstate = TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_REARM_TIMER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_rearm_timer",
    .sstate = TRACE_E1000E_IRQ_REARM_TIMER_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_THROTTLING_TIMER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_throttling_timer",
    .sstate = TRACE_E1000E_IRQ_THROTTLING_TIMER_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_rdtr_fpd_running",
    .sstate = TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_rdtr_fpd_not_running",
    .sstate = TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_tidv_fpd_running",
    .sstate = TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_tidv_fpd_not_running",
    .sstate = TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_EITR_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_eitr_set",
    .sstate = TRACE_E1000E_IRQ_EITR_SET_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_EITR_SET_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ITR_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_itr_set",
    .sstate = TRACE_E1000E_IRQ_ITR_SET_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ITR_SET_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_fire_all_timers",
    .sstate = TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_adding_delayed_causes",
    .sstate = TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_DSTATE 
};
TraceEvent _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_irq_msix_pending_clearing",
    .sstate = TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_ENABLED,
    .dstate = &_TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_MSIX_VEC_WRONG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_msix_vec_wrong",
    .sstate = TRACE_E1000E_WRN_MSIX_VEC_WRONG_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_MSIX_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_msix_invalid",
    .sstate = TRACE_E1000E_WRN_MSIX_INVALID_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_MSIX_INVALID_DSTATE 
};
TraceEvent _TRACE_E1000E_MAC_SET_PERMANENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_mac_set_permanent",
    .sstate = TRACE_E1000E_MAC_SET_PERMANENT_ENABLED,
    .dstate = &_TRACE_E1000E_MAC_SET_PERMANENT_DSTATE 
};
TraceEvent _TRACE_E1000E_MAC_SET_SW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_mac_set_sw",
    .sstate = TRACE_E1000E_MAC_SET_SW_ENABLED,
    .dstate = &_TRACE_E1000E_MAC_SET_SW_DSTATE 
};
TraceEvent _TRACE_E1000E_CB_PCI_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cb_pci_realize",
    .sstate = TRACE_E1000E_CB_PCI_REALIZE_ENABLED,
    .dstate = &_TRACE_E1000E_CB_PCI_REALIZE_DSTATE 
};
TraceEvent _TRACE_E1000E_CB_PCI_UNINIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cb_pci_uninit",
    .sstate = TRACE_E1000E_CB_PCI_UNINIT_ENABLED,
    .dstate = &_TRACE_E1000E_CB_PCI_UNINIT_DSTATE 
};
TraceEvent _TRACE_E1000E_CB_QDEV_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cb_qdev_reset",
    .sstate = TRACE_E1000E_CB_QDEV_RESET_ENABLED,
    .dstate = &_TRACE_E1000E_CB_QDEV_RESET_DSTATE 
};
TraceEvent _TRACE_E1000E_CB_PRE_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cb_pre_save",
    .sstate = TRACE_E1000E_CB_PRE_SAVE_ENABLED,
    .dstate = &_TRACE_E1000E_CB_PRE_SAVE_DSTATE 
};
TraceEvent _TRACE_E1000E_CB_POST_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cb_post_load",
    .sstate = TRACE_E1000E_CB_POST_LOAD_ENABLED,
    .dstate = &_TRACE_E1000E_CB_POST_LOAD_DSTATE 
};
TraceEvent _TRACE_E1000E_IO_WRITE_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_io_write_addr",
    .sstate = TRACE_E1000E_IO_WRITE_ADDR_ENABLED,
    .dstate = &_TRACE_E1000E_IO_WRITE_ADDR_DSTATE 
};
TraceEvent _TRACE_E1000E_IO_WRITE_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_io_write_data",
    .sstate = TRACE_E1000E_IO_WRITE_DATA_ENABLED,
    .dstate = &_TRACE_E1000E_IO_WRITE_DATA_DSTATE 
};
TraceEvent _TRACE_E1000E_IO_READ_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_io_read_addr",
    .sstate = TRACE_E1000E_IO_READ_ADDR_ENABLED,
    .dstate = &_TRACE_E1000E_IO_READ_ADDR_DSTATE 
};
TraceEvent _TRACE_E1000E_IO_READ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_io_read_data",
    .sstate = TRACE_E1000E_IO_READ_DATA_ENABLED,
    .dstate = &_TRACE_E1000E_IO_READ_DATA_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_io_write_unknown",
    .sstate = TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_IO_READ_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_io_read_unknown",
    .sstate = TRACE_E1000E_WRN_IO_READ_UNKNOWN_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_IO_READ_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_io_addr_undefined",
    .sstate = TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_IO_ADDR_FLASH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_io_addr_flash",
    .sstate = TRACE_E1000E_WRN_IO_ADDR_FLASH_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_IO_ADDR_FLASH_DSTATE 
};
TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_wrn_io_addr_unknown",
    .sstate = TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_ENABLED,
    .dstate = &_TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_E1000E_MSI_INIT_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_msi_init_fail",
    .sstate = TRACE_E1000E_MSI_INIT_FAIL_ENABLED,
    .dstate = &_TRACE_E1000E_MSI_INIT_FAIL_DSTATE 
};
TraceEvent _TRACE_E1000E_MSIX_INIT_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_msix_init_fail",
    .sstate = TRACE_E1000E_MSIX_INIT_FAIL_ENABLED,
    .dstate = &_TRACE_E1000E_MSIX_INIT_FAIL_DSTATE 
};
TraceEvent _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_msix_use_vector_fail",
    .sstate = TRACE_E1000E_MSIX_USE_VECTOR_FAIL_ENABLED,
    .dstate = &_TRACE_E1000E_MSIX_USE_VECTOR_FAIL_DSTATE 
};
TraceEvent _TRACE_E1000E_CFG_SUPPORT_VIRTIO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_cfg_support_virtio",
    .sstate = TRACE_E1000E_CFG_SUPPORT_VIRTIO_ENABLED,
    .dstate = &_TRACE_E1000E_CFG_SUPPORT_VIRTIO_DSTATE 
};
TraceEvent _TRACE_E1000E_VM_STATE_RUNNING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_vm_state_running",
    .sstate = TRACE_E1000E_VM_STATE_RUNNING_ENABLED,
    .dstate = &_TRACE_E1000E_VM_STATE_RUNNING_DSTATE 
};
TraceEvent _TRACE_E1000E_VM_STATE_STOPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "e1000e_vm_state_stopped",
    .sstate = TRACE_E1000E_VM_STATE_STOPPED_ENABLED,
    .dstate = &_TRACE_E1000E_VM_STATE_STOPPED_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_get_rx_bd_from_pool_found",
    .sstate = TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_get_rx_bd_from_page",
    .sstate = TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_get_rx_bd_from_page_found",
    .sstate = TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_receive",
    .sstate = TRACE_SPAPR_VLAN_RECEIVE_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_RECEIVE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_receive_dma_completed",
    .sstate = TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_WROTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_receive_wrote",
    .sstate = TRACE_SPAPR_VLAN_RECEIVE_WROTE_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_RECEIVE_WROTE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_add_rxbuf_to_pool_create",
    .sstate = TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_add_rxbuf_to_pool",
    .sstate = TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_add_rxbuf_to_page",
    .sstate = TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_h_add_logical_lan_buffer",
    .sstate = TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_h_send_logical_lan",
    .sstate = TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_h_send_logical_lan_rxbufs",
    .sstate = TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_h_send_logical_lan_buf_desc",
    .sstate = TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_DSTATE 
};
TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vlan_h_send_logical_lan_total",
    .sstate = TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_ENABLED,
    .dstate = &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_DSTATE 
};
TraceEvent _TRACE_VIRTQUEUE_FILL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtqueue_fill",
    .sstate = TRACE_VIRTQUEUE_FILL_ENABLED,
    .dstate = &_TRACE_VIRTQUEUE_FILL_DSTATE 
};
TraceEvent _TRACE_VIRTQUEUE_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtqueue_flush",
    .sstate = TRACE_VIRTQUEUE_FLUSH_ENABLED,
    .dstate = &_TRACE_VIRTQUEUE_FLUSH_DSTATE 
};
TraceEvent _TRACE_VIRTQUEUE_POP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtqueue_pop",
    .sstate = TRACE_VIRTQUEUE_POP_ENABLED,
    .dstate = &_TRACE_VIRTQUEUE_POP_DSTATE 
};
TraceEvent _TRACE_VIRTIO_QUEUE_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_queue_notify",
    .sstate = TRACE_VIRTIO_QUEUE_NOTIFY_ENABLED,
    .dstate = &_TRACE_VIRTIO_QUEUE_NOTIFY_DSTATE 
};
TraceEvent _TRACE_VIRTIO_NOTIFY_IRQFD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_notify_irqfd",
    .sstate = TRACE_VIRTIO_NOTIFY_IRQFD_ENABLED,
    .dstate = &_TRACE_VIRTIO_NOTIFY_IRQFD_DSTATE 
};
TraceEvent _TRACE_VIRTIO_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_notify",
    .sstate = TRACE_VIRTIO_NOTIFY_ENABLED,
    .dstate = &_TRACE_VIRTIO_NOTIFY_DSTATE 
};
TraceEvent _TRACE_VIRTIO_SET_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_set_status",
    .sstate = TRACE_VIRTIO_SET_STATUS_ENABLED,
    .dstate = &_TRACE_VIRTIO_SET_STATUS_DSTATE 
};
TraceEvent _TRACE_VIRTIO_RNG_GUEST_NOT_READY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_rng_guest_not_ready",
    .sstate = TRACE_VIRTIO_RNG_GUEST_NOT_READY_ENABLED,
    .dstate = &_TRACE_VIRTIO_RNG_GUEST_NOT_READY_DSTATE 
};
TraceEvent _TRACE_VIRTIO_RNG_PUSHED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_rng_pushed",
    .sstate = TRACE_VIRTIO_RNG_PUSHED_ENABLED,
    .dstate = &_TRACE_VIRTIO_RNG_PUSHED_DSTATE 
};
TraceEvent _TRACE_VIRTIO_RNG_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_rng_request",
    .sstate = TRACE_VIRTIO_RNG_REQUEST_ENABLED,
    .dstate = &_TRACE_VIRTIO_RNG_REQUEST_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BALLOON_BAD_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_balloon_bad_addr",
    .sstate = TRACE_VIRTIO_BALLOON_BAD_ADDR_ENABLED,
    .dstate = &_TRACE_VIRTIO_BALLOON_BAD_ADDR_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_balloon_handle_output",
    .sstate = TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_ENABLED,
    .dstate = &_TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BALLOON_GET_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_balloon_get_config",
    .sstate = TRACE_VIRTIO_BALLOON_GET_CONFIG_ENABLED,
    .dstate = &_TRACE_VIRTIO_BALLOON_GET_CONFIG_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BALLOON_SET_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_balloon_set_config",
    .sstate = TRACE_VIRTIO_BALLOON_SET_CONFIG_ENABLED,
    .dstate = &_TRACE_VIRTIO_BALLOON_SET_CONFIG_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BALLOON_TO_TARGET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_balloon_to_target",
    .sstate = TRACE_VIRTIO_BALLOON_TO_TARGET_ENABLED,
    .dstate = &_TRACE_VIRTIO_BALLOON_TO_TARGET_DSTATE 
};
TraceEvent _TRACE_CS4231_MEM_READL_DREG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cs4231_mem_readl_dreg",
    .sstate = TRACE_CS4231_MEM_READL_DREG_ENABLED,
    .dstate = &_TRACE_CS4231_MEM_READL_DREG_DSTATE 
};
TraceEvent _TRACE_CS4231_MEM_READL_REG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cs4231_mem_readl_reg",
    .sstate = TRACE_CS4231_MEM_READL_REG_ENABLED,
    .dstate = &_TRACE_CS4231_MEM_READL_REG_DSTATE 
};
TraceEvent _TRACE_CS4231_MEM_WRITEL_REG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cs4231_mem_writel_reg",
    .sstate = TRACE_CS4231_MEM_WRITEL_REG_ENABLED,
    .dstate = &_TRACE_CS4231_MEM_WRITEL_REG_DSTATE 
};
TraceEvent _TRACE_CS4231_MEM_WRITEL_DREG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cs4231_mem_writel_dreg",
    .sstate = TRACE_CS4231_MEM_WRITEL_DREG_ENABLED,
    .dstate = &_TRACE_CS4231_MEM_WRITEL_DREG_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_memory_read",
    .sstate = TRACE_MILKYMIST_AC97_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_memory_write",
    .sstate = TRACE_MILKYMIST_AC97_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_pulse_irq_crrequest",
    .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_pulse_irq_crreply",
    .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_pulse_irq_dmaw",
    .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_pulse_irq_dmar",
    .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_IN_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_in_cb",
    .sstate = TRACE_MILKYMIST_AC97_IN_CB_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_IN_CB_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_in_cb_transferred",
    .sstate = TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_OUT_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_out_cb",
    .sstate = TRACE_MILKYMIST_AC97_OUT_CB_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_OUT_CB_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_ac97_out_cb_transferred",
    .sstate = TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_ENABLED,
    .dstate = &_TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_MER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_mer",
    .sstate = TRACE_ECC_MEM_WRITEL_MER_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_MER_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_MDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_mdr",
    .sstate = TRACE_ECC_MEM_WRITEL_MDR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_MDR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_MFSR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_mfsr",
    .sstate = TRACE_ECC_MEM_WRITEL_MFSR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_MFSR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_VCR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_vcr",
    .sstate = TRACE_ECC_MEM_WRITEL_VCR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_VCR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_DR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_dr",
    .sstate = TRACE_ECC_MEM_WRITEL_DR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_DR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_ECR0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_ecr0",
    .sstate = TRACE_ECC_MEM_WRITEL_ECR0_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_ECR0_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_WRITEL_ECR1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_writel_ecr1",
    .sstate = TRACE_ECC_MEM_WRITEL_ECR1_ENABLED,
    .dstate = &_TRACE_ECC_MEM_WRITEL_ECR1_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_MER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_mer",
    .sstate = TRACE_ECC_MEM_READL_MER_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_MER_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_MDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_mdr",
    .sstate = TRACE_ECC_MEM_READL_MDR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_MDR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_MFSR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_mfsr",
    .sstate = TRACE_ECC_MEM_READL_MFSR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_MFSR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_VCR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_vcr",
    .sstate = TRACE_ECC_MEM_READL_VCR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_VCR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_MFAR0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_mfar0",
    .sstate = TRACE_ECC_MEM_READL_MFAR0_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_MFAR0_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_MFAR1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_mfar1",
    .sstate = TRACE_ECC_MEM_READL_MFAR1_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_MFAR1_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_DR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_dr",
    .sstate = TRACE_ECC_MEM_READL_DR_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_DR_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_ECR0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_ecr0",
    .sstate = TRACE_ECC_MEM_READL_ECR0_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_ECR0_DSTATE 
};
TraceEvent _TRACE_ECC_MEM_READL_ECR1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_mem_readl_ecr1",
    .sstate = TRACE_ECC_MEM_READL_ECR1_ENABLED,
    .dstate = &_TRACE_ECC_MEM_READL_ECR1_DSTATE 
};
TraceEvent _TRACE_ECC_DIAG_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_diag_mem_writeb",
    .sstate = TRACE_ECC_DIAG_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_ECC_DIAG_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_ECC_DIAG_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ecc_diag_mem_readb",
    .sstate = TRACE_ECC_DIAG_MEM_READB_ENABLED,
    .dstate = &_TRACE_ECC_DIAG_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_misc_update_irq_raise",
    .sstate = TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_ENABLED,
    .dstate = &_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_DSTATE 
};
TraceEvent _TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_misc_update_irq_lower",
    .sstate = TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_ENABLED,
    .dstate = &_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_DSTATE 
};
TraceEvent _TRACE_SLAVIO_SET_POWER_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_set_power_fail",
    .sstate = TRACE_SLAVIO_SET_POWER_FAIL_ENABLED,
    .dstate = &_TRACE_SLAVIO_SET_POWER_FAIL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_CFG_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_cfg_mem_writeb",
    .sstate = TRACE_SLAVIO_CFG_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_SLAVIO_CFG_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_CFG_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_cfg_mem_readb",
    .sstate = TRACE_SLAVIO_CFG_MEM_READB_ENABLED,
    .dstate = &_TRACE_SLAVIO_CFG_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_DIAG_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_diag_mem_writeb",
    .sstate = TRACE_SLAVIO_DIAG_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_SLAVIO_DIAG_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_DIAG_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_diag_mem_readb",
    .sstate = TRACE_SLAVIO_DIAG_MEM_READB_ENABLED,
    .dstate = &_TRACE_SLAVIO_DIAG_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_MDM_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_mdm_mem_writeb",
    .sstate = TRACE_SLAVIO_MDM_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_SLAVIO_MDM_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_MDM_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_mdm_mem_readb",
    .sstate = TRACE_SLAVIO_MDM_MEM_READB_ENABLED,
    .dstate = &_TRACE_SLAVIO_MDM_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_AUX1_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_aux1_mem_writeb",
    .sstate = TRACE_SLAVIO_AUX1_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_SLAVIO_AUX1_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_AUX1_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_aux1_mem_readb",
    .sstate = TRACE_SLAVIO_AUX1_MEM_READB_ENABLED,
    .dstate = &_TRACE_SLAVIO_AUX1_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_AUX2_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_aux2_mem_writeb",
    .sstate = TRACE_SLAVIO_AUX2_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_SLAVIO_AUX2_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_AUX2_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_aux2_mem_readb",
    .sstate = TRACE_SLAVIO_AUX2_MEM_READB_ENABLED,
    .dstate = &_TRACE_SLAVIO_AUX2_MEM_READB_DSTATE 
};
TraceEvent _TRACE_APC_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apc_mem_writeb",
    .sstate = TRACE_APC_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_APC_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_APC_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "apc_mem_readb",
    .sstate = TRACE_APC_MEM_READB_ENABLED,
    .dstate = &_TRACE_APC_MEM_READB_DSTATE 
};
TraceEvent _TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_sysctrl_mem_writel",
    .sstate = TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_SYSCTRL_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_sysctrl_mem_readl",
    .sstate = TRACE_SLAVIO_SYSCTRL_MEM_READL_ENABLED,
    .dstate = &_TRACE_SLAVIO_SYSCTRL_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_LED_MEM_WRITEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_led_mem_writew",
    .sstate = TRACE_SLAVIO_LED_MEM_WRITEW_ENABLED,
    .dstate = &_TRACE_SLAVIO_LED_MEM_WRITEW_DSTATE 
};
TraceEvent _TRACE_SLAVIO_LED_MEM_READW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_led_mem_readw",
    .sstate = TRACE_SLAVIO_LED_MEM_READW_ENABLED,
    .dstate = &_TRACE_SLAVIO_LED_MEM_READW_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_HPDMC_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_hpdmc_memory_read",
    .sstate = TRACE_MILKYMIST_HPDMC_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_HPDMC_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_hpdmc_memory_write",
    .sstate = TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_PFPU_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_pfpu_memory_read",
    .sstate = TRACE_MILKYMIST_PFPU_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_PFPU_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_PFPU_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_pfpu_memory_write",
    .sstate = TRACE_MILKYMIST_PFPU_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_PFPU_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_PFPU_VECTOUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_pfpu_vectout",
    .sstate = TRACE_MILKYMIST_PFPU_VECTOUT_ENABLED,
    .dstate = &_TRACE_MILKYMIST_PFPU_VECTOUT_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_PFPU_PULSE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_pfpu_pulse_irq",
    .sstate = TRACE_MILKYMIST_PFPU_PULSE_IRQ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_PFPU_PULSE_IRQ_DSTATE 
};
TraceEvent _TRACE_ASPEED_SCU_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_scu_write",
    .sstate = TRACE_ASPEED_SCU_WRITE_ENABLED,
    .dstate = &_TRACE_ASPEED_SCU_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_PACKET_STATE_CHANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_packet_state_change",
    .sstate = TRACE_USB_PACKET_STATE_CHANGE_ENABLED,
    .dstate = &_TRACE_USB_PACKET_STATE_CHANGE_DSTATE 
};
TraceEvent _TRACE_USB_PACKET_STATE_FAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_packet_state_fault",
    .sstate = TRACE_USB_PACKET_STATE_FAULT_ENABLED,
    .dstate = &_TRACE_USB_PACKET_STATE_FAULT_DSTATE 
};
TraceEvent _TRACE_USB_PORT_CLAIM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_port_claim",
    .sstate = TRACE_USB_PORT_CLAIM_ENABLED,
    .dstate = &_TRACE_USB_PORT_CLAIM_DSTATE 
};
TraceEvent _TRACE_USB_PORT_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_port_attach",
    .sstate = TRACE_USB_PORT_ATTACH_ENABLED,
    .dstate = &_TRACE_USB_PORT_ATTACH_DSTATE 
};
TraceEvent _TRACE_USB_PORT_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_port_detach",
    .sstate = TRACE_USB_PORT_DETACH_ENABLED,
    .dstate = &_TRACE_USB_PORT_DETACH_DSTATE 
};
TraceEvent _TRACE_USB_PORT_RELEASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_port_release",
    .sstate = TRACE_USB_PORT_RELEASE_ENABLED,
    .dstate = &_TRACE_USB_PORT_RELEASE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_READ_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_read_failed",
    .sstate = TRACE_USB_OHCI_ISO_TD_READ_FAILED_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_READ_FAILED_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_HEAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_head",
    .sstate = TRACE_USB_OHCI_ISO_TD_HEAD_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_HEAD_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_head_offset",
    .sstate = TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_relative_frame_number_neg",
    .sstate = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_relative_frame_number_big",
    .sstate = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_bad_direction",
    .sstate = TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_bad_bp_be",
    .sstate = TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_bad_cc_not_accessed",
    .sstate = TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_bad_cc_overrun",
    .sstate = TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_SO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_so",
    .sstate = TRACE_USB_OHCI_ISO_TD_SO_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_SO_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_data_overrun",
    .sstate = TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_data_underrun",
    .sstate = TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_NAK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_nak",
    .sstate = TRACE_USB_OHCI_ISO_TD_NAK_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_NAK_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_iso_td_bad_response",
    .sstate = TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PORT_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_port_attach",
    .sstate = TRACE_USB_OHCI_PORT_ATTACH_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PORT_ATTACH_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PORT_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_port_detach",
    .sstate = TRACE_USB_OHCI_PORT_DETACH_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PORT_DETACH_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PORT_WAKEUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_port_wakeup",
    .sstate = TRACE_USB_OHCI_PORT_WAKEUP_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PORT_WAKEUP_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PORT_SUSPEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_port_suspend",
    .sstate = TRACE_USB_OHCI_PORT_SUSPEND_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PORT_SUSPEND_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PORT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_port_reset",
    .sstate = TRACE_USB_OHCI_PORT_RESET_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PORT_RESET_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_REMOTE_WAKEUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_remote_wakeup",
    .sstate = TRACE_USB_OHCI_REMOTE_WAKEUP_ENABLED,
    .dstate = &_TRACE_USB_OHCI_REMOTE_WAKEUP_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_reset",
    .sstate = TRACE_USB_OHCI_RESET_ENABLED,
    .dstate = &_TRACE_USB_OHCI_RESET_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_start",
    .sstate = TRACE_USB_OHCI_START_ENABLED,
    .dstate = &_TRACE_USB_OHCI_START_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_RESUME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_resume",
    .sstate = TRACE_USB_OHCI_RESUME_ENABLED,
    .dstate = &_TRACE_USB_OHCI_RESUME_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_stop",
    .sstate = TRACE_USB_OHCI_STOP_ENABLED,
    .dstate = &_TRACE_USB_OHCI_STOP_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_exit",
    .sstate = TRACE_USB_OHCI_EXIT_ENABLED,
    .dstate = &_TRACE_USB_OHCI_EXIT_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_SET_CTL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_set_ctl",
    .sstate = TRACE_USB_OHCI_SET_CTL_ENABLED,
    .dstate = &_TRACE_USB_OHCI_SET_CTL_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_UNDERRUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_underrun",
    .sstate = TRACE_USB_OHCI_TD_UNDERRUN_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_UNDERRUN_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_DEV_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_dev_error",
    .sstate = TRACE_USB_OHCI_TD_DEV_ERROR_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_DEV_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_NAK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_nak",
    .sstate = TRACE_USB_OHCI_TD_NAK_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_NAK_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_STALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_stall",
    .sstate = TRACE_USB_OHCI_TD_STALL_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_STALL_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_BABBLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_babble",
    .sstate = TRACE_USB_OHCI_TD_BABBLE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_BABBLE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_bad_device_response",
    .sstate = TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_READ_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_read_error",
    .sstate = TRACE_USB_OHCI_TD_READ_ERROR_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_READ_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_BAD_DIRECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_bad_direction",
    .sstate = TRACE_USB_OHCI_TD_BAD_DIRECTION_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_BAD_DIRECTION_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_SKIP_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_skip_async",
    .sstate = TRACE_USB_OHCI_TD_SKIP_ASYNC_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_SKIP_ASYNC_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_PKT_HDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_pkt_hdr",
    .sstate = TRACE_USB_OHCI_TD_PKT_HDR_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_PKT_HDR_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_PKT_SHORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_pkt_short",
    .sstate = TRACE_USB_OHCI_TD_PKT_SHORT_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_PKT_SHORT_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_PKT_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_pkt_full",
    .sstate = TRACE_USB_OHCI_TD_PKT_FULL_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_PKT_FULL_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_TOO_MANY_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_too_many_pending",
    .sstate = TRACE_USB_OHCI_TD_TOO_MANY_PENDING_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_TOO_MANY_PENDING_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_TD_PACKET_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_td_packet_status",
    .sstate = TRACE_USB_OHCI_TD_PACKET_STATUS_ENABLED,
    .dstate = &_TRACE_USB_OHCI_TD_PACKET_STATUS_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ED_READ_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_ed_read_error",
    .sstate = TRACE_USB_OHCI_ED_READ_ERROR_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ED_READ_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ED_PKT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_ed_pkt",
    .sstate = TRACE_USB_OHCI_ED_PKT_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ED_PKT_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ED_PKT_FLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_ed_pkt_flags",
    .sstate = TRACE_USB_OHCI_ED_PKT_FLAGS_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ED_PKT_FLAGS_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_HCCA_READ_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_hcca_read_error",
    .sstate = TRACE_USB_OHCI_HCCA_READ_ERROR_ENABLED,
    .dstate = &_TRACE_USB_OHCI_HCCA_READ_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_MEM_READ_UNALIGNED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_mem_read_unaligned",
    .sstate = TRACE_USB_OHCI_MEM_READ_UNALIGNED_ENABLED,
    .dstate = &_TRACE_USB_OHCI_MEM_READ_UNALIGNED_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_mem_read_bad_offset",
    .sstate = TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_ENABLED,
    .dstate = &_TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_mem_write_unaligned",
    .sstate = TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_ENABLED,
    .dstate = &_TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_mem_write_bad_offset",
    .sstate = TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_ENABLED,
    .dstate = &_TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_PROCESS_LISTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_process_lists",
    .sstate = TRACE_USB_OHCI_PROCESS_LISTS_ENABLED,
    .dstate = &_TRACE_USB_OHCI_PROCESS_LISTS_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_bus_eof_timer_failed",
    .sstate = TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_ENABLED,
    .dstate = &_TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_SET_FRAME_INTERVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_set_frame_interval",
    .sstate = TRACE_USB_OHCI_SET_FRAME_INTERVAL_ENABLED,
    .dstate = &_TRACE_USB_OHCI_SET_FRAME_INTERVAL_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_HUB_POWER_UP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_hub_power_up",
    .sstate = TRACE_USB_OHCI_HUB_POWER_UP_ENABLED,
    .dstate = &_TRACE_USB_OHCI_HUB_POWER_UP_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_HUB_POWER_DOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_hub_power_down",
    .sstate = TRACE_USB_OHCI_HUB_POWER_DOWN_ENABLED,
    .dstate = &_TRACE_USB_OHCI_HUB_POWER_DOWN_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_INIT_TIME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_init_time",
    .sstate = TRACE_USB_OHCI_INIT_TIME_ENABLED,
    .dstate = &_TRACE_USB_OHCI_INIT_TIME_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_DIE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_die",
    .sstate = TRACE_USB_OHCI_DIE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_DIE_DSTATE 
};
TraceEvent _TRACE_USB_OHCI_ASYNC_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ohci_async_complete",
    .sstate = TRACE_USB_OHCI_ASYNC_COMPLETE_ENABLED,
    .dstate = &_TRACE_USB_OHCI_ASYNC_COMPLETE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_reset",
    .sstate = TRACE_USB_EHCI_RESET_ENABLED,
    .dstate = &_TRACE_USB_EHCI_RESET_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_UNREALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_unrealize",
    .sstate = TRACE_USB_EHCI_UNREALIZE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_UNREALIZE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_OPREG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_opreg_read",
    .sstate = TRACE_USB_EHCI_OPREG_READ_ENABLED,
    .dstate = &_TRACE_USB_EHCI_OPREG_READ_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_OPREG_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_opreg_write",
    .sstate = TRACE_USB_EHCI_OPREG_WRITE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_OPREG_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_OPREG_CHANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_opreg_change",
    .sstate = TRACE_USB_EHCI_OPREG_CHANGE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_OPREG_CHANGE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORTSC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_portsc_read",
    .sstate = TRACE_USB_EHCI_PORTSC_READ_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORTSC_READ_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORTSC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_portsc_write",
    .sstate = TRACE_USB_EHCI_PORTSC_WRITE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORTSC_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORTSC_CHANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_portsc_change",
    .sstate = TRACE_USB_EHCI_PORTSC_CHANGE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORTSC_CHANGE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_USBSTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_usbsts",
    .sstate = TRACE_USB_EHCI_USBSTS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_USBSTS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_state",
    .sstate = TRACE_USB_EHCI_STATE_ENABLED,
    .dstate = &_TRACE_USB_EHCI_STATE_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QH_PTRS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qh_ptrs",
    .sstate = TRACE_USB_EHCI_QH_PTRS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QH_PTRS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QH_FIELDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qh_fields",
    .sstate = TRACE_USB_EHCI_QH_FIELDS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QH_FIELDS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QH_BITS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qh_bits",
    .sstate = TRACE_USB_EHCI_QH_BITS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QH_BITS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QTD_PTRS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qtd_ptrs",
    .sstate = TRACE_USB_EHCI_QTD_PTRS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QTD_PTRS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QTD_FIELDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qtd_fields",
    .sstate = TRACE_USB_EHCI_QTD_FIELDS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QTD_FIELDS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QTD_BITS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_qtd_bits",
    .sstate = TRACE_USB_EHCI_QTD_BITS_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QTD_BITS_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_ITD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_itd",
    .sstate = TRACE_USB_EHCI_ITD_ENABLED,
    .dstate = &_TRACE_USB_EHCI_ITD_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_SITD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_sitd",
    .sstate = TRACE_USB_EHCI_SITD_ENABLED,
    .dstate = &_TRACE_USB_EHCI_SITD_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_attach",
    .sstate = TRACE_USB_EHCI_PORT_ATTACH_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_ATTACH_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_detach",
    .sstate = TRACE_USB_EHCI_PORT_DETACH_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_DETACH_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_reset",
    .sstate = TRACE_USB_EHCI_PORT_RESET_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_RESET_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_SUSPEND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_suspend",
    .sstate = TRACE_USB_EHCI_PORT_SUSPEND_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_SUSPEND_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_WAKEUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_wakeup",
    .sstate = TRACE_USB_EHCI_PORT_WAKEUP_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_WAKEUP_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PORT_RESUME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_port_resume",
    .sstate = TRACE_USB_EHCI_PORT_RESUME_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PORT_RESUME_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_QUEUE_ACTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_queue_action",
    .sstate = TRACE_USB_EHCI_QUEUE_ACTION_ENABLED,
    .dstate = &_TRACE_USB_EHCI_QUEUE_ACTION_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_PACKET_ACTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_packet_action",
    .sstate = TRACE_USB_EHCI_PACKET_ACTION_ENABLED,
    .dstate = &_TRACE_USB_EHCI_PACKET_ACTION_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_irq",
    .sstate = TRACE_USB_EHCI_IRQ_ENABLED,
    .dstate = &_TRACE_USB_EHCI_IRQ_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_GUEST_BUG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_guest_bug",
    .sstate = TRACE_USB_EHCI_GUEST_BUG_ENABLED,
    .dstate = &_TRACE_USB_EHCI_GUEST_BUG_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_DOORBELL_RING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_doorbell_ring",
    .sstate = TRACE_USB_EHCI_DOORBELL_RING_ENABLED,
    .dstate = &_TRACE_USB_EHCI_DOORBELL_RING_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_DOORBELL_ACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_doorbell_ack",
    .sstate = TRACE_USB_EHCI_DOORBELL_ACK_ENABLED,
    .dstate = &_TRACE_USB_EHCI_DOORBELL_ACK_DSTATE 
};
TraceEvent _TRACE_USB_EHCI_DMA_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_ehci_dma_error",
    .sstate = TRACE_USB_EHCI_DMA_ERROR_ENABLED,
    .dstate = &_TRACE_USB_EHCI_DMA_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_reset",
    .sstate = TRACE_USB_UHCI_RESET_ENABLED,
    .dstate = &_TRACE_USB_UHCI_RESET_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_exit",
    .sstate = TRACE_USB_UHCI_EXIT_ENABLED,
    .dstate = &_TRACE_USB_UHCI_EXIT_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_SCHEDULE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_schedule_start",
    .sstate = TRACE_USB_UHCI_SCHEDULE_START_ENABLED,
    .dstate = &_TRACE_USB_UHCI_SCHEDULE_START_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_SCHEDULE_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_schedule_stop",
    .sstate = TRACE_USB_UHCI_SCHEDULE_STOP_ENABLED,
    .dstate = &_TRACE_USB_UHCI_SCHEDULE_STOP_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_FRAME_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_frame_start",
    .sstate = TRACE_USB_UHCI_FRAME_START_ENABLED,
    .dstate = &_TRACE_USB_UHCI_FRAME_START_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_frame_stop_bandwidth",
    .sstate = TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_ENABLED,
    .dstate = &_TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_frame_loop_stop_idle",
    .sstate = TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_ENABLED,
    .dstate = &_TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_frame_loop_continue",
    .sstate = TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_ENABLED,
    .dstate = &_TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_MMIO_READW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_mmio_readw",
    .sstate = TRACE_USB_UHCI_MMIO_READW_ENABLED,
    .dstate = &_TRACE_USB_UHCI_MMIO_READW_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_MMIO_WRITEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_mmio_writew",
    .sstate = TRACE_USB_UHCI_MMIO_WRITEW_ENABLED,
    .dstate = &_TRACE_USB_UHCI_MMIO_WRITEW_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_QUEUE_ADD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_queue_add",
    .sstate = TRACE_USB_UHCI_QUEUE_ADD_ENABLED,
    .dstate = &_TRACE_USB_UHCI_QUEUE_ADD_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_QUEUE_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_queue_del",
    .sstate = TRACE_USB_UHCI_QUEUE_DEL_ENABLED,
    .dstate = &_TRACE_USB_UHCI_QUEUE_DEL_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_ADD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_add",
    .sstate = TRACE_USB_UHCI_PACKET_ADD_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_ADD_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_LINK_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_link_async",
    .sstate = TRACE_USB_UHCI_PACKET_LINK_ASYNC_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_LINK_ASYNC_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_unlink_async",
    .sstate = TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_cancel",
    .sstate = TRACE_USB_UHCI_PACKET_CANCEL_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_CANCEL_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_complete_success",
    .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_complete_shortxfer",
    .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_COMPLETE_STALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_complete_stall",
    .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_STALL_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_COMPLETE_STALL_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_complete_babble",
    .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_complete_error",
    .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_PACKET_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_packet_del",
    .sstate = TRACE_USB_UHCI_PACKET_DEL_ENABLED,
    .dstate = &_TRACE_USB_UHCI_PACKET_DEL_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_QH_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_qh_load",
    .sstate = TRACE_USB_UHCI_QH_LOAD_ENABLED,
    .dstate = &_TRACE_USB_UHCI_QH_LOAD_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_TD_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_td_load",
    .sstate = TRACE_USB_UHCI_TD_LOAD_ENABLED,
    .dstate = &_TRACE_USB_UHCI_TD_LOAD_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_TD_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_td_queue",
    .sstate = TRACE_USB_UHCI_TD_QUEUE_ENABLED,
    .dstate = &_TRACE_USB_UHCI_TD_QUEUE_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_TD_NEXTQH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_td_nextqh",
    .sstate = TRACE_USB_UHCI_TD_NEXTQH_ENABLED,
    .dstate = &_TRACE_USB_UHCI_TD_NEXTQH_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_TD_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_td_async",
    .sstate = TRACE_USB_UHCI_TD_ASYNC_ENABLED,
    .dstate = &_TRACE_USB_UHCI_TD_ASYNC_DSTATE 
};
TraceEvent _TRACE_USB_UHCI_TD_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uhci_td_complete",
    .sstate = TRACE_USB_UHCI_TD_COMPLETE_ENABLED,
    .dstate = &_TRACE_USB_UHCI_TD_COMPLETE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_reset",
    .sstate = TRACE_USB_XHCI_RESET_ENABLED,
    .dstate = &_TRACE_USB_XHCI_RESET_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_exit",
    .sstate = TRACE_USB_XHCI_EXIT_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EXIT_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_run",
    .sstate = TRACE_USB_XHCI_RUN_ENABLED,
    .dstate = &_TRACE_USB_XHCI_RUN_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_stop",
    .sstate = TRACE_USB_XHCI_STOP_ENABLED,
    .dstate = &_TRACE_USB_XHCI_STOP_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_CAP_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_cap_read",
    .sstate = TRACE_USB_XHCI_CAP_READ_ENABLED,
    .dstate = &_TRACE_USB_XHCI_CAP_READ_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_OPER_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_oper_read",
    .sstate = TRACE_USB_XHCI_OPER_READ_ENABLED,
    .dstate = &_TRACE_USB_XHCI_OPER_READ_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_PORT_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_port_read",
    .sstate = TRACE_USB_XHCI_PORT_READ_ENABLED,
    .dstate = &_TRACE_USB_XHCI_PORT_READ_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_RUNTIME_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_runtime_read",
    .sstate = TRACE_USB_XHCI_RUNTIME_READ_ENABLED,
    .dstate = &_TRACE_USB_XHCI_RUNTIME_READ_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_DOORBELL_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_doorbell_read",
    .sstate = TRACE_USB_XHCI_DOORBELL_READ_ENABLED,
    .dstate = &_TRACE_USB_XHCI_DOORBELL_READ_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_OPER_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_oper_write",
    .sstate = TRACE_USB_XHCI_OPER_WRITE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_OPER_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_PORT_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_port_write",
    .sstate = TRACE_USB_XHCI_PORT_WRITE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_PORT_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_RUNTIME_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_runtime_write",
    .sstate = TRACE_USB_XHCI_RUNTIME_WRITE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_RUNTIME_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_DOORBELL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_doorbell_write",
    .sstate = TRACE_USB_XHCI_DOORBELL_WRITE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_DOORBELL_WRITE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_IRQ_INTX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_irq_intx",
    .sstate = TRACE_USB_XHCI_IRQ_INTX_ENABLED,
    .dstate = &_TRACE_USB_XHCI_IRQ_INTX_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_IRQ_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_irq_msi",
    .sstate = TRACE_USB_XHCI_IRQ_MSI_ENABLED,
    .dstate = &_TRACE_USB_XHCI_IRQ_MSI_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_IRQ_MSIX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_irq_msix",
    .sstate = TRACE_USB_XHCI_IRQ_MSIX_ENABLED,
    .dstate = &_TRACE_USB_XHCI_IRQ_MSIX_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_IRQ_MSIX_USE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_irq_msix_use",
    .sstate = TRACE_USB_XHCI_IRQ_MSIX_USE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_IRQ_MSIX_USE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_IRQ_MSIX_UNUSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_irq_msix_unuse",
    .sstate = TRACE_USB_XHCI_IRQ_MSIX_UNUSE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_IRQ_MSIX_UNUSE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_QUEUE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_queue_event",
    .sstate = TRACE_USB_XHCI_QUEUE_EVENT_ENABLED,
    .dstate = &_TRACE_USB_XHCI_QUEUE_EVENT_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_FETCH_TRB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_fetch_trb",
    .sstate = TRACE_USB_XHCI_FETCH_TRB_ENABLED,
    .dstate = &_TRACE_USB_XHCI_FETCH_TRB_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_PORT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_port_reset",
    .sstate = TRACE_USB_XHCI_PORT_RESET_ENABLED,
    .dstate = &_TRACE_USB_XHCI_PORT_RESET_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_PORT_LINK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_port_link",
    .sstate = TRACE_USB_XHCI_PORT_LINK_ENABLED,
    .dstate = &_TRACE_USB_XHCI_PORT_LINK_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_PORT_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_port_notify",
    .sstate = TRACE_USB_XHCI_PORT_NOTIFY_ENABLED,
    .dstate = &_TRACE_USB_XHCI_PORT_NOTIFY_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_enable",
    .sstate = TRACE_USB_XHCI_SLOT_ENABLE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_ENABLE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_disable",
    .sstate = TRACE_USB_XHCI_SLOT_DISABLE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_DISABLE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_ADDRESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_address",
    .sstate = TRACE_USB_XHCI_SLOT_ADDRESS_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_ADDRESS_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_CONFIGURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_configure",
    .sstate = TRACE_USB_XHCI_SLOT_CONFIGURE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_CONFIGURE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_EVALUATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_evaluate",
    .sstate = TRACE_USB_XHCI_SLOT_EVALUATE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_EVALUATE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_SLOT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_slot_reset",
    .sstate = TRACE_USB_XHCI_SLOT_RESET_ENABLED,
    .dstate = &_TRACE_USB_XHCI_SLOT_RESET_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_enable",
    .sstate = TRACE_USB_XHCI_EP_ENABLE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_ENABLE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_disable",
    .sstate = TRACE_USB_XHCI_EP_DISABLE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_DISABLE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_SET_DEQUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_set_dequeue",
    .sstate = TRACE_USB_XHCI_EP_SET_DEQUEUE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_SET_DEQUEUE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_KICK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_kick",
    .sstate = TRACE_USB_XHCI_EP_KICK_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_KICK_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_stop",
    .sstate = TRACE_USB_XHCI_EP_STOP_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_STOP_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_reset",
    .sstate = TRACE_USB_XHCI_EP_RESET_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_RESET_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_EP_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_ep_state",
    .sstate = TRACE_USB_XHCI_EP_STATE_ENABLED,
    .dstate = &_TRACE_USB_XHCI_EP_STATE_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_start",
    .sstate = TRACE_USB_XHCI_XFER_START_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_START_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_async",
    .sstate = TRACE_USB_XHCI_XFER_ASYNC_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_ASYNC_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_NAK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_nak",
    .sstate = TRACE_USB_XHCI_XFER_NAK_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_NAK_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_RETRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_retry",
    .sstate = TRACE_USB_XHCI_XFER_RETRY_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_RETRY_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_success",
    .sstate = TRACE_USB_XHCI_XFER_SUCCESS_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_SUCCESS_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_XFER_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_xfer_error",
    .sstate = TRACE_USB_XHCI_XFER_ERROR_ENABLED,
    .dstate = &_TRACE_USB_XHCI_XFER_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_XHCI_UNIMPLEMENTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_xhci_unimplemented",
    .sstate = TRACE_USB_XHCI_UNIMPLEMENTED_ENABLED,
    .dstate = &_TRACE_USB_XHCI_UNIMPLEMENTED_DSTATE 
};
TraceEvent _TRACE_USB_DESC_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_device",
    .sstate = TRACE_USB_DESC_DEVICE_ENABLED,
    .dstate = &_TRACE_USB_DESC_DEVICE_DSTATE 
};
TraceEvent _TRACE_USB_DESC_DEVICE_QUALIFIER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_device_qualifier",
    .sstate = TRACE_USB_DESC_DEVICE_QUALIFIER_ENABLED,
    .dstate = &_TRACE_USB_DESC_DEVICE_QUALIFIER_DSTATE 
};
TraceEvent _TRACE_USB_DESC_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_config",
    .sstate = TRACE_USB_DESC_CONFIG_ENABLED,
    .dstate = &_TRACE_USB_DESC_CONFIG_DSTATE 
};
TraceEvent _TRACE_USB_DESC_OTHER_SPEED_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_other_speed_config",
    .sstate = TRACE_USB_DESC_OTHER_SPEED_CONFIG_ENABLED,
    .dstate = &_TRACE_USB_DESC_OTHER_SPEED_CONFIG_DSTATE 
};
TraceEvent _TRACE_USB_DESC_STRING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_string",
    .sstate = TRACE_USB_DESC_STRING_ENABLED,
    .dstate = &_TRACE_USB_DESC_STRING_DSTATE 
};
TraceEvent _TRACE_USB_DESC_BOS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_bos",
    .sstate = TRACE_USB_DESC_BOS_ENABLED,
    .dstate = &_TRACE_USB_DESC_BOS_DSTATE 
};
TraceEvent _TRACE_USB_DESC_MSOS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_desc_msos",
    .sstate = TRACE_USB_DESC_MSOS_ENABLED,
    .dstate = &_TRACE_USB_DESC_MSOS_DSTATE 
};
TraceEvent _TRACE_USB_SET_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_set_addr",
    .sstate = TRACE_USB_SET_ADDR_ENABLED,
    .dstate = &_TRACE_USB_SET_ADDR_DSTATE 
};
TraceEvent _TRACE_USB_SET_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_set_config",
    .sstate = TRACE_USB_SET_CONFIG_ENABLED,
    .dstate = &_TRACE_USB_SET_CONFIG_DSTATE 
};
TraceEvent _TRACE_USB_SET_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_set_interface",
    .sstate = TRACE_USB_SET_INTERFACE_ENABLED,
    .dstate = &_TRACE_USB_SET_INTERFACE_DSTATE 
};
TraceEvent _TRACE_USB_CLEAR_DEVICE_FEATURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_clear_device_feature",
    .sstate = TRACE_USB_CLEAR_DEVICE_FEATURE_ENABLED,
    .dstate = &_TRACE_USB_CLEAR_DEVICE_FEATURE_DSTATE 
};
TraceEvent _TRACE_USB_SET_DEVICE_FEATURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_set_device_feature",
    .sstate = TRACE_USB_SET_DEVICE_FEATURE_ENABLED,
    .dstate = &_TRACE_USB_SET_DEVICE_FEATURE_DSTATE 
};
TraceEvent _TRACE_USB_HUB_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_reset",
    .sstate = TRACE_USB_HUB_RESET_ENABLED,
    .dstate = &_TRACE_USB_HUB_RESET_DSTATE 
};
TraceEvent _TRACE_USB_HUB_CONTROL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_control",
    .sstate = TRACE_USB_HUB_CONTROL_ENABLED,
    .dstate = &_TRACE_USB_HUB_CONTROL_DSTATE 
};
TraceEvent _TRACE_USB_HUB_GET_PORT_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_get_port_status",
    .sstate = TRACE_USB_HUB_GET_PORT_STATUS_ENABLED,
    .dstate = &_TRACE_USB_HUB_GET_PORT_STATUS_DSTATE 
};
TraceEvent _TRACE_USB_HUB_SET_PORT_FEATURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_set_port_feature",
    .sstate = TRACE_USB_HUB_SET_PORT_FEATURE_ENABLED,
    .dstate = &_TRACE_USB_HUB_SET_PORT_FEATURE_DSTATE 
};
TraceEvent _TRACE_USB_HUB_CLEAR_PORT_FEATURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_clear_port_feature",
    .sstate = TRACE_USB_HUB_CLEAR_PORT_FEATURE_ENABLED,
    .dstate = &_TRACE_USB_HUB_CLEAR_PORT_FEATURE_DSTATE 
};
TraceEvent _TRACE_USB_HUB_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_attach",
    .sstate = TRACE_USB_HUB_ATTACH_ENABLED,
    .dstate = &_TRACE_USB_HUB_ATTACH_DSTATE 
};
TraceEvent _TRACE_USB_HUB_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_detach",
    .sstate = TRACE_USB_HUB_DETACH_ENABLED,
    .dstate = &_TRACE_USB_HUB_DETACH_DSTATE 
};
TraceEvent _TRACE_USB_HUB_STATUS_REPORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_hub_status_report",
    .sstate = TRACE_USB_HUB_STATUS_REPORT_ENABLED,
    .dstate = &_TRACE_USB_HUB_STATUS_REPORT_DSTATE 
};
TraceEvent _TRACE_USB_UAS_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_reset",
    .sstate = TRACE_USB_UAS_RESET_ENABLED,
    .dstate = &_TRACE_USB_UAS_RESET_DSTATE 
};
TraceEvent _TRACE_USB_UAS_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_command",
    .sstate = TRACE_USB_UAS_COMMAND_ENABLED,
    .dstate = &_TRACE_USB_UAS_COMMAND_DSTATE 
};
TraceEvent _TRACE_USB_UAS_RESPONSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_response",
    .sstate = TRACE_USB_UAS_RESPONSE_ENABLED,
    .dstate = &_TRACE_USB_UAS_RESPONSE_DSTATE 
};
TraceEvent _TRACE_USB_UAS_SENSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_sense",
    .sstate = TRACE_USB_UAS_SENSE_ENABLED,
    .dstate = &_TRACE_USB_UAS_SENSE_DSTATE 
};
TraceEvent _TRACE_USB_UAS_READ_READY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_read_ready",
    .sstate = TRACE_USB_UAS_READ_READY_ENABLED,
    .dstate = &_TRACE_USB_UAS_READ_READY_DSTATE 
};
TraceEvent _TRACE_USB_UAS_WRITE_READY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_write_ready",
    .sstate = TRACE_USB_UAS_WRITE_READY_ENABLED,
    .dstate = &_TRACE_USB_UAS_WRITE_READY_DSTATE 
};
TraceEvent _TRACE_USB_UAS_XFER_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_xfer_data",
    .sstate = TRACE_USB_UAS_XFER_DATA_ENABLED,
    .dstate = &_TRACE_USB_UAS_XFER_DATA_DSTATE 
};
TraceEvent _TRACE_USB_UAS_SCSI_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_scsi_data",
    .sstate = TRACE_USB_UAS_SCSI_DATA_ENABLED,
    .dstate = &_TRACE_USB_UAS_SCSI_DATA_DSTATE 
};
TraceEvent _TRACE_USB_UAS_SCSI_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_scsi_complete",
    .sstate = TRACE_USB_UAS_SCSI_COMPLETE_ENABLED,
    .dstate = &_TRACE_USB_UAS_SCSI_COMPLETE_DSTATE 
};
TraceEvent _TRACE_USB_UAS_TMF_ABORT_TASK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_tmf_abort_task",
    .sstate = TRACE_USB_UAS_TMF_ABORT_TASK_ENABLED,
    .dstate = &_TRACE_USB_UAS_TMF_ABORT_TASK_DSTATE 
};
TraceEvent _TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_tmf_logical_unit_reset",
    .sstate = TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_ENABLED,
    .dstate = &_TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_DSTATE 
};
TraceEvent _TRACE_USB_UAS_TMF_UNSUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_uas_tmf_unsupported",
    .sstate = TRACE_USB_UAS_TMF_UNSUPPORTED_ENABLED,
    .dstate = &_TRACE_USB_UAS_TMF_UNSUPPORTED_DSTATE 
};
TraceEvent _TRACE_USB_MTP_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_reset",
    .sstate = TRACE_USB_MTP_RESET_ENABLED,
    .dstate = &_TRACE_USB_MTP_RESET_DSTATE 
};
TraceEvent _TRACE_USB_MTP_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_command",
    .sstate = TRACE_USB_MTP_COMMAND_ENABLED,
    .dstate = &_TRACE_USB_MTP_COMMAND_DSTATE 
};
TraceEvent _TRACE_USB_MTP_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_success",
    .sstate = TRACE_USB_MTP_SUCCESS_ENABLED,
    .dstate = &_TRACE_USB_MTP_SUCCESS_DSTATE 
};
TraceEvent _TRACE_USB_MTP_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_error",
    .sstate = TRACE_USB_MTP_ERROR_ENABLED,
    .dstate = &_TRACE_USB_MTP_ERROR_DSTATE 
};
TraceEvent _TRACE_USB_MTP_DATA_IN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_data_in",
    .sstate = TRACE_USB_MTP_DATA_IN_ENABLED,
    .dstate = &_TRACE_USB_MTP_DATA_IN_DSTATE 
};
TraceEvent _TRACE_USB_MTP_XFER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_xfer",
    .sstate = TRACE_USB_MTP_XFER_ENABLED,
    .dstate = &_TRACE_USB_MTP_XFER_DSTATE 
};
TraceEvent _TRACE_USB_MTP_NAK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_nak",
    .sstate = TRACE_USB_MTP_NAK_ENABLED,
    .dstate = &_TRACE_USB_MTP_NAK_DSTATE 
};
TraceEvent _TRACE_USB_MTP_STALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_stall",
    .sstate = TRACE_USB_MTP_STALL_ENABLED,
    .dstate = &_TRACE_USB_MTP_STALL_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_DEVICE_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_device_info",
    .sstate = TRACE_USB_MTP_OP_GET_DEVICE_INFO_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_DEVICE_INFO_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_OPEN_SESSION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_open_session",
    .sstate = TRACE_USB_MTP_OP_OPEN_SESSION_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_OPEN_SESSION_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_CLOSE_SESSION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_close_session",
    .sstate = TRACE_USB_MTP_OP_CLOSE_SESSION_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_CLOSE_SESSION_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_STORAGE_IDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_storage_ids",
    .sstate = TRACE_USB_MTP_OP_GET_STORAGE_IDS_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_STORAGE_IDS_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_STORAGE_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_storage_info",
    .sstate = TRACE_USB_MTP_OP_GET_STORAGE_INFO_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_STORAGE_INFO_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_NUM_OBJECTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_num_objects",
    .sstate = TRACE_USB_MTP_OP_GET_NUM_OBJECTS_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_NUM_OBJECTS_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_object_handles",
    .sstate = TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_OBJECT_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_object_info",
    .sstate = TRACE_USB_MTP_OP_GET_OBJECT_INFO_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_OBJECT_INFO_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_OBJECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_object",
    .sstate = TRACE_USB_MTP_OP_GET_OBJECT_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_OBJECT_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_get_partial_object",
    .sstate = TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OP_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_op_unknown",
    .sstate = TRACE_USB_MTP_OP_UNKNOWN_ENABLED,
    .dstate = &_TRACE_USB_MTP_OP_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OBJECT_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_object_alloc",
    .sstate = TRACE_USB_MTP_OBJECT_ALLOC_ENABLED,
    .dstate = &_TRACE_USB_MTP_OBJECT_ALLOC_DSTATE 
};
TraceEvent _TRACE_USB_MTP_OBJECT_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_object_free",
    .sstate = TRACE_USB_MTP_OBJECT_FREE_ENABLED,
    .dstate = &_TRACE_USB_MTP_OBJECT_FREE_DSTATE 
};
TraceEvent _TRACE_USB_MTP_ADD_CHILD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_add_child",
    .sstate = TRACE_USB_MTP_ADD_CHILD_ENABLED,
    .dstate = &_TRACE_USB_MTP_ADD_CHILD_DSTATE 
};
TraceEvent _TRACE_USB_MTP_INOTIFY_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_mtp_inotify_event",
    .sstate = TRACE_USB_MTP_INOTIFY_EVENT_ENABLED,
    .dstate = &_TRACE_USB_MTP_INOTIFY_EVENT_DSTATE 
};
TraceEvent _TRACE_USB_HOST_OPEN_STARTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_open_started",
    .sstate = TRACE_USB_HOST_OPEN_STARTED_ENABLED,
    .dstate = &_TRACE_USB_HOST_OPEN_STARTED_DSTATE 
};
TraceEvent _TRACE_USB_HOST_OPEN_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_open_success",
    .sstate = TRACE_USB_HOST_OPEN_SUCCESS_ENABLED,
    .dstate = &_TRACE_USB_HOST_OPEN_SUCCESS_DSTATE 
};
TraceEvent _TRACE_USB_HOST_OPEN_FAILURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_open_failure",
    .sstate = TRACE_USB_HOST_OPEN_FAILURE_ENABLED,
    .dstate = &_TRACE_USB_HOST_OPEN_FAILURE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_CLOSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_close",
    .sstate = TRACE_USB_HOST_CLOSE_ENABLED,
    .dstate = &_TRACE_USB_HOST_CLOSE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_ATTACH_KERNEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_attach_kernel",
    .sstate = TRACE_USB_HOST_ATTACH_KERNEL_ENABLED,
    .dstate = &_TRACE_USB_HOST_ATTACH_KERNEL_DSTATE 
};
TraceEvent _TRACE_USB_HOST_DETACH_KERNEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_detach_kernel",
    .sstate = TRACE_USB_HOST_DETACH_KERNEL_ENABLED,
    .dstate = &_TRACE_USB_HOST_DETACH_KERNEL_DSTATE 
};
TraceEvent _TRACE_USB_HOST_SET_ADDRESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_set_address",
    .sstate = TRACE_USB_HOST_SET_ADDRESS_ENABLED,
    .dstate = &_TRACE_USB_HOST_SET_ADDRESS_DSTATE 
};
TraceEvent _TRACE_USB_HOST_SET_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_set_config",
    .sstate = TRACE_USB_HOST_SET_CONFIG_ENABLED,
    .dstate = &_TRACE_USB_HOST_SET_CONFIG_DSTATE 
};
TraceEvent _TRACE_USB_HOST_SET_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_set_interface",
    .sstate = TRACE_USB_HOST_SET_INTERFACE_ENABLED,
    .dstate = &_TRACE_USB_HOST_SET_INTERFACE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_CLAIM_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_claim_interface",
    .sstate = TRACE_USB_HOST_CLAIM_INTERFACE_ENABLED,
    .dstate = &_TRACE_USB_HOST_CLAIM_INTERFACE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_RELEASE_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_release_interface",
    .sstate = TRACE_USB_HOST_RELEASE_INTERFACE_ENABLED,
    .dstate = &_TRACE_USB_HOST_RELEASE_INTERFACE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_REQ_CONTROL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_req_control",
    .sstate = TRACE_USB_HOST_REQ_CONTROL_ENABLED,
    .dstate = &_TRACE_USB_HOST_REQ_CONTROL_DSTATE 
};
TraceEvent _TRACE_USB_HOST_REQ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_req_data",
    .sstate = TRACE_USB_HOST_REQ_DATA_ENABLED,
    .dstate = &_TRACE_USB_HOST_REQ_DATA_DSTATE 
};
TraceEvent _TRACE_USB_HOST_REQ_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_req_complete",
    .sstate = TRACE_USB_HOST_REQ_COMPLETE_ENABLED,
    .dstate = &_TRACE_USB_HOST_REQ_COMPLETE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_REQ_EMULATED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_req_emulated",
    .sstate = TRACE_USB_HOST_REQ_EMULATED_ENABLED,
    .dstate = &_TRACE_USB_HOST_REQ_EMULATED_DSTATE 
};
TraceEvent _TRACE_USB_HOST_REQ_CANCELED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_req_canceled",
    .sstate = TRACE_USB_HOST_REQ_CANCELED_ENABLED,
    .dstate = &_TRACE_USB_HOST_REQ_CANCELED_DSTATE 
};
TraceEvent _TRACE_USB_HOST_ISO_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_iso_start",
    .sstate = TRACE_USB_HOST_ISO_START_ENABLED,
    .dstate = &_TRACE_USB_HOST_ISO_START_DSTATE 
};
TraceEvent _TRACE_USB_HOST_ISO_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_iso_stop",
    .sstate = TRACE_USB_HOST_ISO_STOP_ENABLED,
    .dstate = &_TRACE_USB_HOST_ISO_STOP_DSTATE 
};
TraceEvent _TRACE_USB_HOST_ISO_OUT_OF_BUFS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_iso_out_of_bufs",
    .sstate = TRACE_USB_HOST_ISO_OUT_OF_BUFS_ENABLED,
    .dstate = &_TRACE_USB_HOST_ISO_OUT_OF_BUFS_DSTATE 
};
TraceEvent _TRACE_USB_HOST_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_reset",
    .sstate = TRACE_USB_HOST_RESET_ENABLED,
    .dstate = &_TRACE_USB_HOST_RESET_DSTATE 
};
TraceEvent _TRACE_USB_HOST_AUTO_SCAN_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_auto_scan_enabled",
    .sstate = TRACE_USB_HOST_AUTO_SCAN_ENABLED_ENABLED,
    .dstate = &_TRACE_USB_HOST_AUTO_SCAN_ENABLED_DSTATE 
};
TraceEvent _TRACE_USB_HOST_AUTO_SCAN_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_auto_scan_disabled",
    .sstate = TRACE_USB_HOST_AUTO_SCAN_DISABLED_ENABLED,
    .dstate = &_TRACE_USB_HOST_AUTO_SCAN_DISABLED_DSTATE 
};
TraceEvent _TRACE_USB_HOST_PARSE_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_parse_config",
    .sstate = TRACE_USB_HOST_PARSE_CONFIG_ENABLED,
    .dstate = &_TRACE_USB_HOST_PARSE_CONFIG_DSTATE 
};
TraceEvent _TRACE_USB_HOST_PARSE_INTERFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_parse_interface",
    .sstate = TRACE_USB_HOST_PARSE_INTERFACE_ENABLED,
    .dstate = &_TRACE_USB_HOST_PARSE_INTERFACE_DSTATE 
};
TraceEvent _TRACE_USB_HOST_PARSE_ENDPOINT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_parse_endpoint",
    .sstate = TRACE_USB_HOST_PARSE_ENDPOINT_ENABLED,
    .dstate = &_TRACE_USB_HOST_PARSE_ENDPOINT_DSTATE 
};
TraceEvent _TRACE_USB_HOST_PARSE_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "usb_host_parse_error",
    .sstate = TRACE_USB_HOST_PARSE_ERROR_ENABLED,
    .dstate = &_TRACE_USB_HOST_PARSE_ERROR_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_ALLOC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_alloc",
    .sstate = TRACE_SCSI_REQ_ALLOC_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_ALLOC_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_CANCEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_cancel",
    .sstate = TRACE_SCSI_REQ_CANCEL_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_CANCEL_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_data",
    .sstate = TRACE_SCSI_REQ_DATA_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_DATA_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_DATA_CANCELED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_data_canceled",
    .sstate = TRACE_SCSI_REQ_DATA_CANCELED_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_DATA_CANCELED_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_DEQUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_dequeue",
    .sstate = TRACE_SCSI_REQ_DEQUEUE_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_DEQUEUE_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_CONTINUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_continue",
    .sstate = TRACE_SCSI_REQ_CONTINUE_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_CONTINUE_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_CONTINUE_CANCELED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_continue_canceled",
    .sstate = TRACE_SCSI_REQ_CONTINUE_CANCELED_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_CONTINUE_CANCELED_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_PARSED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_parsed",
    .sstate = TRACE_SCSI_REQ_PARSED_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_PARSED_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_PARSED_LBA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_parsed_lba",
    .sstate = TRACE_SCSI_REQ_PARSED_LBA_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_PARSED_LBA_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_PARSE_BAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_parse_bad",
    .sstate = TRACE_SCSI_REQ_PARSE_BAD_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_PARSE_BAD_DSTATE 
};
TraceEvent _TRACE_SCSI_REQ_BUILD_SENSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_req_build_sense",
    .sstate = TRACE_SCSI_REQ_BUILD_SENSE_ENABLED,
    .dstate = &_TRACE_SCSI_REQ_BUILD_SENSE_DSTATE 
};
TraceEvent _TRACE_SCSI_DEVICE_SET_UA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_device_set_ua",
    .sstate = TRACE_SCSI_DEVICE_SET_UA_ENABLED,
    .dstate = &_TRACE_SCSI_DEVICE_SET_UA_DSTATE 
};
TraceEvent _TRACE_SCSI_REPORT_LUNS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_report_luns",
    .sstate = TRACE_SCSI_REPORT_LUNS_ENABLED,
    .dstate = &_TRACE_SCSI_REPORT_LUNS_DSTATE 
};
TraceEvent _TRACE_SCSI_INQUIRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_inquiry",
    .sstate = TRACE_SCSI_INQUIRY_ENABLED,
    .dstate = &_TRACE_SCSI_INQUIRY_DSTATE 
};
TraceEvent _TRACE_SCSI_TEST_UNIT_READY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_test_unit_ready",
    .sstate = TRACE_SCSI_TEST_UNIT_READY_ENABLED,
    .dstate = &_TRACE_SCSI_TEST_UNIT_READY_DSTATE 
};
TraceEvent _TRACE_SCSI_REQUEST_SENSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "scsi_request_sense",
    .sstate = TRACE_SCSI_REQUEST_SENSE_ENABLED,
    .dstate = &_TRACE_SCSI_REQUEST_SENSE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_COMMAND_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_command_complete",
    .sstate = TRACE_MPTSAS_COMMAND_COMPLETE_ENABLED,
    .dstate = &_TRACE_MPTSAS_COMMAND_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_DIAG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_diag_read",
    .sstate = TRACE_MPTSAS_DIAG_READ_ENABLED,
    .dstate = &_TRACE_MPTSAS_DIAG_READ_DSTATE 
};
TraceEvent _TRACE_MPTSAS_DIAG_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_diag_write",
    .sstate = TRACE_MPTSAS_DIAG_WRITE_ENABLED,
    .dstate = &_TRACE_MPTSAS_DIAG_WRITE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_IRQ_INTX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_irq_intx",
    .sstate = TRACE_MPTSAS_IRQ_INTX_ENABLED,
    .dstate = &_TRACE_MPTSAS_IRQ_INTX_DSTATE 
};
TraceEvent _TRACE_MPTSAS_IRQ_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_irq_msi",
    .sstate = TRACE_MPTSAS_IRQ_MSI_ENABLED,
    .dstate = &_TRACE_MPTSAS_IRQ_MSI_DSTATE 
};
TraceEvent _TRACE_MPTSAS_MMIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_mmio_read",
    .sstate = TRACE_MPTSAS_MMIO_READ_ENABLED,
    .dstate = &_TRACE_MPTSAS_MMIO_READ_DSTATE 
};
TraceEvent _TRACE_MPTSAS_MMIO_UNHANDLED_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_mmio_unhandled_read",
    .sstate = TRACE_MPTSAS_MMIO_UNHANDLED_READ_ENABLED,
    .dstate = &_TRACE_MPTSAS_MMIO_UNHANDLED_READ_DSTATE 
};
TraceEvent _TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_mmio_unhandled_write",
    .sstate = TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_ENABLED,
    .dstate = &_TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_MMIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_mmio_write",
    .sstate = TRACE_MPTSAS_MMIO_WRITE_ENABLED,
    .dstate = &_TRACE_MPTSAS_MMIO_WRITE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_PROCESS_MESSAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_process_message",
    .sstate = TRACE_MPTSAS_PROCESS_MESSAGE_ENABLED,
    .dstate = &_TRACE_MPTSAS_PROCESS_MESSAGE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_process_scsi_io_request",
    .sstate = TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_ENABLED,
    .dstate = &_TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_DSTATE 
};
TraceEvent _TRACE_MPTSAS_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_reset",
    .sstate = TRACE_MPTSAS_RESET_ENABLED,
    .dstate = &_TRACE_MPTSAS_RESET_DSTATE 
};
TraceEvent _TRACE_MPTSAS_SCSI_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_scsi_overflow",
    .sstate = TRACE_MPTSAS_SCSI_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MPTSAS_SCSI_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MPTSAS_SGL_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_sgl_overflow",
    .sstate = TRACE_MPTSAS_SGL_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MPTSAS_SGL_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MPTSAS_UNHANDLED_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_unhandled_cmd",
    .sstate = TRACE_MPTSAS_UNHANDLED_CMD_ENABLED,
    .dstate = &_TRACE_MPTSAS_UNHANDLED_CMD_DSTATE 
};
TraceEvent _TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_unhandled_doorbell_cmd",
    .sstate = TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_ENABLED,
    .dstate = &_TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_DSTATE 
};
TraceEvent _TRACE_MPTSAS_CONFIG_SAS_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_config_sas_device",
    .sstate = TRACE_MPTSAS_CONFIG_SAS_DEVICE_ENABLED,
    .dstate = &_TRACE_MPTSAS_CONFIG_SAS_DEVICE_DSTATE 
};
TraceEvent _TRACE_MPTSAS_CONFIG_SAS_PHY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mptsas_config_sas_phy",
    .sstate = TRACE_MPTSAS_CONFIG_SAS_PHY_ENABLED,
    .dstate = &_TRACE_MPTSAS_CONFIG_SAS_PHY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INIT_FIRMWARE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_init_firmware",
    .sstate = TRACE_MEGASAS_INIT_FIRMWARE_ENABLED,
    .dstate = &_TRACE_MEGASAS_INIT_FIRMWARE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INIT_QUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_init_queue",
    .sstate = TRACE_MEGASAS_INIT_QUEUE_ENABLED,
    .dstate = &_TRACE_MEGASAS_INIT_QUEUE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INITQ_MAP_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_initq_map_failed",
    .sstate = TRACE_MEGASAS_INITQ_MAP_FAILED_ENABLED,
    .dstate = &_TRACE_MEGASAS_INITQ_MAP_FAILED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INITQ_MAPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_initq_mapped",
    .sstate = TRACE_MEGASAS_INITQ_MAPPED_ENABLED,
    .dstate = &_TRACE_MEGASAS_INITQ_MAPPED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INITQ_MISMATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_initq_mismatch",
    .sstate = TRACE_MEGASAS_INITQ_MISMATCH_ENABLED,
    .dstate = &_TRACE_MEGASAS_INITQ_MISMATCH_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_MAPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_mapped",
    .sstate = TRACE_MEGASAS_QF_MAPPED_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_MAPPED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_new",
    .sstate = TRACE_MEGASAS_QF_NEW_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_NEW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_BUSY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_busy",
    .sstate = TRACE_MEGASAS_QF_BUSY_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_BUSY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_ENQUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_enqueue",
    .sstate = TRACE_MEGASAS_QF_ENQUEUE_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_ENQUEUE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_update",
    .sstate = TRACE_MEGASAS_QF_UPDATE_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_UPDATE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_MAP_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_map_failed",
    .sstate = TRACE_MEGASAS_QF_MAP_FAILED_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_MAP_FAILED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_COMPLETE_NOIRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_complete_noirq",
    .sstate = TRACE_MEGASAS_QF_COMPLETE_NOIRQ_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_COMPLETE_NOIRQ_DSTATE 
};
TraceEvent _TRACE_MEGASAS_QF_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_qf_complete",
    .sstate = TRACE_MEGASAS_QF_COMPLETE_ENABLED,
    .dstate = &_TRACE_MEGASAS_QF_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_FRAME_BUSY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_frame_busy",
    .sstate = TRACE_MEGASAS_FRAME_BUSY_ENABLED,
    .dstate = &_TRACE_MEGASAS_FRAME_BUSY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_UNHANDLED_FRAME_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_unhandled_frame_cmd",
    .sstate = TRACE_MEGASAS_UNHANDLED_FRAME_CMD_ENABLED,
    .dstate = &_TRACE_MEGASAS_UNHANDLED_FRAME_CMD_DSTATE 
};
TraceEvent _TRACE_MEGASAS_HANDLE_SCSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_handle_scsi",
    .sstate = TRACE_MEGASAS_HANDLE_SCSI_ENABLED,
    .dstate = &_TRACE_MEGASAS_HANDLE_SCSI_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_target_not_present",
    .sstate = TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_invalid_cdb_len",
    .sstate = TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOV_READ_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iov_read_overflow",
    .sstate = TRACE_MEGASAS_IOV_READ_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOV_READ_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOV_WRITE_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iov_write_overflow",
    .sstate = TRACE_MEGASAS_IOV_WRITE_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOV_WRITE_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOV_READ_UNDERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iov_read_underflow",
    .sstate = TRACE_MEGASAS_IOV_READ_UNDERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOV_READ_UNDERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iov_write_underflow",
    .sstate = TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_req_alloc_failed",
    .sstate = TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_READ_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_read_start",
    .sstate = TRACE_MEGASAS_SCSI_READ_START_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_READ_START_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_WRITE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_write_start",
    .sstate = TRACE_MEGASAS_SCSI_WRITE_START_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_WRITE_START_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_NODATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_nodata",
    .sstate = TRACE_MEGASAS_SCSI_NODATA_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_NODATA_DSTATE 
};
TraceEvent _TRACE_MEGASAS_SCSI_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_scsi_complete",
    .sstate = TRACE_MEGASAS_SCSI_COMPLETE_ENABLED,
    .dstate = &_TRACE_MEGASAS_SCSI_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_COMMAND_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_command_complete",
    .sstate = TRACE_MEGASAS_COMMAND_COMPLETE_ENABLED,
    .dstate = &_TRACE_MEGASAS_COMMAND_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_HANDLE_IO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_handle_io",
    .sstate = TRACE_MEGASAS_HANDLE_IO_ENABLED,
    .dstate = &_TRACE_MEGASAS_HANDLE_IO_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_io_target_not_present",
    .sstate = TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_ENABLED,
    .dstate = &_TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IO_READ_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_io_read_start",
    .sstate = TRACE_MEGASAS_IO_READ_START_ENABLED,
    .dstate = &_TRACE_MEGASAS_IO_READ_START_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IO_WRITE_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_io_write_start",
    .sstate = TRACE_MEGASAS_IO_WRITE_START_ENABLED,
    .dstate = &_TRACE_MEGASAS_IO_WRITE_START_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IO_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_io_complete",
    .sstate = TRACE_MEGASAS_IO_COMPLETE_ENABLED,
    .dstate = &_TRACE_MEGASAS_IO_COMPLETE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iovec_sgl_overflow",
    .sstate = TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iovec_sgl_underflow",
    .sstate = TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOVEC_SGL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iovec_sgl_invalid",
    .sstate = TRACE_MEGASAS_IOVEC_SGL_INVALID_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOVEC_SGL_INVALID_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOVEC_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iovec_overflow",
    .sstate = TRACE_MEGASAS_IOVEC_OVERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOVEC_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IOVEC_UNDERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_iovec_underflow",
    .sstate = TRACE_MEGASAS_IOVEC_UNDERFLOW_ENABLED,
    .dstate = &_TRACE_MEGASAS_IOVEC_UNDERFLOW_DSTATE 
};
TraceEvent _TRACE_MEGASAS_HANDLE_DCMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_handle_dcmd",
    .sstate = TRACE_MEGASAS_HANDLE_DCMD_ENABLED,
    .dstate = &_TRACE_MEGASAS_HANDLE_DCMD_DSTATE 
};
TraceEvent _TRACE_MEGASAS_FINISH_DCMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_finish_dcmd",
    .sstate = TRACE_MEGASAS_FINISH_DCMD_ENABLED,
    .dstate = &_TRACE_MEGASAS_FINISH_DCMD_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_req_alloc_failed",
    .sstate = TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_internal_submit",
    .sstate = TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_INTERNAL_FINISH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_internal_finish",
    .sstate = TRACE_MEGASAS_DCMD_INTERNAL_FINISH_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_INTERNAL_FINISH_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_INTERNAL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_internal_invalid",
    .sstate = TRACE_MEGASAS_DCMD_INTERNAL_INVALID_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_INTERNAL_INVALID_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_UNHANDLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_unhandled",
    .sstate = TRACE_MEGASAS_DCMD_UNHANDLED_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_UNHANDLED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_ZERO_SGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_zero_sge",
    .sstate = TRACE_MEGASAS_DCMD_ZERO_SGE_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_ZERO_SGE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_INVALID_SGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_invalid_sge",
    .sstate = TRACE_MEGASAS_DCMD_INVALID_SGE_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_INVALID_SGE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_invalid_xfer_len",
    .sstate = TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_ENTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_enter",
    .sstate = TRACE_MEGASAS_DCMD_ENTER_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_ENTER_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_DUMMY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_dummy",
    .sstate = TRACE_MEGASAS_DCMD_DUMMY_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_DUMMY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_SET_FW_TIME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_set_fw_time",
    .sstate = TRACE_MEGASAS_DCMD_SET_FW_TIME_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_SET_FW_TIME_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_PD_GET_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_pd_get_list",
    .sstate = TRACE_MEGASAS_DCMD_PD_GET_LIST_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_PD_GET_LIST_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_LD_GET_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_ld_get_list",
    .sstate = TRACE_MEGASAS_DCMD_LD_GET_LIST_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_LD_GET_LIST_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_LD_GET_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_ld_get_info",
    .sstate = TRACE_MEGASAS_DCMD_LD_GET_INFO_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_LD_GET_INFO_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_LD_LIST_QUERY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_ld_list_query",
    .sstate = TRACE_MEGASAS_DCMD_LD_LIST_QUERY_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_LD_LIST_QUERY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_PD_GET_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_pd_get_info",
    .sstate = TRACE_MEGASAS_DCMD_PD_GET_INFO_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_PD_GET_INFO_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_PD_LIST_QUERY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_pd_list_query",
    .sstate = TRACE_MEGASAS_DCMD_PD_LIST_QUERY_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_PD_LIST_QUERY_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_RESET_LD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_reset_ld",
    .sstate = TRACE_MEGASAS_DCMD_RESET_LD_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_RESET_LD_DSTATE 
};
TraceEvent _TRACE_MEGASAS_DCMD_UNSUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_dcmd_unsupported",
    .sstate = TRACE_MEGASAS_DCMD_UNSUPPORTED_ENABLED,
    .dstate = &_TRACE_MEGASAS_DCMD_UNSUPPORTED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_ABORT_FRAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_abort_frame",
    .sstate = TRACE_MEGASAS_ABORT_FRAME_ENABLED,
    .dstate = &_TRACE_MEGASAS_ABORT_FRAME_DSTATE 
};
TraceEvent _TRACE_MEGASAS_ABORT_NO_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_abort_no_cmd",
    .sstate = TRACE_MEGASAS_ABORT_NO_CMD_ENABLED,
    .dstate = &_TRACE_MEGASAS_ABORT_NO_CMD_DSTATE 
};
TraceEvent _TRACE_MEGASAS_ABORT_INVALID_CONTEXT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_abort_invalid_context",
    .sstate = TRACE_MEGASAS_ABORT_INVALID_CONTEXT_ENABLED,
    .dstate = &_TRACE_MEGASAS_ABORT_INVALID_CONTEXT_DSTATE 
};
TraceEvent _TRACE_MEGASAS_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_reset",
    .sstate = TRACE_MEGASAS_RESET_ENABLED,
    .dstate = &_TRACE_MEGASAS_RESET_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_init",
    .sstate = TRACE_MEGASAS_INIT_ENABLED,
    .dstate = &_TRACE_MEGASAS_INIT_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MSIX_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_msix_raise",
    .sstate = TRACE_MEGASAS_MSIX_RAISE_ENABLED,
    .dstate = &_TRACE_MEGASAS_MSIX_RAISE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MSI_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_msi_raise",
    .sstate = TRACE_MEGASAS_MSI_RAISE_ENABLED,
    .dstate = &_TRACE_MEGASAS_MSI_RAISE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IRQ_LOWER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_irq_lower",
    .sstate = TRACE_MEGASAS_IRQ_LOWER_ENABLED,
    .dstate = &_TRACE_MEGASAS_IRQ_LOWER_DSTATE 
};
TraceEvent _TRACE_MEGASAS_IRQ_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_irq_raise",
    .sstate = TRACE_MEGASAS_IRQ_RAISE_ENABLED,
    .dstate = &_TRACE_MEGASAS_IRQ_RAISE_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INTR_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_intr_enabled",
    .sstate = TRACE_MEGASAS_INTR_ENABLED_ENABLED,
    .dstate = &_TRACE_MEGASAS_INTR_ENABLED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_INTR_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_intr_disabled",
    .sstate = TRACE_MEGASAS_INTR_DISABLED_ENABLED,
    .dstate = &_TRACE_MEGASAS_INTR_DISABLED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MSIX_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_msix_enabled",
    .sstate = TRACE_MEGASAS_MSIX_ENABLED_ENABLED,
    .dstate = &_TRACE_MEGASAS_MSIX_ENABLED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MSI_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_msi_enabled",
    .sstate = TRACE_MEGASAS_MSI_ENABLED_ENABLED,
    .dstate = &_TRACE_MEGASAS_MSI_ENABLED_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MMIO_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_mmio_readl",
    .sstate = TRACE_MEGASAS_MMIO_READL_ENABLED,
    .dstate = &_TRACE_MEGASAS_MMIO_READL_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MMIO_INVALID_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_mmio_invalid_readl",
    .sstate = TRACE_MEGASAS_MMIO_INVALID_READL_ENABLED,
    .dstate = &_TRACE_MEGASAS_MMIO_INVALID_READL_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MMIO_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_mmio_writel",
    .sstate = TRACE_MEGASAS_MMIO_WRITEL_ENABLED,
    .dstate = &_TRACE_MEGASAS_MMIO_WRITEL_DSTATE 
};
TraceEvent _TRACE_MEGASAS_MMIO_INVALID_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "megasas_mmio_invalid_writel",
    .sstate = TRACE_MEGASAS_MMIO_INVALID_WRITEL_ENABLED,
    .dstate = &_TRACE_MEGASAS_MMIO_INVALID_WRITEL_DSTATE 
};
TraceEvent _TRACE_PVSCSI_RING_INIT_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_ring_init_data",
    .sstate = TRACE_PVSCSI_RING_INIT_DATA_ENABLED,
    .dstate = &_TRACE_PVSCSI_RING_INIT_DATA_DSTATE 
};
TraceEvent _TRACE_PVSCSI_RING_INIT_MSG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_ring_init_msg",
    .sstate = TRACE_PVSCSI_RING_INIT_MSG_ENABLED,
    .dstate = &_TRACE_PVSCSI_RING_INIT_MSG_DSTATE 
};
TraceEvent _TRACE_PVSCSI_RING_FLUSH_CMP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_ring_flush_cmp",
    .sstate = TRACE_PVSCSI_RING_FLUSH_CMP_ENABLED,
    .dstate = &_TRACE_PVSCSI_RING_FLUSH_CMP_DSTATE 
};
TraceEvent _TRACE_PVSCSI_RING_FLUSH_MSG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_ring_flush_msg",
    .sstate = TRACE_PVSCSI_RING_FLUSH_MSG_ENABLED,
    .dstate = &_TRACE_PVSCSI_RING_FLUSH_MSG_DSTATE 
};
TraceEvent _TRACE_PVSCSI_UPDATE_IRQ_LEVEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_update_irq_level",
    .sstate = TRACE_PVSCSI_UPDATE_IRQ_LEVEL_ENABLED,
    .dstate = &_TRACE_PVSCSI_UPDATE_IRQ_LEVEL_DSTATE 
};
TraceEvent _TRACE_PVSCSI_UPDATE_IRQ_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_update_irq_msi",
    .sstate = TRACE_PVSCSI_UPDATE_IRQ_MSI_ENABLED,
    .dstate = &_TRACE_PVSCSI_UPDATE_IRQ_MSI_DSTATE 
};
TraceEvent _TRACE_PVSCSI_CMP_RING_PUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_cmp_ring_put",
    .sstate = TRACE_PVSCSI_CMP_RING_PUT_ENABLED,
    .dstate = &_TRACE_PVSCSI_CMP_RING_PUT_DSTATE 
};
TraceEvent _TRACE_PVSCSI_MSG_RING_PUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_msg_ring_put",
    .sstate = TRACE_PVSCSI_MSG_RING_PUT_ENABLED,
    .dstate = &_TRACE_PVSCSI_MSG_RING_PUT_DSTATE 
};
TraceEvent _TRACE_PVSCSI_COMPLETE_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_complete_request",
    .sstate = TRACE_PVSCSI_COMPLETE_REQUEST_ENABLED,
    .dstate = &_TRACE_PVSCSI_COMPLETE_REQUEST_DSTATE 
};
TraceEvent _TRACE_PVSCSI_GET_SG_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_get_sg_list",
    .sstate = TRACE_PVSCSI_GET_SG_LIST_ENABLED,
    .dstate = &_TRACE_PVSCSI_GET_SG_LIST_DSTATE 
};
TraceEvent _TRACE_PVSCSI_GET_NEXT_SG_ELEM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_get_next_sg_elem",
    .sstate = TRACE_PVSCSI_GET_NEXT_SG_ELEM_ENABLED,
    .dstate = &_TRACE_PVSCSI_GET_NEXT_SG_ELEM_DSTATE 
};
TraceEvent _TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_command_complete_not_found",
    .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_ENABLED,
    .dstate = &_TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_DSTATE 
};
TraceEvent _TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_command_complete_data_run",
    .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_ENABLED,
    .dstate = &_TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_command_complete_sense_len",
    .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_ENABLED,
    .dstate = &_TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_CONVERT_SGLIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_convert_sglist",
    .sstate = TRACE_PVSCSI_CONVERT_SGLIST_ENABLED,
    .dstate = &_TRACE_PVSCSI_CONVERT_SGLIST_DSTATE 
};
TraceEvent _TRACE_PVSCSI_PROCESS_REQ_DESCR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_process_req_descr",
    .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_ENABLED,
    .dstate = &_TRACE_PVSCSI_PROCESS_REQ_DESCR_DSTATE 
};
TraceEvent _TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_process_req_descr_unknown_device",
    .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_ENABLED,
    .dstate = &_TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_DSTATE 
};
TraceEvent _TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_process_req_descr_invalid_dir",
    .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_ENABLED,
    .dstate = &_TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_DSTATE 
};
TraceEvent _TRACE_PVSCSI_PROCESS_IO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_process_io",
    .sstate = TRACE_PVSCSI_PROCESS_IO_ENABLED,
    .dstate = &_TRACE_PVSCSI_PROCESS_IO_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_NOIMPL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_noimpl",
    .sstate = TRACE_PVSCSI_ON_CMD_NOIMPL_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_NOIMPL_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_RESET_DEV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_reset_dev",
    .sstate = TRACE_PVSCSI_ON_CMD_RESET_DEV_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_RESET_DEV_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_ARRIVED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_arrived",
    .sstate = TRACE_PVSCSI_ON_CMD_ARRIVED_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_ARRIVED_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_ABORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_abort",
    .sstate = TRACE_PVSCSI_ON_CMD_ABORT_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_ABORT_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_unknown",
    .sstate = TRACE_PVSCSI_ON_CMD_UNKNOWN_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_on_cmd_unknown_data",
    .sstate = TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_ENABLED,
    .dstate = &_TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_DSTATE 
};
TraceEvent _TRACE_PVSCSI_IO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_io_write",
    .sstate = TRACE_PVSCSI_IO_WRITE_ENABLED,
    .dstate = &_TRACE_PVSCSI_IO_WRITE_DSTATE 
};
TraceEvent _TRACE_PVSCSI_IO_WRITE_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_io_write_unknown",
    .sstate = TRACE_PVSCSI_IO_WRITE_UNKNOWN_ENABLED,
    .dstate = &_TRACE_PVSCSI_IO_WRITE_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_IO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_io_read",
    .sstate = TRACE_PVSCSI_IO_READ_ENABLED,
    .dstate = &_TRACE_PVSCSI_IO_READ_DSTATE 
};
TraceEvent _TRACE_PVSCSI_IO_READ_UNKNOWN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_io_read_unknown",
    .sstate = TRACE_PVSCSI_IO_READ_UNKNOWN_ENABLED,
    .dstate = &_TRACE_PVSCSI_IO_READ_UNKNOWN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_INIT_MSI_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_init_msi_fail",
    .sstate = TRACE_PVSCSI_INIT_MSI_FAIL_ENABLED,
    .dstate = &_TRACE_PVSCSI_INIT_MSI_FAIL_DSTATE 
};
TraceEvent _TRACE_PVSCSI_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_state",
    .sstate = TRACE_PVSCSI_STATE_ENABLED,
    .dstate = &_TRACE_PVSCSI_STATE_DSTATE 
};
TraceEvent _TRACE_PVSCSI_TX_RINGS_PPN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_tx_rings_ppn",
    .sstate = TRACE_PVSCSI_TX_RINGS_PPN_ENABLED,
    .dstate = &_TRACE_PVSCSI_TX_RINGS_PPN_DSTATE 
};
TraceEvent _TRACE_PVSCSI_TX_RINGS_NUM_PAGES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pvscsi_tx_rings_num_pages",
    .sstate = TRACE_PVSCSI_TX_RINGS_NUM_PAGES_ENABLED,
    .dstate = &_TRACE_PVSCSI_TX_RINGS_NUM_PAGES_DSTATE 
};
TraceEvent _TRACE_ESP_ERROR_FIFO_OVERRUN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_error_fifo_overrun",
    .sstate = TRACE_ESP_ERROR_FIFO_OVERRUN_ENABLED,
    .dstate = &_TRACE_ESP_ERROR_FIFO_OVERRUN_DSTATE 
};
TraceEvent _TRACE_ESP_ERROR_UNHANDLED_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_error_unhandled_command",
    .sstate = TRACE_ESP_ERROR_UNHANDLED_COMMAND_ENABLED,
    .dstate = &_TRACE_ESP_ERROR_UNHANDLED_COMMAND_DSTATE 
};
TraceEvent _TRACE_ESP_ERROR_INVALID_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_error_invalid_write",
    .sstate = TRACE_ESP_ERROR_INVALID_WRITE_ENABLED,
    .dstate = &_TRACE_ESP_ERROR_INVALID_WRITE_DSTATE 
};
TraceEvent _TRACE_ESP_RAISE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_raise_irq",
    .sstate = TRACE_ESP_RAISE_IRQ_ENABLED,
    .dstate = &_TRACE_ESP_RAISE_IRQ_DSTATE 
};
TraceEvent _TRACE_ESP_LOWER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_lower_irq",
    .sstate = TRACE_ESP_LOWER_IRQ_ENABLED,
    .dstate = &_TRACE_ESP_LOWER_IRQ_DSTATE 
};
TraceEvent _TRACE_ESP_DMA_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_dma_enable",
    .sstate = TRACE_ESP_DMA_ENABLE_ENABLED,
    .dstate = &_TRACE_ESP_DMA_ENABLE_DSTATE 
};
TraceEvent _TRACE_ESP_DMA_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_dma_disable",
    .sstate = TRACE_ESP_DMA_DISABLE_ENABLED,
    .dstate = &_TRACE_ESP_DMA_DISABLE_DSTATE 
};
TraceEvent _TRACE_ESP_GET_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_get_cmd",
    .sstate = TRACE_ESP_GET_CMD_ENABLED,
    .dstate = &_TRACE_ESP_GET_CMD_DSTATE 
};
TraceEvent _TRACE_ESP_DO_BUSID_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_do_busid_cmd",
    .sstate = TRACE_ESP_DO_BUSID_CMD_ENABLED,
    .dstate = &_TRACE_ESP_DO_BUSID_CMD_DSTATE 
};
TraceEvent _TRACE_ESP_HANDLE_SATN_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_handle_satn_stop",
    .sstate = TRACE_ESP_HANDLE_SATN_STOP_ENABLED,
    .dstate = &_TRACE_ESP_HANDLE_SATN_STOP_DSTATE 
};
TraceEvent _TRACE_ESP_WRITE_RESPONSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_write_response",
    .sstate = TRACE_ESP_WRITE_RESPONSE_ENABLED,
    .dstate = &_TRACE_ESP_WRITE_RESPONSE_DSTATE 
};
TraceEvent _TRACE_ESP_DO_DMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_do_dma",
    .sstate = TRACE_ESP_DO_DMA_ENABLED,
    .dstate = &_TRACE_ESP_DO_DMA_DSTATE 
};
TraceEvent _TRACE_ESP_COMMAND_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_command_complete",
    .sstate = TRACE_ESP_COMMAND_COMPLETE_ENABLED,
    .dstate = &_TRACE_ESP_COMMAND_COMPLETE_DSTATE 
};
TraceEvent _TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_command_complete_unexpected",
    .sstate = TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_ENABLED,
    .dstate = &_TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_DSTATE 
};
TraceEvent _TRACE_ESP_COMMAND_COMPLETE_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_command_complete_fail",
    .sstate = TRACE_ESP_COMMAND_COMPLETE_FAIL_ENABLED,
    .dstate = &_TRACE_ESP_COMMAND_COMPLETE_FAIL_DSTATE 
};
TraceEvent _TRACE_ESP_TRANSFER_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_transfer_data",
    .sstate = TRACE_ESP_TRANSFER_DATA_ENABLED,
    .dstate = &_TRACE_ESP_TRANSFER_DATA_DSTATE 
};
TraceEvent _TRACE_ESP_HANDLE_TI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_handle_ti",
    .sstate = TRACE_ESP_HANDLE_TI_ENABLED,
    .dstate = &_TRACE_ESP_HANDLE_TI_DSTATE 
};
TraceEvent _TRACE_ESP_HANDLE_TI_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_handle_ti_cmd",
    .sstate = TRACE_ESP_HANDLE_TI_CMD_ENABLED,
    .dstate = &_TRACE_ESP_HANDLE_TI_CMD_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_readb",
    .sstate = TRACE_ESP_MEM_READB_ENABLED,
    .dstate = &_TRACE_ESP_MEM_READB_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb",
    .sstate = TRACE_ESP_MEM_WRITEB_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_NOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_nop",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_NOP_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_NOP_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_flush",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_FLUSH_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_FLUSH_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_reset",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_RESET_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_RESET_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_bus_reset",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_ICCS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_iccs",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_ICCS_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_ICCS_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_MSGACC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_msgacc",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_MSGACC_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_MSGACC_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_PAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_pad",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_PAD_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_PAD_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_SATN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_satn",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_SATN_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_SATN_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_RSTATN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_rstatn",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_RSTATN_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_RSTATN_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_SEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_sel",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_SEL_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_SEL_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_SELATN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_selatn",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_SELATN_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_SELATN_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_SELATNS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_selatns",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_SELATNS_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_SELATNS_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_ENSEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_ensel",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_ENSEL_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_ENSEL_DSTATE 
};
TraceEvent _TRACE_ESP_MEM_WRITEB_CMD_DISSEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_mem_writeb_cmd_dissel",
    .sstate = TRACE_ESP_MEM_WRITEB_CMD_DISSEL_ENABLED,
    .dstate = &_TRACE_ESP_MEM_WRITEB_CMD_DISSEL_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_error_invalid_dma_direction",
    .sstate = TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_ENABLED,
    .dstate = &_TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_ERROR_INVALID_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_error_invalid_read",
    .sstate = TRACE_ESP_PCI_ERROR_INVALID_READ_ENABLED,
    .dstate = &_TRACE_ESP_PCI_ERROR_INVALID_READ_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_ERROR_INVALID_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_error_invalid_write",
    .sstate = TRACE_ESP_PCI_ERROR_INVALID_WRITE_ENABLED,
    .dstate = &_TRACE_ESP_PCI_ERROR_INVALID_WRITE_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_error_invalid_write_dma",
    .sstate = TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_ENABLED,
    .dstate = &_TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_read",
    .sstate = TRACE_ESP_PCI_DMA_READ_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_READ_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_write",
    .sstate = TRACE_ESP_PCI_DMA_WRITE_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_WRITE_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_IDLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_idle",
    .sstate = TRACE_ESP_PCI_DMA_IDLE_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_IDLE_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_BLAST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_blast",
    .sstate = TRACE_ESP_PCI_DMA_BLAST_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_BLAST_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_ABORT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_abort",
    .sstate = TRACE_ESP_PCI_DMA_ABORT_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_ABORT_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_DMA_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_dma_start",
    .sstate = TRACE_ESP_PCI_DMA_START_ENABLED,
    .dstate = &_TRACE_ESP_PCI_DMA_START_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_SBAC_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_sbac_read",
    .sstate = TRACE_ESP_PCI_SBAC_READ_ENABLED,
    .dstate = &_TRACE_ESP_PCI_SBAC_READ_DSTATE 
};
TraceEvent _TRACE_ESP_PCI_SBAC_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "esp_pci_sbac_write",
    .sstate = TRACE_ESP_PCI_SBAC_WRITE_ENABLED,
    .dstate = &_TRACE_ESP_PCI_SBAC_WRITE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SEND_RSP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_send_rsp",
    .sstate = TRACE_SPAPR_VSCSI_SEND_RSP_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SEND_RSP_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_NO_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_no_data",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_NO_DATA_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_NO_DATA_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_DIRECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_direct",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_DIRECT_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_DIRECT_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_indirect",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_out_of_range",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_RANGE_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_RANGE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_DMA_READ_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_dma_read_error",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_DMA_READ_ERROR_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_DMA_READ_ERROR_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_SEG_EXT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_indirect_seg_ext",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_SEG_EXT_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_SEG_EXT_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_out_of_desc",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_BOUNDARY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_out_of_desc_boundary",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_BOUNDARY_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_BOUNDARY_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_FETCH_DESC_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_fetch_desc_done",
    .sstate = TRACE_SPAPR_VSCSI_FETCH_DESC_DONE_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_FETCH_DESC_DONE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_srp_indirect_data",
    .sstate = TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_RW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_srp_indirect_data_rw",
    .sstate = TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_RW_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_RW_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_BUF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_srp_indirect_data_buf",
    .sstate = TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_BUF_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_BUF_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SRP_TRANSFER_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_srp_transfer_data",
    .sstate = TRACE_SPAPR_VSCSI_SRP_TRANSFER_DATA_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SRP_TRANSFER_DATA_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_TRANSFER_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_transfer_data",
    .sstate = TRACE_SPAPR_VSCSI_TRANSFER_DATA_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_TRANSFER_DATA_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_command_complete",
    .sstate = TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_command_complete_sense_data1",
    .sstate = TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA1_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA1_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA2_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_command_complete_sense_data2",
    .sstate = TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA2_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA2_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_command_complete_status",
    .sstate = TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_STATUS_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_STATUS_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_SAVE_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_save_request",
    .sstate = TRACE_SPAPR_VSCSI_SAVE_REQUEST_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_SAVE_REQUEST_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_LOAD_REQUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_load_request",
    .sstate = TRACE_SPAPR_VSCSI_LOAD_REQUEST_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_LOAD_REQUEST_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_PROCESS_LOGIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_process_login",
    .sstate = TRACE_SPAPR_VSCSI_PROCESS_LOGIN_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_PROCESS_LOGIN_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_QUEUE_CMD_NO_DRIVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_queue_cmd_no_drive",
    .sstate = TRACE_SPAPR_VSCSI_QUEUE_CMD_NO_DRIVE_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_QUEUE_CMD_NO_DRIVE_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_QUEUE_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_queue_cmd",
    .sstate = TRACE_SPAPR_VSCSI_QUEUE_CMD_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_QUEUE_CMD_DSTATE 
};
TraceEvent _TRACE_SPAPR_VSCSI_DO_CRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vscsi_do_crq",
    .sstate = TRACE_SPAPR_VSCSI_DO_CRQ_ENABLED,
    .dstate = &_TRACE_SPAPR_VSCSI_DO_CRQ_DSTATE 
};
TraceEvent _TRACE_NVRAM_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nvram_read",
    .sstate = TRACE_NVRAM_READ_ENABLED,
    .dstate = &_TRACE_NVRAM_READ_DSTATE 
};
TraceEvent _TRACE_NVRAM_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nvram_write",
    .sstate = TRACE_NVRAM_WRITE_ENABLED,
    .dstate = &_TRACE_NVRAM_WRITE_DSTATE 
};
TraceEvent _TRACE_FW_CFG_SELECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "fw_cfg_select",
    .sstate = TRACE_FW_CFG_SELECT_ENABLED,
    .dstate = &_TRACE_FW_CFG_SELECT_DSTATE 
};
TraceEvent _TRACE_FW_CFG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "fw_cfg_read",
    .sstate = TRACE_FW_CFG_READ_ENABLED,
    .dstate = &_TRACE_FW_CFG_READ_DSTATE 
};
TraceEvent _TRACE_FW_CFG_ADD_FILE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "fw_cfg_add_file",
    .sstate = TRACE_FW_CFG_ADD_FILE_ENABLED,
    .dstate = &_TRACE_FW_CFG_ADD_FILE_DSTATE 
};
TraceEvent _TRACE_JAZZ_LED_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "jazz_led_read",
    .sstate = TRACE_JAZZ_LED_READ_ENABLED,
    .dstate = &_TRACE_JAZZ_LED_READ_DSTATE 
};
TraceEvent _TRACE_JAZZ_LED_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "jazz_led_write",
    .sstate = TRACE_JAZZ_LED_WRITE_ENABLED,
    .dstate = &_TRACE_JAZZ_LED_WRITE_DSTATE 
};
TraceEvent _TRACE_XENFB_MOUSE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xenfb_mouse_event",
    .sstate = TRACE_XENFB_MOUSE_EVENT_ENABLED,
    .dstate = &_TRACE_XENFB_MOUSE_EVENT_DSTATE 
};
TraceEvent _TRACE_XENFB_INPUT_CONNECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xenfb_input_connected",
    .sstate = TRACE_XENFB_INPUT_CONNECTED_ENABLED,
    .dstate = &_TRACE_XENFB_INPUT_CONNECTED_DSTATE 
};
TraceEvent _TRACE_G364FB_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "g364fb_read",
    .sstate = TRACE_G364FB_READ_ENABLED,
    .dstate = &_TRACE_G364FB_READ_DSTATE 
};
TraceEvent _TRACE_G364FB_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "g364fb_write",
    .sstate = TRACE_G364FB_WRITE_ENABLED,
    .dstate = &_TRACE_G364FB_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_TMU2_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_tmu2_memory_read",
    .sstate = TRACE_MILKYMIST_TMU2_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_TMU2_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_TMU2_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_tmu2_memory_write",
    .sstate = TRACE_MILKYMIST_TMU2_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_TMU2_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_TMU2_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_tmu2_start",
    .sstate = TRACE_MILKYMIST_TMU2_START_ENABLED,
    .dstate = &_TRACE_MILKYMIST_TMU2_START_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_TMU2_PULSE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_tmu2_pulse_irq",
    .sstate = TRACE_MILKYMIST_TMU2_PULSE_IRQ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_TMU2_PULSE_IRQ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_VGAFB_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_vgafb_memory_read",
    .sstate = TRACE_MILKYMIST_VGAFB_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_VGAFB_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_vgafb_memory_write",
    .sstate = TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_VMWARE_VALUE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_value_read",
    .sstate = TRACE_VMWARE_VALUE_READ_ENABLED,
    .dstate = &_TRACE_VMWARE_VALUE_READ_DSTATE 
};
TraceEvent _TRACE_VMWARE_VALUE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_value_write",
    .sstate = TRACE_VMWARE_VALUE_WRITE_ENABLED,
    .dstate = &_TRACE_VMWARE_VALUE_WRITE_DSTATE 
};
TraceEvent _TRACE_VMWARE_PALETTE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_palette_read",
    .sstate = TRACE_VMWARE_PALETTE_READ_ENABLED,
    .dstate = &_TRACE_VMWARE_PALETTE_READ_DSTATE 
};
TraceEvent _TRACE_VMWARE_PALETTE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_palette_write",
    .sstate = TRACE_VMWARE_PALETTE_WRITE_ENABLED,
    .dstate = &_TRACE_VMWARE_PALETTE_WRITE_DSTATE 
};
TraceEvent _TRACE_VMWARE_SCRATCH_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_scratch_read",
    .sstate = TRACE_VMWARE_SCRATCH_READ_ENABLED,
    .dstate = &_TRACE_VMWARE_SCRATCH_READ_DSTATE 
};
TraceEvent _TRACE_VMWARE_SCRATCH_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_scratch_write",
    .sstate = TRACE_VMWARE_SCRATCH_WRITE_ENABLED,
    .dstate = &_TRACE_VMWARE_SCRATCH_WRITE_DSTATE 
};
TraceEvent _TRACE_VMWARE_SETMODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vmware_setmode",
    .sstate = TRACE_VMWARE_SETMODE_ENABLED,
    .dstate = &_TRACE_VMWARE_SETMODE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_FEATURES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_features",
    .sstate = TRACE_VIRTIO_GPU_FEATURES_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_FEATURES_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_get_display_info",
    .sstate = TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_GET_CAPS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_get_caps",
    .sstate = TRACE_VIRTIO_GPU_CMD_GET_CAPS_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_GET_CAPS_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_set_scanout",
    .sstate = TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_create_2d",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_create_3d",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_UNREF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_unref",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_UNREF_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_UNREF_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_back_attach",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_back_detach",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_xfer_toh_2d",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_xfer_toh_3d",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_xfer_fromh_3d",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_res_flush",
    .sstate = TRACE_VIRTIO_GPU_CMD_RES_FLUSH_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_ctx_create",
    .sstate = TRACE_VIRTIO_GPU_CMD_CTX_CREATE_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_ctx_destroy",
    .sstate = TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_ctx_res_attach",
    .sstate = TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_ctx_res_detach",
    .sstate = TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_cmd_ctx_submit",
    .sstate = TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_UPDATE_CURSOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_update_cursor",
    .sstate = TRACE_VIRTIO_GPU_UPDATE_CURSOR_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_UPDATE_CURSOR_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_FENCE_CTRL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_fence_ctrl",
    .sstate = TRACE_VIRTIO_GPU_FENCE_CTRL_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_FENCE_CTRL_DSTATE 
};
TraceEvent _TRACE_VIRTIO_GPU_FENCE_RESP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_gpu_fence_resp",
    .sstate = TRACE_VIRTIO_GPU_FENCE_RESP_ENABLED,
    .dstate = &_TRACE_VIRTIO_GPU_FENCE_RESP_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_SET_MM_TIME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_set_mm_time",
    .sstate = TRACE_QXL_INTERFACE_SET_MM_TIME_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_SET_MM_TIME_DSTATE 
};
TraceEvent _TRACE_QXL_IO_WRITE_VGA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_write_vga",
    .sstate = TRACE_QXL_IO_WRITE_VGA_ENABLED,
    .dstate = &_TRACE_QXL_IO_WRITE_VGA_DSTATE 
};
TraceEvent _TRACE_QXL_CREATE_GUEST_PRIMARY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_create_guest_primary",
    .sstate = TRACE_QXL_CREATE_GUEST_PRIMARY_ENABLED,
    .dstate = &_TRACE_QXL_CREATE_GUEST_PRIMARY_DSTATE 
};
TraceEvent _TRACE_QXL_CREATE_GUEST_PRIMARY_REST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_create_guest_primary_rest",
    .sstate = TRACE_QXL_CREATE_GUEST_PRIMARY_REST_ENABLED,
    .dstate = &_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_DSTATE 
};
TraceEvent _TRACE_QXL_DESTROY_PRIMARY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_destroy_primary",
    .sstate = TRACE_QXL_DESTROY_PRIMARY_ENABLED,
    .dstate = &_TRACE_QXL_DESTROY_PRIMARY_DSTATE 
};
TraceEvent _TRACE_QXL_ENTER_VGA_MODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_enter_vga_mode",
    .sstate = TRACE_QXL_ENTER_VGA_MODE_ENABLED,
    .dstate = &_TRACE_QXL_ENTER_VGA_MODE_DSTATE 
};
TraceEvent _TRACE_QXL_EXIT_VGA_MODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_exit_vga_mode",
    .sstate = TRACE_QXL_EXIT_VGA_MODE_ENABLED,
    .dstate = &_TRACE_QXL_EXIT_VGA_MODE_DSTATE 
};
TraceEvent _TRACE_QXL_HARD_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_hard_reset",
    .sstate = TRACE_QXL_HARD_RESET_ENABLED,
    .dstate = &_TRACE_QXL_HARD_RESET_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_async_complete_io",
    .sstate = TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_ATTACH_WORKER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_attach_worker",
    .sstate = TRACE_QXL_INTERFACE_ATTACH_WORKER_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_ATTACH_WORKER_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_GET_INIT_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_get_init_info",
    .sstate = TRACE_QXL_INTERFACE_GET_INIT_INFO_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_GET_INIT_INFO_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_set_compression_level",
    .sstate = TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_update_area_complete",
    .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_update_area_complete_rest",
    .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_update_area_complete_overflow",
    .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_DSTATE 
};
TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interface_update_area_complete_schedule_bh",
    .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_ENABLED,
    .dstate = &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_DSTATE 
};
TraceEvent _TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_destroy_primary_ignored",
    .sstate = TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_ENABLED,
    .dstate = &_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_DSTATE 
};
TraceEvent _TRACE_QXL_IO_LOG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_log",
    .sstate = TRACE_QXL_IO_LOG_ENABLED,
    .dstate = &_TRACE_QXL_IO_LOG_DSTATE 
};
TraceEvent _TRACE_QXL_IO_READ_UNEXPECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_read_unexpected",
    .sstate = TRACE_QXL_IO_READ_UNEXPECTED_ENABLED,
    .dstate = &_TRACE_QXL_IO_READ_UNEXPECTED_DSTATE 
};
TraceEvent _TRACE_QXL_IO_UNEXPECTED_VGA_MODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_unexpected_vga_mode",
    .sstate = TRACE_QXL_IO_UNEXPECTED_VGA_MODE_ENABLED,
    .dstate = &_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_DSTATE 
};
TraceEvent _TRACE_QXL_IO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_io_write",
    .sstate = TRACE_QXL_IO_WRITE_ENABLED,
    .dstate = &_TRACE_QXL_IO_WRITE_DSTATE 
};
TraceEvent _TRACE_QXL_MEMSLOT_ADD_GUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_memslot_add_guest",
    .sstate = TRACE_QXL_MEMSLOT_ADD_GUEST_ENABLED,
    .dstate = &_TRACE_QXL_MEMSLOT_ADD_GUEST_DSTATE 
};
TraceEvent _TRACE_QXL_POST_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_post_load",
    .sstate = TRACE_QXL_POST_LOAD_ENABLED,
    .dstate = &_TRACE_QXL_POST_LOAD_DSTATE 
};
TraceEvent _TRACE_QXL_PRE_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_pre_load",
    .sstate = TRACE_QXL_PRE_LOAD_ENABLED,
    .dstate = &_TRACE_QXL_PRE_LOAD_DSTATE 
};
TraceEvent _TRACE_QXL_PRE_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_pre_save",
    .sstate = TRACE_QXL_PRE_SAVE_ENABLED,
    .dstate = &_TRACE_QXL_PRE_SAVE_DSTATE 
};
TraceEvent _TRACE_QXL_RESET_SURFACES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_reset_surfaces",
    .sstate = TRACE_QXL_RESET_SURFACES_ENABLED,
    .dstate = &_TRACE_QXL_RESET_SURFACES_DSTATE 
};
TraceEvent _TRACE_QXL_RING_COMMAND_CHECK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_command_check",
    .sstate = TRACE_QXL_RING_COMMAND_CHECK_ENABLED,
    .dstate = &_TRACE_QXL_RING_COMMAND_CHECK_DSTATE 
};
TraceEvent _TRACE_QXL_RING_COMMAND_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_command_get",
    .sstate = TRACE_QXL_RING_COMMAND_GET_ENABLED,
    .dstate = &_TRACE_QXL_RING_COMMAND_GET_DSTATE 
};
TraceEvent _TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_command_req_notification",
    .sstate = TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_ENABLED,
    .dstate = &_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_DSTATE 
};
TraceEvent _TRACE_QXL_RING_CURSOR_CHECK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_cursor_check",
    .sstate = TRACE_QXL_RING_CURSOR_CHECK_ENABLED,
    .dstate = &_TRACE_QXL_RING_CURSOR_CHECK_DSTATE 
};
TraceEvent _TRACE_QXL_RING_CURSOR_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_cursor_get",
    .sstate = TRACE_QXL_RING_CURSOR_GET_ENABLED,
    .dstate = &_TRACE_QXL_RING_CURSOR_GET_DSTATE 
};
TraceEvent _TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_cursor_req_notification",
    .sstate = TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_ENABLED,
    .dstate = &_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_DSTATE 
};
TraceEvent _TRACE_QXL_RING_RES_PUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_res_push",
    .sstate = TRACE_QXL_RING_RES_PUSH_ENABLED,
    .dstate = &_TRACE_QXL_RING_RES_PUSH_DSTATE 
};
TraceEvent _TRACE_QXL_RING_RES_PUSH_REST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_res_push_rest",
    .sstate = TRACE_QXL_RING_RES_PUSH_REST_ENABLED,
    .dstate = &_TRACE_QXL_RING_RES_PUSH_REST_DSTATE 
};
TraceEvent _TRACE_QXL_RING_RES_PUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_ring_res_put",
    .sstate = TRACE_QXL_RING_RES_PUT_ENABLED,
    .dstate = &_TRACE_QXL_RING_RES_PUT_DSTATE 
};
TraceEvent _TRACE_QXL_SET_MODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_set_mode",
    .sstate = TRACE_QXL_SET_MODE_ENABLED,
    .dstate = &_TRACE_QXL_SET_MODE_DSTATE 
};
TraceEvent _TRACE_QXL_SOFT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_soft_reset",
    .sstate = TRACE_QXL_SOFT_RESET_ENABLED,
    .dstate = &_TRACE_QXL_SOFT_RESET_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_destroy_surfaces_complete",
    .sstate = TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_destroy_surfaces",
    .sstate = TRACE_QXL_SPICE_DESTROY_SURFACES_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_DESTROY_SURFACES_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_destroy_surface_wait_complete",
    .sstate = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_destroy_surface_wait",
    .sstate = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_flush_surfaces_async",
    .sstate = TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_MONITORS_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_monitors_config",
    .sstate = TRACE_QXL_SPICE_MONITORS_CONFIG_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_MONITORS_CONFIG_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_LOADVM_COMMANDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_loadvm_commands",
    .sstate = TRACE_QXL_SPICE_LOADVM_COMMANDS_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_LOADVM_COMMANDS_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_OOM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_oom",
    .sstate = TRACE_QXL_SPICE_OOM_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_OOM_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_RESET_CURSOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_reset_cursor",
    .sstate = TRACE_QXL_SPICE_RESET_CURSOR_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_RESET_CURSOR_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_RESET_IMAGE_CACHE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_reset_image_cache",
    .sstate = TRACE_QXL_SPICE_RESET_IMAGE_CACHE_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_RESET_MEMSLOTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_reset_memslots",
    .sstate = TRACE_QXL_SPICE_RESET_MEMSLOTS_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_RESET_MEMSLOTS_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_UPDATE_AREA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_update_area",
    .sstate = TRACE_QXL_SPICE_UPDATE_AREA_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_UPDATE_AREA_DSTATE 
};
TraceEvent _TRACE_QXL_SPICE_UPDATE_AREA_REST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_spice_update_area_rest",
    .sstate = TRACE_QXL_SPICE_UPDATE_AREA_REST_ENABLED,
    .dstate = &_TRACE_QXL_SPICE_UPDATE_AREA_REST_DSTATE 
};
TraceEvent _TRACE_QXL_SURFACES_DIRTY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_surfaces_dirty",
    .sstate = TRACE_QXL_SURFACES_DIRTY_ENABLED,
    .dstate = &_TRACE_QXL_SURFACES_DIRTY_DSTATE 
};
TraceEvent _TRACE_QXL_SEND_EVENTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_send_events",
    .sstate = TRACE_QXL_SEND_EVENTS_ENABLED,
    .dstate = &_TRACE_QXL_SEND_EVENTS_DSTATE 
};
TraceEvent _TRACE_QXL_SEND_EVENTS_VM_STOPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_send_events_vm_stopped",
    .sstate = TRACE_QXL_SEND_EVENTS_VM_STOPPED_ENABLED,
    .dstate = &_TRACE_QXL_SEND_EVENTS_VM_STOPPED_DSTATE 
};
TraceEvent _TRACE_QXL_SET_GUEST_BUG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_set_guest_bug",
    .sstate = TRACE_QXL_SET_GUEST_BUG_ENABLED,
    .dstate = &_TRACE_QXL_SET_GUEST_BUG_DSTATE 
};
TraceEvent _TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_interrupt_client_monitors_config",
    .sstate = TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_ENABLED,
    .dstate = &_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_DSTATE 
};
TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_client_monitors_config_unsupported_by_guest",
    .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_ENABLED,
    .dstate = &_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_DSTATE 
};
TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_client_monitors_config_unsupported_by_device",
    .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_ENABLED,
    .dstate = &_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_DSTATE 
};
TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_client_monitors_config_capped",
    .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_ENABLED,
    .dstate = &_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_DSTATE 
};
TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_client_monitors_config_crc",
    .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_ENABLED,
    .dstate = &_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_DSTATE 
};
TraceEvent _TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_set_client_capabilities_unsupported_by_revision",
    .sstate = TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_ENABLED,
    .dstate = &_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_DSTATE 
};
TraceEvent _TRACE_QXL_RENDER_BLIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_render_blit",
    .sstate = TRACE_QXL_RENDER_BLIT_ENABLED,
    .dstate = &_TRACE_QXL_RENDER_BLIT_DSTATE 
};
TraceEvent _TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_render_guest_primary_resized",
    .sstate = TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_ENABLED,
    .dstate = &_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_DSTATE 
};
TraceEvent _TRACE_QXL_RENDER_UPDATE_AREA_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qxl_render_update_area_done",
    .sstate = TRACE_QXL_RENDER_UPDATE_AREA_DONE_ENABLED,
    .dstate = &_TRACE_QXL_RENDER_UPDATE_AREA_DONE_DSTATE 
};
TraceEvent _TRACE_PS2_PUT_KEYCODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_put_keycode",
    .sstate = TRACE_PS2_PUT_KEYCODE_ENABLED,
    .dstate = &_TRACE_PS2_PUT_KEYCODE_DSTATE 
};
TraceEvent _TRACE_PS2_READ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_read_data",
    .sstate = TRACE_PS2_READ_DATA_ENABLED,
    .dstate = &_TRACE_PS2_READ_DATA_DSTATE 
};
TraceEvent _TRACE_PS2_SET_LEDSTATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_set_ledstate",
    .sstate = TRACE_PS2_SET_LEDSTATE_ENABLED,
    .dstate = &_TRACE_PS2_SET_LEDSTATE_DSTATE 
};
TraceEvent _TRACE_PS2_RESET_KEYBOARD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_reset_keyboard",
    .sstate = TRACE_PS2_RESET_KEYBOARD_ENABLED,
    .dstate = &_TRACE_PS2_RESET_KEYBOARD_DSTATE 
};
TraceEvent _TRACE_PS2_WRITE_KEYBOARD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_write_keyboard",
    .sstate = TRACE_PS2_WRITE_KEYBOARD_ENABLED,
    .dstate = &_TRACE_PS2_WRITE_KEYBOARD_DSTATE 
};
TraceEvent _TRACE_PS2_KEYBOARD_SET_TRANSLATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_keyboard_set_translation",
    .sstate = TRACE_PS2_KEYBOARD_SET_TRANSLATION_ENABLED,
    .dstate = &_TRACE_PS2_KEYBOARD_SET_TRANSLATION_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_SEND_PACKET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_send_packet",
    .sstate = TRACE_PS2_MOUSE_SEND_PACKET_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_SEND_PACKET_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_EVENT_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_event_disabled",
    .sstate = TRACE_PS2_MOUSE_EVENT_DISABLED_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_EVENT_DISABLED_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_event",
    .sstate = TRACE_PS2_MOUSE_EVENT_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_EVENT_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_FAKE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_fake_event",
    .sstate = TRACE_PS2_MOUSE_FAKE_EVENT_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_FAKE_EVENT_DSTATE 
};
TraceEvent _TRACE_PS2_WRITE_MOUSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_write_mouse",
    .sstate = TRACE_PS2_WRITE_MOUSE_ENABLED,
    .dstate = &_TRACE_PS2_WRITE_MOUSE_DSTATE 
};
TraceEvent _TRACE_PS2_KBD_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_kbd_reset",
    .sstate = TRACE_PS2_KBD_RESET_ENABLED,
    .dstate = &_TRACE_PS2_KBD_RESET_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_reset",
    .sstate = TRACE_PS2_MOUSE_RESET_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_RESET_DSTATE 
};
TraceEvent _TRACE_PS2_KBD_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_kbd_init",
    .sstate = TRACE_PS2_KBD_INIT_ENABLED,
    .dstate = &_TRACE_PS2_KBD_INIT_DSTATE 
};
TraceEvent _TRACE_PS2_MOUSE_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ps2_mouse_init",
    .sstate = TRACE_PS2_MOUSE_INIT_ENABLED,
    .dstate = &_TRACE_PS2_MOUSE_INIT_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_softusb_memory_read",
    .sstate = TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_softusb_memory_write",
    .sstate = TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SOFTUSB_MEVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_softusb_mevt",
    .sstate = TRACE_MILKYMIST_SOFTUSB_MEVT_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SOFTUSB_MEVT_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SOFTUSB_KEVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_softusb_kevt",
    .sstate = TRACE_MILKYMIST_SOFTUSB_KEVT_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SOFTUSB_KEVT_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_softusb_pulse_irq",
    .sstate = TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_DSTATE 
};
TraceEvent _TRACE_HID_KBD_QUEUE_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hid_kbd_queue_full",
    .sstate = TRACE_HID_KBD_QUEUE_FULL_ENABLED,
    .dstate = &_TRACE_HID_KBD_QUEUE_FULL_DSTATE 
};
TraceEvent _TRACE_VIRTIO_INPUT_QUEUE_FULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_input_queue_full",
    .sstate = TRACE_VIRTIO_INPUT_QUEUE_FULL_ENABLED,
    .dstate = &_TRACE_VIRTIO_INPUT_QUEUE_FULL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_GET_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_get_out",
    .sstate = TRACE_SLAVIO_TIMER_GET_OUT_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_irq",
    .sstate = TRACE_SLAVIO_TIMER_IRQ_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_IRQ_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_readl_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_readl",
    .sstate = TRACE_SLAVIO_TIMER_MEM_READL_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_limit",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_counter_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_status_start",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_status_stop",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_user",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_counter",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_enable",
    .sstate = TRACE_GRLIB_GPTIMER_ENABLE_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_disabled",
    .sstate = TRACE_GRLIB_GPTIMER_DISABLED_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_RESTART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_restart",
    .sstate = TRACE_GRLIB_GPTIMER_RESTART_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_RESTART_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_set_scaler",
    .sstate = TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_HIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_hit",
    .sstate = TRACE_GRLIB_GPTIMER_HIT_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_HIT_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_readl",
    .sstate = TRACE_GRLIB_GPTIMER_READL_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_READL_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_writel",
    .sstate = TRACE_GRLIB_GPTIMER_WRITEL_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_memory_write",
    .sstate = TRACE_LM32_TIMER_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_memory_read",
    .sstate = TRACE_LM32_TIMER_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_HIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_hit",
    .sstate = TRACE_LM32_TIMER_HIT_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_HIT_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_IRQ_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_irq_state",
    .sstate = TRACE_LM32_TIMER_IRQ_STATE_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_IRQ_STATE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_memory_read",
    .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_memory_write",
    .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_icap_write",
    .sstate = TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_start_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_stop_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_start_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_stop_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_pulse_irq_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_pulse_irq_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_enable",
    .sstate = TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_external_clock",
    .sstate = TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_overflow_interrupt",
    .sstate = TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_pulse_enable",
    .sstate = TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_SET_CTRL2_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_set_ctrl2",
    .sstate = TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_SET_VALUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_set_value",
    .sstate = TRACE_ASPEED_TIMER_SET_VALUE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_read",
    .sstate = TRACE_ASPEED_TIMER_READ_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_READ_DSTATE 
};
TraceEvent _TRACE_JAZZIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "jazzio_read",
    .sstate = TRACE_JAZZIO_READ_ENABLED,
    .dstate = &_TRACE_JAZZIO_READ_DSTATE 
};
TraceEvent _TRACE_JAZZIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "jazzio_write",
    .sstate = TRACE_JAZZIO_WRITE_ENABLED,
    .dstate = &_TRACE_JAZZIO_WRITE_DSTATE 
};
TraceEvent _TRACE_RC4030_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rc4030_read",
    .sstate = TRACE_RC4030_READ_ENABLED,
    .dstate = &_TRACE_RC4030_READ_DSTATE 
};
TraceEvent _TRACE_RC4030_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "rc4030_write",
    .sstate = TRACE_RC4030_WRITE_ENABLED,
    .dstate = &_TRACE_RC4030_WRITE_DSTATE 
};
TraceEvent _TRACE_LEDMA_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ledma_memory_read",
    .sstate = TRACE_LEDMA_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_LEDMA_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_LEDMA_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ledma_memory_write",
    .sstate = TRACE_LEDMA_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_LEDMA_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_set_irq_raise",
    .sstate = TRACE_SPARC32_DMA_SET_IRQ_RAISE_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_set_irq_lower",
    .sstate = TRACE_SPARC32_DMA_SET_IRQ_LOWER_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE 
};
TraceEvent _TRACE_ESPDMA_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "espdma_memory_read",
    .sstate = TRACE_ESPDMA_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_ESPDMA_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_ESPDMA_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "espdma_memory_write",
    .sstate = TRACE_ESPDMA_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_ESPDMA_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_mem_readl",
    .sstate = TRACE_SPARC32_DMA_MEM_READL_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_mem_writel",
    .sstate = TRACE_SPARC32_DMA_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_enable_raise",
    .sstate = TRACE_SPARC32_DMA_ENABLE_RAISE_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE 
};
TraceEvent _TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sparc32_dma_enable_lower",
    .sstate = TRACE_SPARC32_DMA_ENABLE_LOWER_ENABLED,
    .dstate = &_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_mem_readl",
    .sstate = TRACE_SUN4M_IOMMU_MEM_READL_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_mem_writel",
    .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_mem_writel_ctrl",
    .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_mem_writel_tlbflush",
    .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_mem_writel_pgflush",
    .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_page_get_flags",
    .sstate = TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_translate_pa",
    .sstate = TRACE_SUN4M_IOMMU_TRANSLATE_PA_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE 
};
TraceEvent _TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_iommu_bad_addr",
    .sstate = TRACE_SUN4M_IOMMU_BAD_ADDR_ENABLED,
    .dstate = &_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE 
};
TraceEvent _TRACE_I8257_UNREGISTERED_DMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "i8257_unregistered_dma",
    .sstate = TRACE_I8257_UNREGISTERED_DMA_ENABLED,
    .dstate = &_TRACE_I8257_UNREGISTERED_DMA_DSTATE 
};
TraceEvent _TRACE_SUN4M_CPU_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_cpu_interrupt",
    .sstate = TRACE_SUN4M_CPU_INTERRUPT_ENABLED,
    .dstate = &_TRACE_SUN4M_CPU_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_SUN4M_CPU_RESET_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_cpu_reset_interrupt",
    .sstate = TRACE_SUN4M_CPU_RESET_INTERRUPT_ENABLED,
    .dstate = &_TRACE_SUN4M_CPU_RESET_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_SUN4M_CPU_SET_IRQ_RAISE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_cpu_set_irq_raise",
    .sstate = TRACE_SUN4M_CPU_SET_IRQ_RAISE_ENABLED,
    .dstate = &_TRACE_SUN4M_CPU_SET_IRQ_RAISE_DSTATE 
};
TraceEvent _TRACE_SUN4M_CPU_SET_IRQ_LOWER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "sun4m_cpu_set_irq_lower",
    .sstate = TRACE_SUN4M_CPU_SET_IRQ_LOWER_ENABLED,
    .dstate = &_TRACE_SUN4M_CPU_SET_IRQ_LOWER_DSTATE 
};
TraceEvent _TRACE_LEON3_SET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "leon3_set_irq",
    .sstate = TRACE_LEON3_SET_IRQ_ENABLED,
    .dstate = &_TRACE_LEON3_SET_IRQ_DSTATE 
};
TraceEvent _TRACE_LEON3_RESET_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "leon3_reset_irq",
    .sstate = TRACE_LEON3_RESET_IRQ_ENABLED,
    .dstate = &_TRACE_LEON3_RESET_IRQ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MEMCARD_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_memcard_memory_read",
    .sstate = TRACE_MILKYMIST_MEMCARD_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MEMCARD_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_memcard_memory_write",
    .sstate = TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_PC87312_IO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_io_read",
    .sstate = TRACE_PC87312_IO_READ_ENABLED,
    .dstate = &_TRACE_PC87312_IO_READ_DSTATE 
};
TraceEvent _TRACE_PC87312_IO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_io_write",
    .sstate = TRACE_PC87312_IO_WRITE_ENABLED,
    .dstate = &_TRACE_PC87312_IO_WRITE_DSTATE 
};
TraceEvent _TRACE_PC87312_INFO_FLOPPY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_info_floppy",
    .sstate = TRACE_PC87312_INFO_FLOPPY_ENABLED,
    .dstate = &_TRACE_PC87312_INFO_FLOPPY_DSTATE 
};
TraceEvent _TRACE_PC87312_INFO_IDE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_info_ide",
    .sstate = TRACE_PC87312_INFO_IDE_ENABLED,
    .dstate = &_TRACE_PC87312_INFO_IDE_DSTATE 
};
TraceEvent _TRACE_PC87312_INFO_PARALLEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_info_parallel",
    .sstate = TRACE_PC87312_INFO_PARALLEL_ENABLED,
    .dstate = &_TRACE_PC87312_INFO_PARALLEL_DSTATE 
};
TraceEvent _TRACE_PC87312_INFO_SERIAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pc87312_info_serial",
    .sstate = TRACE_PC87312_INFO_SERIAL_ENABLED,
    .dstate = &_TRACE_PC87312_INFO_SERIAL_DSTATE 
};
TraceEvent _TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_pc_dimm_assigned_slot",
    .sstate = TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_ENABLED,
    .dstate = &_TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_DSTATE 
};
TraceEvent _TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_pc_dimm_assigned_address",
    .sstate = TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_ENABLED,
    .dstate = &_TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_DSTATE 
};
TraceEvent _TRACE_XEN_PLATFORM_LOG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_platform_log",
    .sstate = TRACE_XEN_PLATFORM_LOG_ENABLED,
    .dstate = &_TRACE_XEN_PLATFORM_LOG_DSTATE 
};
TraceEvent _TRACE_XEN_PV_MMIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_pv_mmio_read",
    .sstate = TRACE_XEN_PV_MMIO_READ_ENABLED,
    .dstate = &_TRACE_XEN_PV_MMIO_READ_DSTATE 
};
TraceEvent _TRACE_XEN_PV_MMIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_pv_mmio_write",
    .sstate = TRACE_XEN_PV_MMIO_WRITE_ENABLED,
    .dstate = &_TRACE_XEN_PV_MMIO_WRITE_DSTATE 
};
TraceEvent _TRACE_X86_IOMMU_IEC_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "x86_iommu_iec_notify",
    .sstate = TRACE_X86_IOMMU_IEC_NOTIFY_ENABLED,
    .dstate = &_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE 
};
TraceEvent _TRACE_AMDVI_EVNTLOG_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_evntlog_fail",
    .sstate = TRACE_AMDVI_EVNTLOG_FAIL_ENABLED,
    .dstate = &_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE 
};
TraceEvent _TRACE_AMDVI_CACHE_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_cache_update",
    .sstate = TRACE_AMDVI_CACHE_UPDATE_ENABLED,
    .dstate = &_TRACE_AMDVI_CACHE_UPDATE_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_completion_wait_fail",
    .sstate = TRACE_AMDVI_COMPLETION_WAIT_FAIL_ENABLED,
    .dstate = &_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE 
};
TraceEvent _TRACE_AMDVI_MMIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_mmio_write",
    .sstate = TRACE_AMDVI_MMIO_WRITE_ENABLED,
    .dstate = &_TRACE_AMDVI_MMIO_WRITE_DSTATE 
};
TraceEvent _TRACE_AMDVI_MMIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_mmio_read",
    .sstate = TRACE_AMDVI_MMIO_READ_ENABLED,
    .dstate = &_TRACE_AMDVI_MMIO_READ_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMMAND_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_command_error",
    .sstate = TRACE_AMDVI_COMMAND_ERROR_ENABLED,
    .dstate = &_TRACE_AMDVI_COMMAND_ERROR_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMMAND_READ_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_command_read_fail",
    .sstate = TRACE_AMDVI_COMMAND_READ_FAIL_ENABLED,
    .dstate = &_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMMAND_EXEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_command_exec",
    .sstate = TRACE_AMDVI_COMMAND_EXEC_ENABLED,
    .dstate = &_TRACE_AMDVI_COMMAND_EXEC_DSTATE 
};
TraceEvent _TRACE_AMDVI_UNHANDLED_COMMAND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_unhandled_command",
    .sstate = TRACE_AMDVI_UNHANDLED_COMMAND_ENABLED,
    .dstate = &_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE 
};
TraceEvent _TRACE_AMDVI_INTR_INVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_intr_inval",
    .sstate = TRACE_AMDVI_INTR_INVAL_ENABLED,
    .dstate = &_TRACE_AMDVI_INTR_INVAL_DSTATE 
};
TraceEvent _TRACE_AMDVI_IOTLB_INVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_iotlb_inval",
    .sstate = TRACE_AMDVI_IOTLB_INVAL_ENABLED,
    .dstate = &_TRACE_AMDVI_IOTLB_INVAL_DSTATE 
};
TraceEvent _TRACE_AMDVI_PREFETCH_PAGES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_prefetch_pages",
    .sstate = TRACE_AMDVI_PREFETCH_PAGES_ENABLED,
    .dstate = &_TRACE_AMDVI_PREFETCH_PAGES_DSTATE 
};
TraceEvent _TRACE_AMDVI_PAGES_INVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_pages_inval",
    .sstate = TRACE_AMDVI_PAGES_INVAL_ENABLED,
    .dstate = &_TRACE_AMDVI_PAGES_INVAL_DSTATE 
};
TraceEvent _TRACE_AMDVI_ALL_INVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_all_inval",
    .sstate = TRACE_AMDVI_ALL_INVAL_ENABLED,
    .dstate = &_TRACE_AMDVI_ALL_INVAL_DSTATE 
};
TraceEvent _TRACE_AMDVI_PPR_EXEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_ppr_exec",
    .sstate = TRACE_AMDVI_PPR_EXEC_ENABLED,
    .dstate = &_TRACE_AMDVI_PPR_EXEC_DSTATE 
};
TraceEvent _TRACE_AMDVI_DEVTAB_INVAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_devtab_inval",
    .sstate = TRACE_AMDVI_DEVTAB_INVAL_ENABLED,
    .dstate = &_TRACE_AMDVI_DEVTAB_INVAL_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMPLETION_WAIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_completion_wait",
    .sstate = TRACE_AMDVI_COMPLETION_WAIT_ENABLED,
    .dstate = &_TRACE_AMDVI_COMPLETION_WAIT_DSTATE 
};
TraceEvent _TRACE_AMDVI_CONTROL_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_control_status",
    .sstate = TRACE_AMDVI_CONTROL_STATUS_ENABLED,
    .dstate = &_TRACE_AMDVI_CONTROL_STATUS_DSTATE 
};
TraceEvent _TRACE_AMDVI_IOTLB_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_iotlb_reset",
    .sstate = TRACE_AMDVI_IOTLB_RESET_ENABLED,
    .dstate = &_TRACE_AMDVI_IOTLB_RESET_DSTATE 
};
TraceEvent _TRACE_AMDVI_COMPLETION_WAIT_EXEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_completion_wait_exec",
    .sstate = TRACE_AMDVI_COMPLETION_WAIT_EXEC_ENABLED,
    .dstate = &_TRACE_AMDVI_COMPLETION_WAIT_EXEC_DSTATE 
};
TraceEvent _TRACE_AMDVI_DTE_GET_FAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_dte_get_fail",
    .sstate = TRACE_AMDVI_DTE_GET_FAIL_ENABLED,
    .dstate = &_TRACE_AMDVI_DTE_GET_FAIL_DSTATE 
};
TraceEvent _TRACE_AMDVI_INVALID_DTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_invalid_dte",
    .sstate = TRACE_AMDVI_INVALID_DTE_ENABLED,
    .dstate = &_TRACE_AMDVI_INVALID_DTE_DSTATE 
};
TraceEvent _TRACE_AMDVI_GET_PTE_HWERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_get_pte_hwerror",
    .sstate = TRACE_AMDVI_GET_PTE_HWERROR_ENABLED,
    .dstate = &_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE 
};
TraceEvent _TRACE_AMDVI_MODE_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_mode_invalid",
    .sstate = TRACE_AMDVI_MODE_INVALID_ENABLED,
    .dstate = &_TRACE_AMDVI_MODE_INVALID_DSTATE 
};
TraceEvent _TRACE_AMDVI_PAGE_FAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_page_fault",
    .sstate = TRACE_AMDVI_PAGE_FAULT_ENABLED,
    .dstate = &_TRACE_AMDVI_PAGE_FAULT_DSTATE 
};
TraceEvent _TRACE_AMDVI_IOTLB_HIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_iotlb_hit",
    .sstate = TRACE_AMDVI_IOTLB_HIT_ENABLED,
    .dstate = &_TRACE_AMDVI_IOTLB_HIT_DSTATE 
};
TraceEvent _TRACE_AMDVI_TRANSLATION_RESULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "amdvi_translation_result",
    .sstate = TRACE_AMDVI_TRANSLATION_RESULT_ENABLED,
    .dstate = &_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE 
};
TraceEvent _TRACE_V9FS_RERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_rerror",
    .sstate = TRACE_V9FS_RERROR_ENABLED,
    .dstate = &_TRACE_V9FS_RERROR_DSTATE 
};
TraceEvent _TRACE_V9FS_VERSION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_version",
    .sstate = TRACE_V9FS_VERSION_ENABLED,
    .dstate = &_TRACE_V9FS_VERSION_DSTATE 
};
TraceEvent _TRACE_V9FS_VERSION_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_version_return",
    .sstate = TRACE_V9FS_VERSION_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_VERSION_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_attach",
    .sstate = TRACE_V9FS_ATTACH_ENABLED,
    .dstate = &_TRACE_V9FS_ATTACH_DSTATE 
};
TraceEvent _TRACE_V9FS_ATTACH_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_attach_return",
    .sstate = TRACE_V9FS_ATTACH_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_ATTACH_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_STAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_stat",
    .sstate = TRACE_V9FS_STAT_ENABLED,
    .dstate = &_TRACE_V9FS_STAT_DSTATE 
};
TraceEvent _TRACE_V9FS_STAT_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_stat_return",
    .sstate = TRACE_V9FS_STAT_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_STAT_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_GETATTR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_getattr",
    .sstate = TRACE_V9FS_GETATTR_ENABLED,
    .dstate = &_TRACE_V9FS_GETATTR_DSTATE 
};
TraceEvent _TRACE_V9FS_GETATTR_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_getattr_return",
    .sstate = TRACE_V9FS_GETATTR_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_GETATTR_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_WALK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_walk",
    .sstate = TRACE_V9FS_WALK_ENABLED,
    .dstate = &_TRACE_V9FS_WALK_DSTATE 
};
TraceEvent _TRACE_V9FS_WALK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_walk_return",
    .sstate = TRACE_V9FS_WALK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_WALK_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_OPEN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_open",
    .sstate = TRACE_V9FS_OPEN_ENABLED,
    .dstate = &_TRACE_V9FS_OPEN_DSTATE 
};
TraceEvent _TRACE_V9FS_OPEN_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_open_return",
    .sstate = TRACE_V9FS_OPEN_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_OPEN_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_LCREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_lcreate",
    .sstate = TRACE_V9FS_LCREATE_ENABLED,
    .dstate = &_TRACE_V9FS_LCREATE_DSTATE 
};
TraceEvent _TRACE_V9FS_LCREATE_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_lcreate_return",
    .sstate = TRACE_V9FS_LCREATE_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_LCREATE_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_FSYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_fsync",
    .sstate = TRACE_V9FS_FSYNC_ENABLED,
    .dstate = &_TRACE_V9FS_FSYNC_DSTATE 
};
TraceEvent _TRACE_V9FS_CLUNK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_clunk",
    .sstate = TRACE_V9FS_CLUNK_ENABLED,
    .dstate = &_TRACE_V9FS_CLUNK_DSTATE 
};
TraceEvent _TRACE_V9FS_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_read",
    .sstate = TRACE_V9FS_READ_ENABLED,
    .dstate = &_TRACE_V9FS_READ_DSTATE 
};
TraceEvent _TRACE_V9FS_READ_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_read_return",
    .sstate = TRACE_V9FS_READ_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_READ_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_READDIR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_readdir",
    .sstate = TRACE_V9FS_READDIR_ENABLED,
    .dstate = &_TRACE_V9FS_READDIR_DSTATE 
};
TraceEvent _TRACE_V9FS_READDIR_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_readdir_return",
    .sstate = TRACE_V9FS_READDIR_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_READDIR_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_write",
    .sstate = TRACE_V9FS_WRITE_ENABLED,
    .dstate = &_TRACE_V9FS_WRITE_DSTATE 
};
TraceEvent _TRACE_V9FS_WRITE_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_write_return",
    .sstate = TRACE_V9FS_WRITE_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_WRITE_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_create",
    .sstate = TRACE_V9FS_CREATE_ENABLED,
    .dstate = &_TRACE_V9FS_CREATE_DSTATE 
};
TraceEvent _TRACE_V9FS_CREATE_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_create_return",
    .sstate = TRACE_V9FS_CREATE_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_CREATE_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_SYMLINK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_symlink",
    .sstate = TRACE_V9FS_SYMLINK_ENABLED,
    .dstate = &_TRACE_V9FS_SYMLINK_DSTATE 
};
TraceEvent _TRACE_V9FS_SYMLINK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_symlink_return",
    .sstate = TRACE_V9FS_SYMLINK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_SYMLINK_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_FLUSH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_flush",
    .sstate = TRACE_V9FS_FLUSH_ENABLED,
    .dstate = &_TRACE_V9FS_FLUSH_DSTATE 
};
TraceEvent _TRACE_V9FS_LINK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_link",
    .sstate = TRACE_V9FS_LINK_ENABLED,
    .dstate = &_TRACE_V9FS_LINK_DSTATE 
};
TraceEvent _TRACE_V9FS_REMOVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_remove",
    .sstate = TRACE_V9FS_REMOVE_ENABLED,
    .dstate = &_TRACE_V9FS_REMOVE_DSTATE 
};
TraceEvent _TRACE_V9FS_WSTAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_wstat",
    .sstate = TRACE_V9FS_WSTAT_ENABLED,
    .dstate = &_TRACE_V9FS_WSTAT_DSTATE 
};
TraceEvent _TRACE_V9FS_MKNOD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_mknod",
    .sstate = TRACE_V9FS_MKNOD_ENABLED,
    .dstate = &_TRACE_V9FS_MKNOD_DSTATE 
};
TraceEvent _TRACE_V9FS_MKNOD_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_mknod_return",
    .sstate = TRACE_V9FS_MKNOD_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_MKNOD_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_LOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_lock",
    .sstate = TRACE_V9FS_LOCK_ENABLED,
    .dstate = &_TRACE_V9FS_LOCK_DSTATE 
};
TraceEvent _TRACE_V9FS_LOCK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_lock_return",
    .sstate = TRACE_V9FS_LOCK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_LOCK_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_GETLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_getlock",
    .sstate = TRACE_V9FS_GETLOCK_ENABLED,
    .dstate = &_TRACE_V9FS_GETLOCK_DSTATE 
};
TraceEvent _TRACE_V9FS_GETLOCK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_getlock_return",
    .sstate = TRACE_V9FS_GETLOCK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_GETLOCK_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_MKDIR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_mkdir",
    .sstate = TRACE_V9FS_MKDIR_ENABLED,
    .dstate = &_TRACE_V9FS_MKDIR_DSTATE 
};
TraceEvent _TRACE_V9FS_MKDIR_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_mkdir_return",
    .sstate = TRACE_V9FS_MKDIR_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_MKDIR_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_XATTRWALK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_xattrwalk",
    .sstate = TRACE_V9FS_XATTRWALK_ENABLED,
    .dstate = &_TRACE_V9FS_XATTRWALK_DSTATE 
};
TraceEvent _TRACE_V9FS_XATTRWALK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_xattrwalk_return",
    .sstate = TRACE_V9FS_XATTRWALK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_XATTRWALK_RETURN_DSTATE 
};
TraceEvent _TRACE_V9FS_XATTRCREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_xattrcreate",
    .sstate = TRACE_V9FS_XATTRCREATE_ENABLED,
    .dstate = &_TRACE_V9FS_XATTRCREATE_DSTATE 
};
TraceEvent _TRACE_V9FS_READLINK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_readlink",
    .sstate = TRACE_V9FS_READLINK_ENABLED,
    .dstate = &_TRACE_V9FS_READLINK_DSTATE 
};
TraceEvent _TRACE_V9FS_READLINK_RETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "v9fs_readlink_return",
    .sstate = TRACE_V9FS_READLINK_RETURN_ENABLED,
    .dstate = &_TRACE_V9FS_READLINK_RETURN_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_msi",
    .sstate = TRACE_SPAPR_PCI_MSI_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_MSI_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_MSI_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_msi_setup",
    .sstate = TRACE_SPAPR_PCI_MSI_SETUP_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_rtas_ibm_change_msi",
    .sstate = TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_rtas_ibm_query_interrupt_source_number",
    .sstate = TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_MSI_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_msi_write",
    .sstate = TRACE_SPAPR_PCI_MSI_WRITE_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_LSI_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_lsi_set",
    .sstate = TRACE_SPAPR_PCI_LSI_SET_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_LSI_SET_DSTATE 
};
TraceEvent _TRACE_SPAPR_PCI_MSI_RETRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_pci_msi_retry",
    .sstate = TRACE_SPAPR_PCI_MSI_RETRY_ENABLED,
    .dstate = &_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE 
};
TraceEvent _TRACE_SPAPR_CAS_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_cas_failed",
    .sstate = TRACE_SPAPR_CAS_FAILED_ENABLED,
    .dstate = &_TRACE_SPAPR_CAS_FAILED_DSTATE 
};
TraceEvent _TRACE_SPAPR_CAS_CONTINUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_cas_continue",
    .sstate = TRACE_SPAPR_CAS_CONTINUE_ENABLED,
    .dstate = &_TRACE_SPAPR_CAS_CONTINUE_DSTATE 
};
TraceEvent _TRACE_SPAPR_CAS_PVR_TRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_cas_pvr_try",
    .sstate = TRACE_SPAPR_CAS_PVR_TRY_ENABLED,
    .dstate = &_TRACE_SPAPR_CAS_PVR_TRY_DSTATE 
};
TraceEvent _TRACE_SPAPR_CAS_PVR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_cas_pvr",
    .sstate = TRACE_SPAPR_CAS_PVR_ENABLED,
    .dstate = &_TRACE_SPAPR_CAS_PVR_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_put",
    .sstate = TRACE_SPAPR_IOMMU_PUT_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PUT_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_get",
    .sstate = TRACE_SPAPR_IOMMU_GET_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_GET_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_INDIRECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_indirect",
    .sstate = TRACE_SPAPR_IOMMU_INDIRECT_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_STUFF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_stuff",
    .sstate = TRACE_SPAPR_IOMMU_STUFF_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_STUFF_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PCI_PUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_pci_put",
    .sstate = TRACE_SPAPR_IOMMU_PCI_PUT_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PCI_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_pci_get",
    .sstate = TRACE_SPAPR_IOMMU_PCI_GET_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_pci_indirect",
    .sstate = TRACE_SPAPR_IOMMU_PCI_INDIRECT_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_pci_stuff",
    .sstate = TRACE_SPAPR_IOMMU_PCI_STUFF_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_XLATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_xlate",
    .sstate = TRACE_SPAPR_IOMMU_XLATE_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_XLATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_new_table",
    .sstate = TRACE_SPAPR_IOMMU_NEW_TABLE_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_pre_save",
    .sstate = TRACE_SPAPR_IOMMU_PRE_SAVE_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_POST_LOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_post_load",
    .sstate = TRACE_SPAPR_IOMMU_POST_LOAD_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_ddw_query",
    .sstate = TRACE_SPAPR_IOMMU_DDW_QUERY_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_ddw_create",
    .sstate = TRACE_SPAPR_IOMMU_DDW_CREATE_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_ddw_remove",
    .sstate = TRACE_SPAPR_IOMMU_DDW_REMOVE_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE 
};
TraceEvent _TRACE_SPAPR_IOMMU_DDW_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_iommu_ddw_reset",
    .sstate = TRACE_SPAPR_IOMMU_DDW_RESET_ENABLED,
    .dstate = &_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_isolation_state",
    .sstate = TRACE_SPAPR_DRC_SET_ISOLATION_STATE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_isolation_state_finalizing",
    .sstate = TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_isolation_state_deferring",
    .sstate = TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_INDICATOR_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_indicator_state",
    .sstate = TRACE_SPAPR_DRC_SET_INDICATOR_STATE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_INDICATOR_STATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_allocation_state",
    .sstate = TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_allocation_state_finalizing",
    .sstate = TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_configured",
    .sstate = TRACE_SPAPR_DRC_SET_CONFIGURED_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_set_configured_skipping",
    .sstate = TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_ENTITY_SENSE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_entity_sense",
    .sstate = TRACE_SPAPR_DRC_ENTITY_SENSE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_ENTITY_SENSE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_ATTACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_attach",
    .sstate = TRACE_SPAPR_DRC_ATTACH_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_ATTACH_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_DETACH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_detach",
    .sstate = TRACE_SPAPR_DRC_DETACH_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_DETACH_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_AWAITING_ISOLATED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_awaiting_isolated",
    .sstate = TRACE_SPAPR_DRC_AWAITING_ISOLATED_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_AWAITING_ISOLATED_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_AWAITING_UNUSABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_awaiting_unusable",
    .sstate = TRACE_SPAPR_DRC_AWAITING_UNUSABLE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_AWAITING_UNUSABLE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_awaiting_allocation",
    .sstate = TRACE_SPAPR_DRC_AWAITING_ALLOCATION_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_reset",
    .sstate = TRACE_SPAPR_DRC_RESET_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_RESET_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_realize",
    .sstate = TRACE_SPAPR_DRC_REALIZE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_REALIZE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_realize_child",
    .sstate = TRACE_SPAPR_DRC_REALIZE_CHILD_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_realize_complete",
    .sstate = TRACE_SPAPR_DRC_REALIZE_COMPLETE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE 
};
TraceEvent _TRACE_SPAPR_DRC_UNREALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_drc_unrealize",
    .sstate = TRACE_SPAPR_DRC_UNREALIZE_ENABLED,
    .dstate = &_TRACE_SPAPR_DRC_UNREALIZE_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_SET_INDICATOR_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_set_indicator_invalid",
    .sstate = TRACE_SPAPR_RTAS_SET_INDICATOR_INVALID_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_SET_INDICATOR_INVALID_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_SET_INDICATOR_NOT_SUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_set_indicator_not_supported",
    .sstate = TRACE_SPAPR_RTAS_SET_INDICATOR_NOT_SUPPORTED_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_SET_INDICATOR_NOT_SUPPORTED_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_get_sensor_state_not_supported",
    .sstate = TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_get_sensor_state_invalid",
    .sstate = TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_ibm_configure_connector_invalid",
    .sstate = TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE 
};
TraceEvent _TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_rtas_ibm_configure_connector_missing_fdt",
    .sstate = TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_ENABLED,
    .dstate = &_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE 
};
TraceEvent _TRACE_SPAPR_VIO_H_REG_CRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vio_h_reg_crq",
    .sstate = TRACE_SPAPR_VIO_H_REG_CRQ_ENABLED,
    .dstate = &_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE 
};
TraceEvent _TRACE_SPAPR_VIO_FREE_CRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "spapr_vio_free_crq",
    .sstate = TRACE_SPAPR_VIO_FREE_CRQ_ENABLED,
    .dstate = &_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE 
};
TraceEvent _TRACE_PPC_TB_ADJUST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ppc_tb_adjust",
    .sstate = TRACE_PPC_TB_ADJUST_ENABLED,
    .dstate = &_TRACE_PPC_TB_ADJUST_DSTATE 
};
TraceEvent _TRACE_PREP_IO_800_WRITEB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "prep_io_800_writeb",
    .sstate = TRACE_PREP_IO_800_WRITEB_ENABLED,
    .dstate = &_TRACE_PREP_IO_800_WRITEB_DSTATE 
};
TraceEvent _TRACE_PREP_IO_800_READB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "prep_io_800_readb",
    .sstate = TRACE_PREP_IO_800_READB_ENABLED,
    .dstate = &_TRACE_PREP_IO_800_READB_DSTATE 
};
TraceEvent _TRACE_PCI_UPDATE_MAPPINGS_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_update_mappings_del",
    .sstate = TRACE_PCI_UPDATE_MAPPINGS_DEL_ENABLED,
    .dstate = &_TRACE_PCI_UPDATE_MAPPINGS_DEL_DSTATE 
};
TraceEvent _TRACE_PCI_UPDATE_MAPPINGS_ADD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_update_mappings_add",
    .sstate = TRACE_PCI_UPDATE_MAPPINGS_ADD_ENABLED,
    .dstate = &_TRACE_PCI_UPDATE_MAPPINGS_ADD_DSTATE 
};
TraceEvent _TRACE_PCI_CFG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_cfg_read",
    .sstate = TRACE_PCI_CFG_READ_ENABLED,
    .dstate = &_TRACE_PCI_CFG_READ_DSTATE 
};
TraceEvent _TRACE_PCI_CFG_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_cfg_write",
    .sstate = TRACE_PCI_CFG_WRITE_ENABLED,
    .dstate = &_TRACE_PCI_CFG_WRITE_DSTATE 
};
TraceEvent _TRACE_CSS_ENABLE_FACILITY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_enable_facility",
    .sstate = TRACE_CSS_ENABLE_FACILITY_ENABLED,
    .dstate = &_TRACE_CSS_ENABLE_FACILITY_DSTATE 
};
TraceEvent _TRACE_CSS_CRW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_crw",
    .sstate = TRACE_CSS_CRW_ENABLED,
    .dstate = &_TRACE_CSS_CRW_DSTATE 
};
TraceEvent _TRACE_CSS_CHPID_ADD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_chpid_add",
    .sstate = TRACE_CSS_CHPID_ADD_ENABLED,
    .dstate = &_TRACE_CSS_CHPID_ADD_DSTATE 
};
TraceEvent _TRACE_CSS_NEW_IMAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_new_image",
    .sstate = TRACE_CSS_NEW_IMAGE_ENABLED,
    .dstate = &_TRACE_CSS_NEW_IMAGE_DSTATE 
};
TraceEvent _TRACE_CSS_ASSIGN_SUBCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_assign_subch",
    .sstate = TRACE_CSS_ASSIGN_SUBCH_ENABLED,
    .dstate = &_TRACE_CSS_ASSIGN_SUBCH_DSTATE 
};
TraceEvent _TRACE_CSS_IO_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_io_interrupt",
    .sstate = TRACE_CSS_IO_INTERRUPT_ENABLED,
    .dstate = &_TRACE_CSS_IO_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_CSS_ADAPTER_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "css_adapter_interrupt",
    .sstate = TRACE_CSS_ADAPTER_INTERRUPT_ENABLED,
    .dstate = &_TRACE_CSS_ADAPTER_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CCW_INTERPRET_CCW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_ccw_interpret_ccw",
    .sstate = TRACE_VIRTIO_CCW_INTERPRET_CCW_ENABLED,
    .dstate = &_TRACE_VIRTIO_CCW_INTERPRET_CCW_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CCW_NEW_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_ccw_new_device",
    .sstate = TRACE_VIRTIO_CCW_NEW_DEVICE_ENABLED,
    .dstate = &_TRACE_VIRTIO_CCW_NEW_DEVICE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_CCW_SET_IND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_ccw_set_ind",
    .sstate = TRACE_VIRTIO_CCW_SET_IND_ENABLED,
    .dstate = &_TRACE_VIRTIO_CCW_SET_IND_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_interrupt",
    .sstate = TRACE_VFIO_INTX_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_eoi",
    .sstate = TRACE_VFIO_INTX_EOI_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_EOI_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_ENABLE_KVM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_enable_kvm",
    .sstate = TRACE_VFIO_INTX_ENABLE_KVM_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_ENABLE_KVM_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_DISABLE_KVM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_disable_kvm",
    .sstate = TRACE_VFIO_INTX_DISABLE_KVM_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_DISABLE_KVM_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_update",
    .sstate = TRACE_VFIO_INTX_UPDATE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_UPDATE_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_enable",
    .sstate = TRACE_VFIO_INTX_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_disable",
    .sstate = TRACE_VFIO_INTX_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_interrupt",
    .sstate = TRACE_VFIO_MSI_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_vector_do_use",
    .sstate = TRACE_VFIO_MSIX_VECTOR_DO_USE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_vector_release",
    .sstate = TRACE_VFIO_MSIX_VECTOR_RELEASE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_enable",
    .sstate = TRACE_VFIO_MSIX_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_PBA_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_pba_disable",
    .sstate = TRACE_VFIO_MSIX_PBA_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_PBA_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_pba_enable",
    .sstate = TRACE_VFIO_MSIX_PBA_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_disable",
    .sstate = TRACE_VFIO_MSIX_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_FIXUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_fixup",
    .sstate = TRACE_VFIO_MSIX_FIXUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_FIXUP_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_enable",
    .sstate = TRACE_VFIO_MSI_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_disable",
    .sstate = TRACE_VFIO_MSI_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_LOAD_ROM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_load_rom",
    .sstate = TRACE_VFIO_PCI_LOAD_ROM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_LOAD_ROM_DSTATE 
};
TraceEvent _TRACE_VFIO_ROM_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_rom_read",
    .sstate = TRACE_VFIO_ROM_READ_ENABLED,
    .dstate = &_TRACE_VFIO_ROM_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_SIZE_ROM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_size_rom",
    .sstate = TRACE_VFIO_PCI_SIZE_ROM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_SIZE_ROM_DSTATE 
};
TraceEvent _TRACE_VFIO_VGA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_vga_write",
    .sstate = TRACE_VFIO_VGA_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_VGA_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_VGA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_vga_read",
    .sstate = TRACE_VFIO_VGA_READ_ENABLED,
    .dstate = &_TRACE_VFIO_VGA_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_READ_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_read_config",
    .sstate = TRACE_VFIO_PCI_READ_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_READ_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_WRITE_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_write_config",
    .sstate = TRACE_VFIO_PCI_WRITE_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_setup",
    .sstate = TRACE_VFIO_MSI_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_EARLY_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_early_setup",
    .sstate = TRACE_VFIO_MSIX_EARLY_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_PCIE_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_pcie_flr",
    .sstate = TRACE_VFIO_CHECK_PCIE_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_PCIE_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_PM_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_pm_reset",
    .sstate = TRACE_VFIO_CHECK_PM_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_PM_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_AF_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_af_flr",
    .sstate = TRACE_VFIO_CHECK_AF_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_AF_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_has_dep_devices",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_dep_devices",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_result",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_RESULT_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE 
};
TraceEvent _TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_populate_device_config",
    .sstate = TRACE_VFIO_POPULATE_DEVICE_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_populate_device_get_irq_info_failure",
    .sstate = TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_ENABLED,
    .dstate = &_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE 
};
TraceEvent _TRACE_VFIO_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_realize",
    .sstate = TRACE_VFIO_REALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_REALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_add_ext_cap_dropped",
    .sstate = TRACE_VFIO_ADD_EXT_CAP_DROPPED_ENABLED,
    .dstate = &_TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset",
    .sstate = TRACE_VFIO_PCI_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset_flr",
    .sstate = TRACE_VFIO_PCI_RESET_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_PM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset_pm",
    .sstate = TRACE_VFIO_PCI_RESET_PM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_PM_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_vendor_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_VENDOR_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_device_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_DEVICE_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_sub_vendor_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_sub_device_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ROM_BLACKLISTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rom_blacklisted",
    .sstate = TRACE_VFIO_QUIRK_ROM_BLACKLISTED_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ROM_BLACKLISTED_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_address_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_data_read",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_data_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_mirror_read",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_mirror_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_3c3_read",
    .sstate = TRACE_VFIO_QUIRK_ATI_3C3_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_3c3_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_3C3_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bar4_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bar2_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_state",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_read",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_write",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar5_state",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar5_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar0_msi_ack",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar0_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_fake_latch",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_msix_write",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_msix_read",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_probe",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_skipped",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_no_smc",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_timeout",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_done",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_bar4_write",
    .sstate = TRACE_VFIO_PCI_IGD_BAR4_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_bdsm_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_BDSM_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_opregion_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_host_bridge_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_lpc_bridge_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_write",
    .sstate = TRACE_VFIO_REGION_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_read",
    .sstate = TRACE_VFIO_REGION_READ_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_iommu_map_notify",
    .sstate = TRACE_VFIO_IOMMU_MAP_NOTIFY_ENABLED,
    .dstate = &_TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_skip",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_iommu",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_ram",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_RAM_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_DEL_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_del_skip",
    .sstate = TRACE_VFIO_LISTENER_REGION_DEL_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_DEL_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_del",
    .sstate = TRACE_VFIO_LISTENER_REGION_DEL_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_DEL_DSTATE 
};
TraceEvent _TRACE_VFIO_DISCONNECT_CONTAINER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_disconnect_container",
    .sstate = TRACE_VFIO_DISCONNECT_CONTAINER_ENABLED,
    .dstate = &_TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE 
};
TraceEvent _TRACE_VFIO_PUT_GROUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_put_group",
    .sstate = TRACE_VFIO_PUT_GROUP_ENABLED,
    .dstate = &_TRACE_VFIO_PUT_GROUP_DSTATE 
};
TraceEvent _TRACE_VFIO_GET_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_get_device",
    .sstate = TRACE_VFIO_GET_DEVICE_ENABLED,
    .dstate = &_TRACE_VFIO_GET_DEVICE_DSTATE 
};
TraceEvent _TRACE_VFIO_PUT_BASE_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_put_base_device",
    .sstate = TRACE_VFIO_PUT_BASE_DEVICE_ENABLED,
    .dstate = &_TRACE_VFIO_PUT_BASE_DEVICE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_setup",
    .sstate = TRACE_VFIO_REGION_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAP_FAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmap_fault",
    .sstate = TRACE_VFIO_REGION_MMAP_FAULT_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAP_FAULT_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmap",
    .sstate = TRACE_VFIO_REGION_MMAP_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAP_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_exit",
    .sstate = TRACE_VFIO_REGION_EXIT_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_EXIT_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_FINALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_finalize",
    .sstate = TRACE_VFIO_REGION_FINALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_FINALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmaps_set_enabled",
    .sstate = TRACE_VFIO_REGION_MMAPS_SET_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_sparse_mmap_header",
    .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_sparse_mmap_entry",
    .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE 
};
TraceEvent _TRACE_VFIO_GET_DEV_REGION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_get_dev_region",
    .sstate = TRACE_VFIO_GET_DEV_REGION_ENABLED,
    .dstate = &_TRACE_VFIO_GET_DEV_REGION_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_base_device_init",
    .sstate = TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_realize",
    .sstate = TRACE_VFIO_PLATFORM_REALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_REALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_eoi",
    .sstate = TRACE_VFIO_PLATFORM_EOI_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_EOI_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_mmap_enable",
    .sstate = TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_interrupt",
    .sstate = TRACE_VFIO_PLATFORM_INTP_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_inject_pending_lockheld",
    .sstate = TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_populate_interrupts",
    .sstate = TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intp_interrupt_set_pending",
    .sstate = TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_ENABLED,
    .dstate = &_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_start_level_irqfd_injection",
    .sstate = TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_start_edge_irqfd_injection",
    .sstate = TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_listener_region_add_skip",
    .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_listener_region_del_skip",
    .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_REGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_register",
    .sstate = TRACE_VFIO_PREREG_REGISTER_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_REGISTER_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_UNREGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_unregister",
    .sstate = TRACE_VFIO_PREREG_UNREGISTER_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_UNREGISTER_DSTATE 
};
TraceEvent _TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_spapr_create_window",
    .sstate = TRACE_VFIO_SPAPR_CREATE_WINDOW_ENABLED,
    .dstate = &_TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE 
};
TraceEvent _TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_spapr_remove_window",
    .sstate = TRACE_VFIO_SPAPR_REMOVE_WINDOW_ENABLED,
    .dstate = &_TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_invalid_slot_selected",
    .sstate = TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_ejecting_invalid_slot",
    .sstate = TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_ADDR_LO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_addr_lo",
    .sstate = TRACE_MHP_ACPI_READ_ADDR_LO_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_ADDR_LO_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_ADDR_HI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_addr_hi",
    .sstate = TRACE_MHP_ACPI_READ_ADDR_HI_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_ADDR_HI_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_SIZE_LO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_size_lo",
    .sstate = TRACE_MHP_ACPI_READ_SIZE_LO_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_SIZE_LO_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_SIZE_HI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_size_hi",
    .sstate = TRACE_MHP_ACPI_READ_SIZE_HI_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_SIZE_HI_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_PXM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_pxm",
    .sstate = TRACE_MHP_ACPI_READ_PXM_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_PXM_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_READ_FLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_read_flags",
    .sstate = TRACE_MHP_ACPI_READ_FLAGS_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_READ_FLAGS_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_WRITE_SLOT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_write_slot",
    .sstate = TRACE_MHP_ACPI_WRITE_SLOT_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_WRITE_SLOT_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_WRITE_OST_EV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_write_ost_ev",
    .sstate = TRACE_MHP_ACPI_WRITE_OST_EV_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_WRITE_OST_EV_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_WRITE_OST_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_write_ost_status",
    .sstate = TRACE_MHP_ACPI_WRITE_OST_STATUS_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_WRITE_OST_STATUS_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_CLEAR_INSERT_EVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_clear_insert_evt",
    .sstate = TRACE_MHP_ACPI_CLEAR_INSERT_EVT_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_CLEAR_INSERT_EVT_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_clear_remove_evt",
    .sstate = TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_PC_DIMM_DELETED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_pc_dimm_deleted",
    .sstate = TRACE_MHP_ACPI_PC_DIMM_DELETED_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_PC_DIMM_DELETED_DSTATE 
};
TraceEvent _TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mhp_acpi_pc_dimm_delete_failed",
    .sstate = TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_ENABLED,
    .dstate = &_TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_invalid_idx_selected",
    .sstate = TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_READ_FLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_read_flags",
    .sstate = TRACE_CPUHP_ACPI_READ_FLAGS_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_READ_FLAGS_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_WRITE_IDX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_write_idx",
    .sstate = TRACE_CPUHP_ACPI_WRITE_IDX_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_WRITE_IDX_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_WRITE_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_write_cmd",
    .sstate = TRACE_CPUHP_ACPI_WRITE_CMD_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_WRITE_CMD_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_READ_CMD_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_read_cmd_data",
    .sstate = TRACE_CPUHP_ACPI_READ_CMD_DATA_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_READ_CMD_DATA_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_cpu_has_events",
    .sstate = TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_clear_inserting_evt",
    .sstate = TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_clear_remove_evt",
    .sstate = TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_ejecting_invalid_cpu",
    .sstate = TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_EJECTING_CPU_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_ejecting_cpu",
    .sstate = TRACE_CPUHP_ACPI_EJECTING_CPU_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_EJECTING_CPU_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_WRITE_OST_EV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_write_ost_ev",
    .sstate = TRACE_CPUHP_ACPI_WRITE_OST_EV_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_WRITE_OST_EV_DSTATE 
};
TraceEvent _TRACE_CPUHP_ACPI_WRITE_OST_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpuhp_acpi_write_ost_status",
    .sstate = TRACE_CPUHP_ACPI_WRITE_OST_STATUS_ENABLED,
    .dstate = &_TRACE_CPUHP_ACPI_WRITE_OST_STATUS_DSTATE 
};
TraceEvent _TRACE_VIRT_ACPI_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virt_acpi_setup",
    .sstate = TRACE_VIRT_ACPI_SETUP_ENABLED,
    .dstate = &_TRACE_VIRT_ACPI_SETUP_DSTATE 
};
TraceEvent _TRACE_ALPHA_PCI_IACK_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alpha_pci_iack_write",
    .sstate = TRACE_ALPHA_PCI_IACK_WRITE_ENABLED,
    .dstate = &_TRACE_ALPHA_PCI_IACK_WRITE_DSTATE 
};
TraceEvent _TRACE_CONSOLE_GFX_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_gfx_new",
    .sstate = TRACE_CONSOLE_GFX_NEW_ENABLED,
    .dstate = &_TRACE_CONSOLE_GFX_NEW_DSTATE 
};
TraceEvent _TRACE_CONSOLE_PUTCHAR_CSI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_putchar_csi",
    .sstate = TRACE_CONSOLE_PUTCHAR_CSI_ENABLED,
    .dstate = &_TRACE_CONSOLE_PUTCHAR_CSI_DSTATE 
};
TraceEvent _TRACE_CONSOLE_PUTCHAR_UNHANDLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_putchar_unhandled",
    .sstate = TRACE_CONSOLE_PUTCHAR_UNHANDLED_ENABLED,
    .dstate = &_TRACE_CONSOLE_PUTCHAR_UNHANDLED_DSTATE 
};
TraceEvent _TRACE_CONSOLE_TXT_NEW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_txt_new",
    .sstate = TRACE_CONSOLE_TXT_NEW_ENABLED,
    .dstate = &_TRACE_CONSOLE_TXT_NEW_DSTATE 
};
TraceEvent _TRACE_CONSOLE_SELECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_select",
    .sstate = TRACE_CONSOLE_SELECT_ENABLED,
    .dstate = &_TRACE_CONSOLE_SELECT_DSTATE 
};
TraceEvent _TRACE_CONSOLE_REFRESH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "console_refresh",
    .sstate = TRACE_CONSOLE_REFRESH_ENABLED,
    .dstate = &_TRACE_CONSOLE_REFRESH_DSTATE 
};
TraceEvent _TRACE_DISPLAYSURFACE_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaysurface_create",
    .sstate = TRACE_DISPLAYSURFACE_CREATE_ENABLED,
    .dstate = &_TRACE_DISPLAYSURFACE_CREATE_DSTATE 
};
TraceEvent _TRACE_DISPLAYSURFACE_CREATE_FROM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaysurface_create_from",
    .sstate = TRACE_DISPLAYSURFACE_CREATE_FROM_ENABLED,
    .dstate = &_TRACE_DISPLAYSURFACE_CREATE_FROM_DSTATE 
};
TraceEvent _TRACE_DISPLAYSURFACE_CREATE_PIXMAN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaysurface_create_pixman",
    .sstate = TRACE_DISPLAYSURFACE_CREATE_PIXMAN_ENABLED,
    .dstate = &_TRACE_DISPLAYSURFACE_CREATE_PIXMAN_DSTATE 
};
TraceEvent _TRACE_DISPLAYSURFACE_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaysurface_free",
    .sstate = TRACE_DISPLAYSURFACE_FREE_ENABLED,
    .dstate = &_TRACE_DISPLAYSURFACE_FREE_DSTATE 
};
TraceEvent _TRACE_DISPLAYCHANGELISTENER_REGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaychangelistener_register",
    .sstate = TRACE_DISPLAYCHANGELISTENER_REGISTER_ENABLED,
    .dstate = &_TRACE_DISPLAYCHANGELISTENER_REGISTER_DSTATE 
};
TraceEvent _TRACE_DISPLAYCHANGELISTENER_UNREGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "displaychangelistener_unregister",
    .sstate = TRACE_DISPLAYCHANGELISTENER_UNREGISTER_ENABLED,
    .dstate = &_TRACE_DISPLAYCHANGELISTENER_UNREGISTER_DSTATE 
};
TraceEvent _TRACE_PPM_SAVE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ppm_save",
    .sstate = TRACE_PPM_SAVE_ENABLED,
    .dstate = &_TRACE_PPM_SAVE_DSTATE 
};
TraceEvent _TRACE_GD_SWITCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gd_switch",
    .sstate = TRACE_GD_SWITCH_ENABLED,
    .dstate = &_TRACE_GD_SWITCH_DSTATE 
};
TraceEvent _TRACE_GD_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gd_update",
    .sstate = TRACE_GD_UPDATE_ENABLED,
    .dstate = &_TRACE_GD_UPDATE_DSTATE 
};
TraceEvent _TRACE_GD_KEY_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gd_key_event",
    .sstate = TRACE_GD_KEY_EVENT_ENABLED,
    .dstate = &_TRACE_GD_KEY_EVENT_DSTATE 
};
TraceEvent _TRACE_GD_GRAB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gd_grab",
    .sstate = TRACE_GD_GRAB_ENABLED,
    .dstate = &_TRACE_GD_GRAB_DSTATE 
};
TraceEvent _TRACE_GD_UNGRAB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "gd_ungrab",
    .sstate = TRACE_GD_UNGRAB_ENABLED,
    .dstate = &_TRACE_GD_UNGRAB_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_GUEST_LEDS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_guest_leds",
    .sstate = TRACE_VNC_KEY_GUEST_LEDS_ENABLED,
    .dstate = &_TRACE_VNC_KEY_GUEST_LEDS_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_MAP_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_map_init",
    .sstate = TRACE_VNC_KEY_MAP_INIT_ENABLED,
    .dstate = &_TRACE_VNC_KEY_MAP_INIT_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_EVENT_EXT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_event_ext",
    .sstate = TRACE_VNC_KEY_EVENT_EXT_ENABLED,
    .dstate = &_TRACE_VNC_KEY_EVENT_EXT_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_EVENT_MAP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_event_map",
    .sstate = TRACE_VNC_KEY_EVENT_MAP_ENABLED,
    .dstate = &_TRACE_VNC_KEY_EVENT_MAP_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_SYNC_NUMLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_sync_numlock",
    .sstate = TRACE_VNC_KEY_SYNC_NUMLOCK_ENABLED,
    .dstate = &_TRACE_VNC_KEY_SYNC_NUMLOCK_DSTATE 
};
TraceEvent _TRACE_VNC_KEY_SYNC_CAPSLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vnc_key_sync_capslock",
    .sstate = TRACE_VNC_KEY_SYNC_CAPSLOCK_ENABLED,
    .dstate = &_TRACE_VNC_KEY_SYNC_CAPSLOCK_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_KEY_NUMBER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_key_number",
    .sstate = TRACE_INPUT_EVENT_KEY_NUMBER_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_KEY_NUMBER_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_KEY_QCODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_key_qcode",
    .sstate = TRACE_INPUT_EVENT_KEY_QCODE_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_KEY_QCODE_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_BTN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_btn",
    .sstate = TRACE_INPUT_EVENT_BTN_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_BTN_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_REL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_rel",
    .sstate = TRACE_INPUT_EVENT_REL_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_REL_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_ABS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_abs",
    .sstate = TRACE_INPUT_EVENT_ABS_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_ABS_DSTATE 
};
TraceEvent _TRACE_INPUT_EVENT_SYNC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_event_sync",
    .sstate = TRACE_INPUT_EVENT_SYNC_ENABLED,
    .dstate = &_TRACE_INPUT_EVENT_SYNC_DSTATE 
};
TraceEvent _TRACE_INPUT_MOUSE_MODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "input_mouse_mode",
    .sstate = TRACE_INPUT_MOUSE_MODE_ENABLED,
    .dstate = &_TRACE_INPUT_MOUSE_MODE_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_ADD_MEMSLOT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_add_memslot",
    .sstate = TRACE_QEMU_SPICE_ADD_MEMSLOT_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_ADD_MEMSLOT_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_DEL_MEMSLOT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_del_memslot",
    .sstate = TRACE_QEMU_SPICE_DEL_MEMSLOT_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_DEL_MEMSLOT_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_create_primary_surface",
    .sstate = TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_destroy_primary_surface",
    .sstate = TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_WAKEUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_wakeup",
    .sstate = TRACE_QEMU_SPICE_WAKEUP_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_WAKEUP_DSTATE 
};
TraceEvent _TRACE_QEMU_SPICE_CREATE_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "qemu_spice_create_update",
    .sstate = TRACE_QEMU_SPICE_CREATE_UPDATE_ENABLED,
    .dstate = &_TRACE_QEMU_SPICE_CREATE_UPDATE_DSTATE 
};
TraceEvent _TRACE_ALSA_REVENTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_revents",
    .sstate = TRACE_ALSA_REVENTS_ENABLED,
    .dstate = &_TRACE_ALSA_REVENTS_DSTATE 
};
TraceEvent _TRACE_ALSA_POLLOUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_pollout",
    .sstate = TRACE_ALSA_POLLOUT_ENABLED,
    .dstate = &_TRACE_ALSA_POLLOUT_DSTATE 
};
TraceEvent _TRACE_ALSA_SET_HANDLER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_set_handler",
    .sstate = TRACE_ALSA_SET_HANDLER_ENABLED,
    .dstate = &_TRACE_ALSA_SET_HANDLER_DSTATE 
};
TraceEvent _TRACE_ALSA_WROTE_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_wrote_zero",
    .sstate = TRACE_ALSA_WROTE_ZERO_ENABLED,
    .dstate = &_TRACE_ALSA_WROTE_ZERO_DSTATE 
};
TraceEvent _TRACE_ALSA_READ_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_read_zero",
    .sstate = TRACE_ALSA_READ_ZERO_ENABLED,
    .dstate = &_TRACE_ALSA_READ_ZERO_DSTATE 
};
TraceEvent _TRACE_ALSA_XRUN_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_xrun_out",
    .sstate = TRACE_ALSA_XRUN_OUT_ENABLED,
    .dstate = &_TRACE_ALSA_XRUN_OUT_DSTATE 
};
TraceEvent _TRACE_ALSA_XRUN_IN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_xrun_in",
    .sstate = TRACE_ALSA_XRUN_IN_ENABLED,
    .dstate = &_TRACE_ALSA_XRUN_IN_DSTATE 
};
TraceEvent _TRACE_ALSA_RESUME_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_resume_out",
    .sstate = TRACE_ALSA_RESUME_OUT_ENABLED,
    .dstate = &_TRACE_ALSA_RESUME_OUT_DSTATE 
};
TraceEvent _TRACE_ALSA_RESUME_IN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_resume_in",
    .sstate = TRACE_ALSA_RESUME_IN_ENABLED,
    .dstate = &_TRACE_ALSA_RESUME_IN_DSTATE 
};
TraceEvent _TRACE_ALSA_NO_FRAMES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "alsa_no_frames",
    .sstate = TRACE_ALSA_NO_FRAMES_ENABLED,
    .dstate = &_TRACE_ALSA_NO_FRAMES_DSTATE 
};
TraceEvent _TRACE_OSS_VERSION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "oss_version",
    .sstate = TRACE_OSS_VERSION_ENABLED,
    .dstate = &_TRACE_OSS_VERSION_DSTATE 
};
TraceEvent _TRACE_OSS_INVALID_AVAILABLE_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "oss_invalid_available_size",
    .sstate = TRACE_OSS_INVALID_AVAILABLE_SIZE_ENABLED,
    .dstate = &_TRACE_OSS_INVALID_AVAILABLE_SIZE_DSTATE 
};
TraceEvent _TRACE_VHOST_USER_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vhost_user_event",
    .sstate = TRACE_VHOST_USER_EVENT_ENABLED,
    .dstate = &_TRACE_VHOST_USER_EVENT_DSTATE 
};
TraceEvent _TRACE_COLO_PROXY_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_proxy_main",
    .sstate = TRACE_COLO_PROXY_MAIN_ENABLED,
    .dstate = &_TRACE_COLO_PROXY_MAIN_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_MAIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_main",
    .sstate = TRACE_COLO_COMPARE_MAIN_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_MAIN_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_UDP_MISCOMPARE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_udp_miscompare",
    .sstate = TRACE_COLO_COMPARE_UDP_MISCOMPARE_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_UDP_MISCOMPARE_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_ICMP_MISCOMPARE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_icmp_miscompare",
    .sstate = TRACE_COLO_COMPARE_ICMP_MISCOMPARE_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_ICMP_MISCOMPARE_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_IP_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_ip_info",
    .sstate = TRACE_COLO_COMPARE_IP_INFO_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_IP_INFO_DSTATE 
};
TraceEvent _TRACE_COLO_OLD_PACKET_CHECK_FOUND_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_old_packet_check_found",
    .sstate = TRACE_COLO_OLD_PACKET_CHECK_FOUND_ENABLED,
    .dstate = &_TRACE_COLO_OLD_PACKET_CHECK_FOUND_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_MISCOMPARE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_miscompare",
    .sstate = TRACE_COLO_COMPARE_MISCOMPARE_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_MISCOMPARE_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_PKT_INFO_SRC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_pkt_info_src",
    .sstate = TRACE_COLO_COMPARE_PKT_INFO_SRC_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_PKT_INFO_SRC_DSTATE 
};
TraceEvent _TRACE_COLO_COMPARE_PKT_INFO_DST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_compare_pkt_info_dst",
    .sstate = TRACE_COLO_COMPARE_PKT_INFO_DST_ENABLED,
    .dstate = &_TRACE_COLO_COMPARE_PKT_INFO_DST_DSTATE 
};
TraceEvent _TRACE_COLO_FILTER_REWRITER_DEBUG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_filter_rewriter_debug",
    .sstate = TRACE_COLO_FILTER_REWRITER_DEBUG_ENABLED,
    .dstate = &_TRACE_COLO_FILTER_REWRITER_DEBUG_DSTATE 
};
TraceEvent _TRACE_COLO_FILTER_REWRITER_PKT_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_filter_rewriter_pkt_info",
    .sstate = TRACE_COLO_FILTER_REWRITER_PKT_INFO_ENABLED,
    .dstate = &_TRACE_COLO_FILTER_REWRITER_PKT_INFO_DSTATE 
};
TraceEvent _TRACE_COLO_FILTER_REWRITER_CONN_OFFSET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "colo_filter_rewriter_conn_offset",
    .sstate = TRACE_COLO_FILTER_REWRITER_CONN_OFFSET_ENABLED,
    .dstate = &_TRACE_COLO_FILTER_REWRITER_CONN_OFFSET_DSTATE 
};
TraceEvent _TRACE_ARM_GT_RECALC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_recalc",
    .sstate = TRACE_ARM_GT_RECALC_ENABLED,
    .dstate = &_TRACE_ARM_GT_RECALC_DSTATE 
};
TraceEvent _TRACE_ARM_GT_RECALC_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_recalc_disabled",
    .sstate = TRACE_ARM_GT_RECALC_DISABLED_ENABLED,
    .dstate = &_TRACE_ARM_GT_RECALC_DISABLED_DSTATE 
};
TraceEvent _TRACE_ARM_GT_CVAL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_cval_write",
    .sstate = TRACE_ARM_GT_CVAL_WRITE_ENABLED,
    .dstate = &_TRACE_ARM_GT_CVAL_WRITE_DSTATE 
};
TraceEvent _TRACE_ARM_GT_TVAL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_tval_write",
    .sstate = TRACE_ARM_GT_TVAL_WRITE_ENABLED,
    .dstate = &_TRACE_ARM_GT_TVAL_WRITE_DSTATE 
};
TraceEvent _TRACE_ARM_GT_CTL_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_ctl_write",
    .sstate = TRACE_ARM_GT_CTL_WRITE_ENABLED,
    .dstate = &_TRACE_ARM_GT_CTL_WRITE_DSTATE 
};
TraceEvent _TRACE_ARM_GT_IMASK_TOGGLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_imask_toggle",
    .sstate = TRACE_ARM_GT_IMASK_TOGGLE_ENABLED,
    .dstate = &_TRACE_ARM_GT_IMASK_TOGGLE_DSTATE 
};
TraceEvent _TRACE_ARM_GT_CNTVOFF_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "arm_gt_cntvoff_write",
    .sstate = TRACE_ARM_GT_CNTVOFF_WRITE_ENABLED,
    .dstate = &_TRACE_ARM_GT_CNTVOFF_WRITE_DSTATE 
};
TraceEvent _TRACE_KVM_X86_FIXUP_MSI_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_x86_fixup_msi_error",
    .sstate = TRACE_KVM_X86_FIXUP_MSI_ERROR_ENABLED,
    .dstate = &_TRACE_KVM_X86_FIXUP_MSI_ERROR_DSTATE 
};
TraceEvent _TRACE_KVM_X86_ADD_MSI_ROUTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_x86_add_msi_route",
    .sstate = TRACE_KVM_X86_ADD_MSI_ROUTE_ENABLED,
    .dstate = &_TRACE_KVM_X86_ADD_MSI_ROUTE_DSTATE 
};
TraceEvent _TRACE_KVM_X86_REMOVE_MSI_ROUTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_x86_remove_msi_route",
    .sstate = TRACE_KVM_X86_REMOVE_MSI_ROUTE_ENABLED,
    .dstate = &_TRACE_KVM_X86_REMOVE_MSI_ROUTE_DSTATE 
};
TraceEvent _TRACE_KVM_X86_UPDATE_MSI_ROUTES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_x86_update_msi_routes",
    .sstate = TRACE_KVM_X86_UPDATE_MSI_ROUTES_ENABLED,
    .dstate = &_TRACE_KVM_X86_UPDATE_MSI_ROUTES_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_DFAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_dfault",
    .sstate = TRACE_MMU_HELPER_DFAULT_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_DFAULT_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_DPROT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_dprot",
    .sstate = TRACE_MMU_HELPER_DPROT_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_DPROT_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_DMISS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_dmiss",
    .sstate = TRACE_MMU_HELPER_DMISS_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_DMISS_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_TFAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_tfault",
    .sstate = TRACE_MMU_HELPER_TFAULT_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_TFAULT_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_TMISS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_tmiss",
    .sstate = TRACE_MMU_HELPER_TMISS_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_TMISS_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_get_phys_addr_code",
    .sstate = TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_get_phys_addr_data",
    .sstate = TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_DSTATE 
};
TraceEvent _TRACE_MMU_HELPER_MMU_FAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "mmu_helper_mmu_fault",
    .sstate = TRACE_MMU_HELPER_MMU_FAULT_ENABLED,
    .dstate = &_TRACE_MMU_HELPER_MMU_FAULT_DSTATE 
};
TraceEvent _TRACE_INT_HELPER_SET_SOFTINT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "int_helper_set_softint",
    .sstate = TRACE_INT_HELPER_SET_SOFTINT_ENABLED,
    .dstate = &_TRACE_INT_HELPER_SET_SOFTINT_DSTATE 
};
TraceEvent _TRACE_INT_HELPER_CLEAR_SOFTINT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "int_helper_clear_softint",
    .sstate = TRACE_INT_HELPER_CLEAR_SOFTINT_ENABLED,
    .dstate = &_TRACE_INT_HELPER_CLEAR_SOFTINT_DSTATE 
};
TraceEvent _TRACE_INT_HELPER_WRITE_SOFTINT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "int_helper_write_softint",
    .sstate = TRACE_INT_HELPER_WRITE_SOFTINT_ENABLED,
    .dstate = &_TRACE_INT_HELPER_WRITE_SOFTINT_DSTATE 
};
TraceEvent _TRACE_INT_HELPER_ICACHE_FREEZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "int_helper_icache_freeze",
    .sstate = TRACE_INT_HELPER_ICACHE_FREEZE_ENABLED,
    .dstate = &_TRACE_INT_HELPER_ICACHE_FREEZE_DSTATE 
};
TraceEvent _TRACE_INT_HELPER_DCACHE_FREEZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "int_helper_dcache_freeze",
    .sstate = TRACE_INT_HELPER_DCACHE_FREEZE_ENABLED,
    .dstate = &_TRACE_INT_HELPER_DCACHE_FREEZE_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_GREGSET_ERROR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_gregset_error",
    .sstate = TRACE_WIN_HELPER_GREGSET_ERROR_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_GREGSET_ERROR_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_SWITCH_PSTATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_switch_pstate",
    .sstate = TRACE_WIN_HELPER_SWITCH_PSTATE_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_SWITCH_PSTATE_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_NO_SWITCH_PSTATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_no_switch_pstate",
    .sstate = TRACE_WIN_HELPER_NO_SWITCH_PSTATE_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_NO_SWITCH_PSTATE_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_WRPIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_wrpil",
    .sstate = TRACE_WIN_HELPER_WRPIL_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_WRPIL_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_done",
    .sstate = TRACE_WIN_HELPER_DONE_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_DONE_DSTATE 
};
TraceEvent _TRACE_WIN_HELPER_RETRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "win_helper_retry",
    .sstate = TRACE_WIN_HELPER_RETRY_ENABLED,
    .dstate = &_TRACE_WIN_HELPER_RETRY_DSTATE 
};
TraceEvent _TRACE_GET_SKEYS_NONZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "get_skeys_nonzero",
    .sstate = TRACE_GET_SKEYS_NONZERO_ENABLED,
    .dstate = &_TRACE_GET_SKEYS_NONZERO_DSTATE 
};
TraceEvent _TRACE_SET_SKEYS_NONZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "set_skeys_nonzero",
    .sstate = TRACE_SET_SKEYS_NONZERO_ENABLED,
    .dstate = &_TRACE_SET_SKEYS_NONZERO_DSTATE 
};
TraceEvent _TRACE_IOINST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ioinst",
    .sstate = TRACE_IOINST_ENABLED,
    .dstate = &_TRACE_IOINST_DSTATE 
};
TraceEvent _TRACE_IOINST_SCH_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ioinst_sch_id",
    .sstate = TRACE_IOINST_SCH_ID_ENABLED,
    .dstate = &_TRACE_IOINST_SCH_ID_DSTATE 
};
TraceEvent _TRACE_IOINST_CHP_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ioinst_chp_id",
    .sstate = TRACE_IOINST_CHP_ID_ENABLED,
    .dstate = &_TRACE_IOINST_CHP_ID_DSTATE 
};
TraceEvent _TRACE_IOINST_CHSC_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "ioinst_chsc_cmd",
    .sstate = TRACE_IOINST_CHSC_CMD_ENABLED,
    .dstate = &_TRACE_IOINST_CHSC_CMD_DSTATE 
};
TraceEvent _TRACE_KVM_ENABLE_CMMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_enable_cmma",
    .sstate = TRACE_KVM_ENABLE_CMMA_ENABLED,
    .dstate = &_TRACE_KVM_ENABLE_CMMA_DSTATE 
};
TraceEvent _TRACE_KVM_CLEAR_CMMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_clear_cmma",
    .sstate = TRACE_KVM_CLEAR_CMMA_ENABLED,
    .dstate = &_TRACE_KVM_CLEAR_CMMA_DSTATE 
};
TraceEvent _TRACE_KVM_FAILED_CPU_STATE_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_failed_cpu_state_set",
    .sstate = TRACE_KVM_FAILED_CPU_STATE_SET_ENABLED,
    .dstate = &_TRACE_KVM_FAILED_CPU_STATE_SET_DSTATE 
};
TraceEvent _TRACE_KVM_SIGP_FINISHED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_sigp_finished",
    .sstate = TRACE_KVM_SIGP_FINISHED_ENABLED,
    .dstate = &_TRACE_KVM_SIGP_FINISHED_DSTATE 
};
TraceEvent _TRACE_CPU_SET_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_set_state",
    .sstate = TRACE_CPU_SET_STATE_ENABLED,
    .dstate = &_TRACE_CPU_SET_STATE_DSTATE 
};
TraceEvent _TRACE_CPU_HALT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_halt",
    .sstate = TRACE_CPU_HALT_ENABLED,
    .dstate = &_TRACE_CPU_HALT_DSTATE 
};
TraceEvent _TRACE_CPU_UNHALT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "cpu_unhalt",
    .sstate = TRACE_CPU_UNHALT_ENABLED,
    .dstate = &_TRACE_CPU_UNHALT_DSTATE 
};
TraceEvent _TRACE_KVM_FAILED_SPR_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_failed_spr_set",
    .sstate = TRACE_KVM_FAILED_SPR_SET_ENABLED,
    .dstate = &_TRACE_KVM_FAILED_SPR_SET_DSTATE 
};
TraceEvent _TRACE_KVM_FAILED_SPR_GET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "kvm_failed_spr_get",
    .sstate = TRACE_KVM_FAILED_SPR_GET_ENABLED,
    .dstate = &_TRACE_KVM_FAILED_SPR_GET_DSTATE 
};
TraceEvent _TRACE_OBJECT_DYNAMIC_CAST_ASSERT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "object_dynamic_cast_assert",
    .sstate = TRACE_OBJECT_DYNAMIC_CAST_ASSERT_ENABLED,
    .dstate = &_TRACE_OBJECT_DYNAMIC_CAST_ASSERT_DSTATE 
};
TraceEvent _TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "object_class_dynamic_cast_assert",
    .sstate = TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_ENABLED,
    .dstate = &_TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_DSTATE 
};
TraceEvent _TRACE_USER_SETUP_FRAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_setup_frame",
    .sstate = TRACE_USER_SETUP_FRAME_ENABLED,
    .dstate = &_TRACE_USER_SETUP_FRAME_DSTATE 
};
TraceEvent _TRACE_USER_SETUP_RT_FRAME_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_setup_rt_frame",
    .sstate = TRACE_USER_SETUP_RT_FRAME_ENABLED,
    .dstate = &_TRACE_USER_SETUP_RT_FRAME_DSTATE 
};
TraceEvent _TRACE_USER_DO_RT_SIGRETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_do_rt_sigreturn",
    .sstate = TRACE_USER_DO_RT_SIGRETURN_ENABLED,
    .dstate = &_TRACE_USER_DO_RT_SIGRETURN_DSTATE 
};
TraceEvent _TRACE_USER_DO_SIGRETURN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_do_sigreturn",
    .sstate = TRACE_USER_DO_SIGRETURN_ENABLED,
    .dstate = &_TRACE_USER_DO_SIGRETURN_DSTATE 
};
TraceEvent _TRACE_USER_FORCE_SIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_force_sig",
    .sstate = TRACE_USER_FORCE_SIG_ENABLED,
    .dstate = &_TRACE_USER_FORCE_SIG_DSTATE 
};
TraceEvent _TRACE_USER_HANDLE_SIGNAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_handle_signal",
    .sstate = TRACE_USER_HANDLE_SIGNAL_ENABLED,
    .dstate = &_TRACE_USER_HANDLE_SIGNAL_DSTATE 
};
TraceEvent _TRACE_USER_HOST_SIGNAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_host_signal",
    .sstate = TRACE_USER_HOST_SIGNAL_ENABLED,
    .dstate = &_TRACE_USER_HOST_SIGNAL_DSTATE 
};
TraceEvent _TRACE_USER_QUEUE_SIGNAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_queue_signal",
    .sstate = TRACE_USER_QUEUE_SIGNAL_ENABLED,
    .dstate = &_TRACE_USER_QUEUE_SIGNAL_DSTATE 
};
TraceEvent _TRACE_USER_S390X_RESTORE_SIGREGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "user_s390x_restore_sigregs",
    .sstate = TRACE_USER_S390X_RESTORE_SIGREGS_ENABLED,
    .dstate = &_TRACE_USER_S390X_RESTORE_SIGREGS_DSTATE 
};
TraceEvent _TRACE_VISIT_FREE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_free",
    .sstate = TRACE_VISIT_FREE_ENABLED,
    .dstate = &_TRACE_VISIT_FREE_DSTATE 
};
TraceEvent _TRACE_VISIT_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_complete",
    .sstate = TRACE_VISIT_COMPLETE_ENABLED,
    .dstate = &_TRACE_VISIT_COMPLETE_DSTATE 
};
TraceEvent _TRACE_VISIT_START_STRUCT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_start_struct",
    .sstate = TRACE_VISIT_START_STRUCT_ENABLED,
    .dstate = &_TRACE_VISIT_START_STRUCT_DSTATE 
};
TraceEvent _TRACE_VISIT_CHECK_STRUCT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_check_struct",
    .sstate = TRACE_VISIT_CHECK_STRUCT_ENABLED,
    .dstate = &_TRACE_VISIT_CHECK_STRUCT_DSTATE 
};
TraceEvent _TRACE_VISIT_END_STRUCT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_end_struct",
    .sstate = TRACE_VISIT_END_STRUCT_ENABLED,
    .dstate = &_TRACE_VISIT_END_STRUCT_DSTATE 
};
TraceEvent _TRACE_VISIT_START_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_start_list",
    .sstate = TRACE_VISIT_START_LIST_ENABLED,
    .dstate = &_TRACE_VISIT_START_LIST_DSTATE 
};
TraceEvent _TRACE_VISIT_NEXT_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_next_list",
    .sstate = TRACE_VISIT_NEXT_LIST_ENABLED,
    .dstate = &_TRACE_VISIT_NEXT_LIST_DSTATE 
};
TraceEvent _TRACE_VISIT_END_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_end_list",
    .sstate = TRACE_VISIT_END_LIST_ENABLED,
    .dstate = &_TRACE_VISIT_END_LIST_DSTATE 
};
TraceEvent _TRACE_VISIT_START_ALTERNATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_start_alternate",
    .sstate = TRACE_VISIT_START_ALTERNATE_ENABLED,
    .dstate = &_TRACE_VISIT_START_ALTERNATE_DSTATE 
};
TraceEvent _TRACE_VISIT_END_ALTERNATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_end_alternate",
    .sstate = TRACE_VISIT_END_ALTERNATE_ENABLED,
    .dstate = &_TRACE_VISIT_END_ALTERNATE_DSTATE 
};
TraceEvent _TRACE_VISIT_OPTIONAL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_optional",
    .sstate = TRACE_VISIT_OPTIONAL_ENABLED,
    .dstate = &_TRACE_VISIT_OPTIONAL_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_ENUM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_enum",
    .sstate = TRACE_VISIT_TYPE_ENUM_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_ENUM_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_INT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_int",
    .sstate = TRACE_VISIT_TYPE_INT_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_INT_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_UINT8_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_uint8",
    .sstate = TRACE_VISIT_TYPE_UINT8_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_UINT8_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_UINT16_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_uint16",
    .sstate = TRACE_VISIT_TYPE_UINT16_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_UINT16_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_UINT32_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_uint32",
    .sstate = TRACE_VISIT_TYPE_UINT32_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_UINT32_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_UINT64_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_uint64",
    .sstate = TRACE_VISIT_TYPE_UINT64_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_UINT64_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_INT8_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_int8",
    .sstate = TRACE_VISIT_TYPE_INT8_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_INT8_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_INT16_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_int16",
    .sstate = TRACE_VISIT_TYPE_INT16_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_INT16_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_INT32_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_int32",
    .sstate = TRACE_VISIT_TYPE_INT32_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_INT32_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_INT64_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_int64",
    .sstate = TRACE_VISIT_TYPE_INT64_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_INT64_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_size",
    .sstate = TRACE_VISIT_TYPE_SIZE_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_SIZE_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_BOOL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_bool",
    .sstate = TRACE_VISIT_TYPE_BOOL_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_BOOL_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_STR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_str",
    .sstate = TRACE_VISIT_TYPE_STR_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_STR_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_NUMBER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_number",
    .sstate = TRACE_VISIT_TYPE_NUMBER_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_NUMBER_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_ANY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_any",
    .sstate = TRACE_VISIT_TYPE_ANY_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_ANY_DSTATE 
};
TraceEvent _TRACE_VISIT_TYPE_NULL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "visit_type_null",
    .sstate = TRACE_VISIT_TYPE_NULL_ENABLED,
    .dstate = &_TRACE_VISIT_TYPE_NULL_DSTATE 
};
TraceEvent *_bin_debug_native_trace_events[] = {
    &_TRACE_THREAD_POOL_SUBMIT_EVENT,
    &_TRACE_THREAD_POOL_COMPLETE_EVENT,
    &_TRACE_THREAD_POOL_CANCEL_EVENT,
    &_TRACE_CPU_IN_EVENT,
    &_TRACE_CPU_OUT_EVENT,
    &_TRACE_BALLOON_EVENT_EVENT,
    &_TRACE_VM_STATE_NOTIFY_EVENT,
    &_TRACE_LOAD_FILE_EVENT,
    &_TRACE_RUNSTATE_SET_EVENT,
    &_TRACE_SYSTEM_WAKEUP_REQUEST_EVENT,
    &_TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_EVENT,
    &_TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_EVENT,
    &_TRACE_SPICE_VMC_WRITE_EVENT,
    &_TRACE_SPICE_VMC_READ_EVENT,
    &_TRACE_SPICE_VMC_REGISTER_INTERFACE_EVENT,
    &_TRACE_SPICE_VMC_UNREGISTER_INTERFACE_EVENT,
    &_TRACE_SPICE_VMC_EVENT_EVENT,
    &_TRACE_XEN_RAM_ALLOC_EVENT,
    &_TRACE_XEN_CLIENT_SET_MEMORY_EVENT,
    &_TRACE_XEN_DEFAULT_IOREQ_SERVER_EVENT,
    &_TRACE_XEN_IOREQ_SERVER_CREATE_EVENT,
    &_TRACE_XEN_IOREQ_SERVER_DESTROY_EVENT,
    &_TRACE_XEN_IOREQ_SERVER_STATE_EVENT,
    &_TRACE_XEN_MAP_MMIO_RANGE_EVENT,
    &_TRACE_XEN_UNMAP_MMIO_RANGE_EVENT,
    &_TRACE_XEN_MAP_PORTIO_RANGE_EVENT,
    &_TRACE_XEN_UNMAP_PORTIO_RANGE_EVENT,
    &_TRACE_XEN_MAP_PCIDEV_EVENT,
    &_TRACE_XEN_UNMAP_PCIDEV_EVENT,
    &_TRACE_HANDLE_IOREQ_EVENT,
    &_TRACE_HANDLE_IOREQ_READ_EVENT,
    &_TRACE_HANDLE_IOREQ_WRITE_EVENT,
    &_TRACE_CPU_IOREQ_PIO_EVENT,
    &_TRACE_CPU_IOREQ_PIO_READ_REG_EVENT,
    &_TRACE_CPU_IOREQ_PIO_WRITE_REG_EVENT,
    &_TRACE_CPU_IOREQ_MOVE_EVENT,
    &_TRACE_XEN_MAP_CACHE_EVENT,
    &_TRACE_XEN_REMAP_BUCKET_EVENT,
    &_TRACE_XEN_MAP_CACHE_RETURN_EVENT,
    &_TRACE_HANDLE_QMP_COMMAND_EVENT,
    &_TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_EVENT,
    &_TRACE_MONITOR_PROTOCOL_EVENT_EMIT_EVENT,
    &_TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_EVENT,
    &_TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_EVENT,
    &_TRACE_DMA_BLK_IO_EVENT,
    &_TRACE_DMA_AIO_CANCEL_EVENT,
    &_TRACE_DMA_COMPLETE_EVENT,
    &_TRACE_DMA_BLK_CB_EVENT,
    &_TRACE_DMA_MAP_WAIT_EVENT,
    &_TRACE_KVM_IOCTL_EVENT,
    &_TRACE_KVM_VM_IOCTL_EVENT,
    &_TRACE_KVM_VCPU_IOCTL_EVENT,
    &_TRACE_KVM_RUN_EXIT_EVENT,
    &_TRACE_KVM_DEVICE_IOCTL_EVENT,
    &_TRACE_KVM_FAILED_REG_GET_EVENT,
    &_TRACE_KVM_FAILED_REG_SET_EVENT,
    &_TRACE_KVM_IRQCHIP_COMMIT_ROUTES_EVENT,
    &_TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_EVENT,
    &_TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_EVENT,
    &_TRACE_EXEC_TB_EVENT,
    &_TRACE_EXEC_TB_NOCACHE_EVENT,
    &_TRACE_EXEC_TB_EXIT_EVENT,
    &_TRACE_TRANSLATE_BLOCK_EVENT,
    &_TRACE_MEMORY_REGION_OPS_READ_EVENT,
    &_TRACE_MEMORY_REGION_OPS_WRITE_EVENT,
    &_TRACE_MEMORY_REGION_SUBPAGE_READ_EVENT,
    &_TRACE_MEMORY_REGION_SUBPAGE_WRITE_EVENT,
    &_TRACE_MEMORY_REGION_TB_READ_EVENT,
    &_TRACE_MEMORY_REGION_TB_WRITE_EVENT,
    &_TRACE_MEMORY_REGION_RAM_DEVICE_READ_EVENT,
    &_TRACE_MEMORY_REGION_RAM_DEVICE_WRITE_EVENT,
    &_TRACE_GUEST_CPU_ENTER_EVENT,
    &_TRACE_GUEST_CPU_RESET_EVENT,
    &_TRACE_GUEST_MEM_BEFORE_TRANS_EVENT,
    &_TRACE_GUEST_MEM_BEFORE_EXEC_EVENT,
    &_TRACE_GUEST_USER_SYSCALL_EVENT,
    &_TRACE_GUEST_USER_SYSCALL_RET_EVENT,
    &_TRACE_BUFFER_RESIZE_EVENT,
    &_TRACE_BUFFER_MOVE_EMPTY_EVENT,
    &_TRACE_BUFFER_MOVE_EVENT,
    &_TRACE_BUFFER_FREE_EVENT,
    &_TRACE_QEMU_COROUTINE_ENTER_EVENT,
    &_TRACE_QEMU_COROUTINE_YIELD_EVENT,
    &_TRACE_QEMU_COROUTINE_TERMINATE_EVENT,
    &_TRACE_QEMU_CO_QUEUE_RUN_RESTART_EVENT,
    &_TRACE_QEMU_CO_QUEUE_NEXT_EVENT,
    &_TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_EVENT,
    &_TRACE_QEMU_CO_MUTEX_LOCK_RETURN_EVENT,
    &_TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_EVENT,
    &_TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_EVENT,
    &_TRACE_QEMU_MEMALIGN_EVENT,
    &_TRACE_QEMU_ANON_RAM_ALLOC_EVENT,
    &_TRACE_QEMU_VFREE_EVENT,
    &_TRACE_QEMU_ANON_RAM_FREE_EVENT,
    &_TRACE_HBITMAP_ITER_SKIP_WORDS_EVENT,
    &_TRACE_HBITMAP_RESET_EVENT,
    &_TRACE_HBITMAP_SET_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_GET_PATH_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_EVENT,
    &_TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_EVENT,
    &_TRACE_QCRYPTO_TLS_SESSION_NEW_EVENT,
    &_TRACE_QCRYPTO_TLS_SESSION_CHECK_CREDS_EVENT,
    &_TRACE_QIO_TASK_NEW_EVENT,
    &_TRACE_QIO_TASK_COMPLETE_EVENT,
    &_TRACE_QIO_TASK_ABORT_EVENT,
    &_TRACE_QIO_TASK_THREAD_START_EVENT,
    &_TRACE_QIO_TASK_THREAD_RUN_EVENT,
    &_TRACE_QIO_TASK_THREAD_EXIT_EVENT,
    &_TRACE_QIO_TASK_THREAD_RESULT_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_NEW_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_NEW_FD_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_FILE_NEW_FD_EVENT,
    &_TRACE_QIO_CHANNEL_FILE_NEW_PATH_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_NEW_SERVER_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_EVENT,
    &_TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_EVENT,
    &_TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_EVENT,
    &_TRACE_QIO_CHANNEL_COMMAND_NEW_PID_EVENT,
    &_TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_EVENT,
    &_TRACE_QIO_CHANNEL_COMMAND_ABORT_EVENT,
    &_TRACE_QIO_CHANNEL_COMMAND_WAIT_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_SECTION_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_MAIN_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_POST_MAIN_EVENT,
    &_TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_EVENT,
    &_TRACE_QEMU_SAVEVM_SEND_PACKAGED_EVENT,
    &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_EVENT,
    &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_EVENT,
    &_TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_EVENT,
    &_TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_EVENT,
    &_TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_EVENT,
    &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_EVENT,
    &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_EVENT,
    &_TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_EVENT,
    &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_EVENT,
    &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_EVENT,
    &_TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_EVENT,
    &_TRACE_LOADVM_PROCESS_COMMAND_EVENT,
    &_TRACE_LOADVM_PROCESS_COMMAND_PING_EVENT,
    &_TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_EVENT,
    &_TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_EVENT,
    &_TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_EVENT,
    &_TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_EVENT,
    &_TRACE_SAVEVM_COMMAND_SEND_EVENT,
    &_TRACE_SAVEVM_SECTION_START_EVENT,
    &_TRACE_SAVEVM_SECTION_END_EVENT,
    &_TRACE_SAVEVM_SECTION_SKIP_EVENT,
    &_TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_EVENT,
    &_TRACE_SAVEVM_SEND_PING_EVENT,
    &_TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_EVENT,
    &_TRACE_SAVEVM_SEND_POSTCOPY_RUN_EVENT,
    &_TRACE_SAVEVM_STATE_BEGIN_EVENT,
    &_TRACE_SAVEVM_STATE_HEADER_EVENT,
    &_TRACE_SAVEVM_STATE_ITERATE_EVENT,
    &_TRACE_SAVEVM_STATE_CLEANUP_EVENT,
    &_TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_EVENT,
    &_TRACE_VMSTATE_SAVE_EVENT,
    &_TRACE_VMSTATE_LOAD_EVENT,
    &_TRACE_QEMU_ANNOUNCE_SELF_ITER_EVENT,
    &_TRACE_VMSTATE_LOAD_FIELD_ERROR_EVENT,
    &_TRACE_VMSTATE_LOAD_STATE_EVENT,
    &_TRACE_VMSTATE_LOAD_STATE_END_EVENT,
    &_TRACE_VMSTATE_LOAD_STATE_FIELD_EVENT,
    &_TRACE_VMSTATE_N_ELEMS_EVENT,
    &_TRACE_VMSTATE_SUBSECTION_LOAD_EVENT,
    &_TRACE_VMSTATE_SUBSECTION_LOAD_BAD_EVENT,
    &_TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_EVENT,
    &_TRACE_QEMU_FILE_FCLOSE_EVENT,
    &_TRACE_GET_QUEUED_PAGE_EVENT,
    &_TRACE_GET_QUEUED_PAGE_NOT_DIRTY_EVENT,
    &_TRACE_MIGRATION_BITMAP_SYNC_START_EVENT,
    &_TRACE_MIGRATION_BITMAP_SYNC_END_EVENT,
    &_TRACE_MIGRATION_THROTTLE_EVENT,
    &_TRACE_RAM_LOAD_POSTCOPY_LOOP_EVENT,
    &_TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_EVENT,
    &_TRACE_RAM_SAVE_QUEUE_PAGES_EVENT,
    &_TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_EVENT,
    &_TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_EVENT,
    &_TRACE_MIGRATE_SET_STATE_EVENT,
    &_TRACE_MIGRATE_FD_CLEANUP_EVENT,
    &_TRACE_MIGRATE_FD_ERROR_EVENT,
    &_TRACE_MIGRATE_FD_CANCEL_EVENT,
    &_TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_EVENT,
    &_TRACE_MIGRATE_PENDING_EVENT,
    &_TRACE_MIGRATE_SEND_RP_MESSAGE_EVENT,
    &_TRACE_MIGRATION_COMPLETION_FILE_ERR_EVENT,
    &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_EVENT,
    &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_EVENT,
    &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_EVENT,
    &_TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_EVENT,
    &_TRACE_MIGRATION_THREAD_AFTER_LOOP_EVENT,
    &_TRACE_MIGRATION_THREAD_FILE_ERR_EVENT,
    &_TRACE_MIGRATION_THREAD_SETUP_COMPLETE_EVENT,
    &_TRACE_OPEN_RETURN_PATH_ON_SOURCE_EVENT,
    &_TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_EVENT,
    &_TRACE_POSTCOPY_START_EVENT,
    &_TRACE_POSTCOPY_START_SET_RUN_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_END_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_PONG_EVENT,
    &_TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_EVENT,
    &_TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_EVENT,
    &_TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_EVENT,
    &_TRACE_MIGRATION_THREAD_LOW_PENDING_EVENT,
    &_TRACE_MIGRATE_STATE_TOO_BIG_EVENT,
    &_TRACE_MIGRATE_TRANSFERRED_EVENT,
    &_TRACE_PROCESS_INCOMING_MIGRATION_CO_END_EVENT,
    &_TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_EVENT,
    &_TRACE_MIGRATION_SET_INCOMING_CHANNEL_EVENT,
    &_TRACE_MIGRATION_SET_OUTGOING_CHANNEL_EVENT,
    &_TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_EVENT,
    &_TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_EVENT,
    &_TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_EVENT,
    &_TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_EVENT,
    &_TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_EVENT,
    &_TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_EVENT,
    &_TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_EVENT,
    &_TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_EVENT,
    &_TRACE_QEMU_RDMA_CLOSE_EVENT,
    &_TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_EVENT,
    &_TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_EVENT,
    &_TRACE_QEMU_RDMA_DEST_INIT_TRYING_EVENT,
    &_TRACE_QEMU_RDMA_DUMP_GID_EVENT,
    &_TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_EVENT,
    &_TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_EVENT,
    &_TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_EVENT,
    &_TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_EVENT,
    &_TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_EVENT,
    &_TRACE_QEMU_RDMA_FILL_EVENT,
    &_TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_EVENT,
    &_TRACE_QEMU_RDMA_POLL_RECV_EVENT,
    &_TRACE_QEMU_RDMA_POLL_WRITE_EVENT,
    &_TRACE_QEMU_RDMA_POLL_OTHER_EVENT,
    &_TRACE_QEMU_RDMA_POST_SEND_CONTROL_EVENT,
    &_TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_START_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_STOP_EVENT,
    &_TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_EVENT,
    &_TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_EVENT,
    &_TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_EVENT,
    &_TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_EVENT,
    &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_EVENT,
    &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_EVENT,
    &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_EVENT,
    &_TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_FLUSH_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_POST_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_TOP_EVENT,
    &_TRACE_QEMU_RDMA_WRITE_ONE_ZERO_EVENT,
    &_TRACE_RDMA_ADD_BLOCK_EVENT,
    &_TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_EVENT,
    &_TRACE_RDMA_DELETE_BLOCK_EVENT,
    &_TRACE_RDMA_START_INCOMING_MIGRATION_EVENT,
    &_TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_EVENT,
    &_TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_EVENT,
    &_TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_EVENT,
    &_TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_EVENT,
    &_TRACE_POSTCOPY_DISCARD_SEND_FINISH_EVENT,
    &_TRACE_POSTCOPY_DISCARD_SEND_RANGE_EVENT,
    &_TRACE_POSTCOPY_RAM_DISCARD_RANGE_EVENT,
    &_TRACE_POSTCOPY_CLEANUP_RANGE_EVENT,
    &_TRACE_POSTCOPY_INIT_RANGE_EVENT,
    &_TRACE_POSTCOPY_NHP_RANGE_EVENT,
    &_TRACE_POSTCOPY_PLACE_PAGE_EVENT,
    &_TRACE_POSTCOPY_PLACE_PAGE_ZERO_EVENT,
    &_TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_EVENT,
    &_TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_EVENT,
    &_TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_EVENT,
    &_TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_EVENT,
    &_TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_EVENT,
    &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_EVENT,
    &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_EVENT,
    &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_EVENT,
    &_TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_EVENT,
    &_TRACE_MIGRATION_EXEC_OUTGOING_EVENT,
    &_TRACE_MIGRATION_EXEC_INCOMING_EVENT,
    &_TRACE_MIGRATION_FD_OUTGOING_EVENT,
    &_TRACE_MIGRATION_FD_INCOMING_EVENT,
    &_TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_EVENT,
    &_TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_EVENT,
    &_TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_EVENT,
    &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_EVENT,
    &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_EVENT,
    &_TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_EVENT,
    &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_EVENT,
    &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_EVENT,
    &_TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_EVENT,
    &_TRACE_COLO_VM_STATE_CHANGE_EVENT,
    &_TRACE_COLO_SEND_MESSAGE_EVENT,
    &_TRACE_COLO_RECEIVE_MESSAGE_EVENT,
    &_TRACE_COLO_FAILOVER_SET_STATE_EVENT,
    &_TRACE_BDRV_OPEN_COMMON_EVENT,
    &_TRACE_BDRV_LOCK_MEDIUM_EVENT,
    &_TRACE_BLK_CO_PREADV_EVENT,
    &_TRACE_BLK_CO_PWRITEV_EVENT,
    &_TRACE_BDRV_AIO_FLUSH_EVENT,
    &_TRACE_BDRV_AIO_READV_EVENT,
    &_TRACE_BDRV_AIO_WRITEV_EVENT,
    &_TRACE_BDRV_CO_READV_EVENT,
    &_TRACE_BDRV_CO_WRITEV_EVENT,
    &_TRACE_BDRV_CO_PWRITE_ZEROES_EVENT,
    &_TRACE_BDRV_CO_DO_COPY_ON_READV_EVENT,
    &_TRACE_STREAM_ONE_ITERATION_EVENT,
    &_TRACE_STREAM_START_EVENT,
    &_TRACE_COMMIT_ONE_ITERATION_EVENT,
    &_TRACE_COMMIT_START_EVENT,
    &_TRACE_MIRROR_START_EVENT,
    &_TRACE_MIRROR_RESTART_ITER_EVENT,
    &_TRACE_MIRROR_BEFORE_FLUSH_EVENT,
    &_TRACE_MIRROR_BEFORE_DRAIN_EVENT,
    &_TRACE_MIRROR_BEFORE_SLEEP_EVENT,
    &_TRACE_MIRROR_ONE_ITERATION_EVENT,
    &_TRACE_MIRROR_ITERATION_DONE_EVENT,
    &_TRACE_MIRROR_YIELD_EVENT,
    &_TRACE_MIRROR_YIELD_IN_FLIGHT_EVENT,
    &_TRACE_MIRROR_YIELD_BUF_BUSY_EVENT,
    &_TRACE_MIRROR_BREAK_BUF_BUSY_EVENT,
    &_TRACE_BACKUP_DO_COW_ENTER_EVENT,
    &_TRACE_BACKUP_DO_COW_RETURN_EVENT,
    &_TRACE_BACKUP_DO_COW_SKIP_EVENT,
    &_TRACE_BACKUP_DO_COW_PROCESS_EVENT,
    &_TRACE_BACKUP_DO_COW_READ_FAIL_EVENT,
    &_TRACE_BACKUP_DO_COW_WRITE_FAIL_EVENT,
    &_TRACE_QMP_BLOCK_JOB_CANCEL_EVENT,
    &_TRACE_QMP_BLOCK_JOB_PAUSE_EVENT,
    &_TRACE_QMP_BLOCK_JOB_RESUME_EVENT,
    &_TRACE_QMP_BLOCK_JOB_COMPLETE_EVENT,
    &_TRACE_QMP_BLOCK_STREAM_EVENT,
    &_TRACE_PAIO_SUBMIT_CO_EVENT,
    &_TRACE_PAIO_SUBMIT_EVENT,
    &_TRACE_QCOW2_WRITEV_START_REQ_EVENT,
    &_TRACE_QCOW2_WRITEV_DONE_REQ_EVENT,
    &_TRACE_QCOW2_WRITEV_START_PART_EVENT,
    &_TRACE_QCOW2_WRITEV_DONE_PART_EVENT,
    &_TRACE_QCOW2_WRITEV_DATA_EVENT,
    &_TRACE_QCOW2_PWRITE_ZEROES_START_REQ_EVENT,
    &_TRACE_QCOW2_PWRITE_ZEROES_EVENT,
    &_TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_EVENT,
    &_TRACE_QCOW2_HANDLE_COPIED_EVENT,
    &_TRACE_QCOW2_HANDLE_ALLOC_EVENT,
    &_TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_EVENT,
    &_TRACE_QCOW2_CLUSTER_ALLOC_PHYS_EVENT,
    &_TRACE_QCOW2_CLUSTER_LINK_L2_EVENT,
    &_TRACE_QCOW2_L2_ALLOCATE_EVENT,
    &_TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_EVENT,
    &_TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_EVENT,
    &_TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_EVENT,
    &_TRACE_QCOW2_L2_ALLOCATE_DONE_EVENT,
    &_TRACE_QCOW2_CACHE_GET_EVENT,
    &_TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_EVENT,
    &_TRACE_QCOW2_CACHE_GET_READ_EVENT,
    &_TRACE_QCOW2_CACHE_GET_DONE_EVENT,
    &_TRACE_QCOW2_CACHE_FLUSH_EVENT,
    &_TRACE_QCOW2_CACHE_ENTRY_FLUSH_EVENT,
    &_TRACE_QED_ALLOC_L2_CACHE_ENTRY_EVENT,
    &_TRACE_QED_UNREF_L2_CACHE_ENTRY_EVENT,
    &_TRACE_QED_FIND_L2_CACHE_ENTRY_EVENT,
    &_TRACE_QED_READ_TABLE_EVENT,
    &_TRACE_QED_READ_TABLE_CB_EVENT,
    &_TRACE_QED_WRITE_TABLE_EVENT,
    &_TRACE_QED_WRITE_TABLE_CB_EVENT,
    &_TRACE_QED_NEED_CHECK_TIMER_CB_EVENT,
    &_TRACE_QED_START_NEED_CHECK_TIMER_EVENT,
    &_TRACE_QED_CANCEL_NEED_CHECK_TIMER_EVENT,
    &_TRACE_QED_AIO_COMPLETE_EVENT,
    &_TRACE_QED_AIO_SETUP_EVENT,
    &_TRACE_QED_AIO_NEXT_IO_EVENT,
    &_TRACE_QED_AIO_READ_DATA_EVENT,
    &_TRACE_QED_AIO_WRITE_DATA_EVENT,
    &_TRACE_QED_AIO_WRITE_PREFILL_EVENT,
    &_TRACE_QED_AIO_WRITE_POSTFILL_EVENT,
    &_TRACE_QED_AIO_WRITE_MAIN_EVENT,
    &_TRACE_VIRTIO_BLK_REQ_COMPLETE_EVENT,
    &_TRACE_VIRTIO_BLK_RW_COMPLETE_EVENT,
    &_TRACE_VIRTIO_BLK_HANDLE_WRITE_EVENT,
    &_TRACE_VIRTIO_BLK_HANDLE_READ_EVENT,
    &_TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_EVENT,
    &_TRACE_VIRTIO_BLK_DATA_PLANE_START_EVENT,
    &_TRACE_VIRTIO_BLK_DATA_PLANE_STOP_EVENT,
    &_TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_EVENT,
    &_TRACE_HD_GEOMETRY_LCHS_GUESS_EVENT,
    &_TRACE_HD_GEOMETRY_GUESS_EVENT,
    &_TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_EVENT,
    &_TRACE_VIRTIO_SERIAL_THROTTLE_PORT_EVENT,
    &_TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_EVENT,
    &_TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_EVENT,
    &_TRACE_VIRTIO_CONSOLE_FLUSH_BUF_EVENT,
    &_TRACE_VIRTIO_CONSOLE_CHR_READ_EVENT,
    &_TRACE_VIRTIO_CONSOLE_CHR_EVENT_EVENT,
    &_TRACE_GRLIB_APBUART_EVENT_EVENT,
    &_TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_EVENT,
    &_TRACE_GRLIB_APBUART_READL_UNKNOWN_EVENT,
    &_TRACE_LM32_JUART_GET_JTX_EVENT,
    &_TRACE_LM32_JUART_SET_JTX_EVENT,
    &_TRACE_LM32_JUART_GET_JRX_EVENT,
    &_TRACE_LM32_JUART_SET_JRX_EVENT,
    &_TRACE_LM32_UART_MEMORY_WRITE_EVENT,
    &_TRACE_LM32_UART_MEMORY_READ_EVENT,
    &_TRACE_LM32_UART_IRQ_STATE_EVENT,
    &_TRACE_MILKYMIST_UART_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_UART_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_UART_RAISE_IRQ_EVENT,
    &_TRACE_MILKYMIST_UART_LOWER_IRQ_EVENT,
    &_TRACE_ESCC_PUT_QUEUE_EVENT,
    &_TRACE_ESCC_GET_QUEUE_EVENT,
    &_TRACE_ESCC_UPDATE_IRQ_EVENT,
    &_TRACE_ESCC_UPDATE_PARAMETERS_EVENT,
    &_TRACE_ESCC_MEM_WRITEB_CTRL_EVENT,
    &_TRACE_ESCC_MEM_WRITEB_DATA_EVENT,
    &_TRACE_ESCC_MEM_READB_CTRL_EVENT,
    &_TRACE_ESCC_MEM_READB_DATA_EVENT,
    &_TRACE_ESCC_SERIAL_RECEIVE_BYTE_EVENT,
    &_TRACE_ESCC_SUNKBD_EVENT_IN_EVENT,
    &_TRACE_ESCC_SUNKBD_EVENT_OUT_EVENT,
    &_TRACE_ESCC_KBD_COMMAND_EVENT,
    &_TRACE_ESCC_SUNMOUSE_EVENT_EVENT,
    &_TRACE_PL011_IRQ_STATE_EVENT,
    &_TRACE_PL011_READ_EVENT,
    &_TRACE_PL011_READ_FIFO_EVENT,
    &_TRACE_PL011_WRITE_EVENT,
    &_TRACE_PL011_CAN_RECEIVE_EVENT,
    &_TRACE_PL011_PUT_FIFO_EVENT,
    &_TRACE_PL011_PUT_FIFO_FULL_EVENT,
    &_TRACE_CPU_SET_APIC_BASE_EVENT,
    &_TRACE_CPU_GET_APIC_BASE_EVENT,
    &_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT,
    &_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT,
    &_TRACE_APIC_GET_IRQ_DELIVERED_EVENT,
    &_TRACE_APIC_LOCAL_DELIVER_EVENT,
    &_TRACE_APIC_DELIVER_IRQ_EVENT,
    &_TRACE_APIC_MEM_READL_EVENT,
    &_TRACE_APIC_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT,
    &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT,
    &_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT,
    &_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT,
    &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT,
    &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT,
    &_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT,
    &_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT,
    &_TRACE_SLAVIO_SET_IRQ_EVENT,
    &_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT,
    &_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT,
    &_TRACE_GRLIB_IRQMP_ACK_EVENT,
    &_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT,
    &_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT,
    &_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT,
    &_TRACE_LM32_PIC_RAISE_IRQ_EVENT,
    &_TRACE_LM32_PIC_LOWER_IRQ_EVENT,
    &_TRACE_LM32_PIC_INTERRUPT_EVENT,
    &_TRACE_LM32_PIC_SET_IM_EVENT,
    &_TRACE_LM32_PIC_SET_IP_EVENT,
    &_TRACE_LM32_PIC_GET_IM_EVENT,
    &_TRACE_LM32_PIC_GET_IP_EVENT,
    &_TRACE_XICS_ICP_CHECK_IPI_EVENT,
    &_TRACE_XICS_ICP_ACCEPT_EVENT,
    &_TRACE_XICS_ICP_EOI_EVENT,
    &_TRACE_XICS_ICP_IRQ_EVENT,
    &_TRACE_XICS_ICP_RAISE_EVENT,
    &_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT,
    &_TRACE_XICS_MASKED_PENDING_EVENT,
    &_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT,
    &_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT,
    &_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT,
    &_TRACE_XICS_ICS_SIMPLE_EOI_EVENT,
    &_TRACE_XICS_ALLOC_EVENT,
    &_TRACE_XICS_ALLOC_BLOCK_EVENT,
    &_TRACE_XICS_ICS_FREE_EVENT,
    &_TRACE_XICS_ICS_FREE_WARN_EVENT,
    &_TRACE_XICS_ICP_POST_LOAD_EVENT,
    &_TRACE_FLIC_CREATE_DEVICE_EVENT,
    &_TRACE_FLIC_NO_DEVICE_API_EVENT,
    &_TRACE_FLIC_RESET_FAILED_EVENT,
    &_TRACE_ASPEED_VIC_SET_IRQ_EVENT,
    &_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT,
    &_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT,
    &_TRACE_ASPEED_VIC_READ_EVENT,
    &_TRACE_ASPEED_VIC_WRITE_EVENT,
    &_TRACE_GIC_ENABLE_IRQ_EVENT,
    &_TRACE_GIC_DISABLE_IRQ_EVENT,
    &_TRACE_GIC_SET_IRQ_EVENT,
    &_TRACE_GIC_UPDATE_BESTIRQ_EVENT,
    &_TRACE_GIC_UPDATE_SET_IRQ_EVENT,
    &_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT,
    &_TRACE_GICV3_ICC_PMR_READ_EVENT,
    &_TRACE_GICV3_ICC_PMR_WRITE_EVENT,
    &_TRACE_GICV3_ICC_BPR_READ_EVENT,
    &_TRACE_GICV3_ICC_BPR_WRITE_EVENT,
    &_TRACE_GICV3_ICC_AP_READ_EVENT,
    &_TRACE_GICV3_ICC_AP_WRITE_EVENT,
    &_TRACE_GICV3_ICC_IGRPEN_READ_EVENT,
    &_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT,
    &_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT,
    &_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT,
    &_TRACE_GICV3_ICC_CTLR_READ_EVENT,
    &_TRACE_GICV3_ICC_CTLR_WRITE_EVENT,
    &_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT,
    &_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT,
    &_TRACE_GICV3_CPUIF_UPDATE_EVENT,
    &_TRACE_GICV3_CPUIF_SET_IRQS_EVENT,
    &_TRACE_GICV3_ICC_GENERATE_SGI_EVENT,
    &_TRACE_GICV3_ICC_IAR0_READ_EVENT,
    &_TRACE_GICV3_ICC_IAR1_READ_EVENT,
    &_TRACE_GICV3_ICC_EOIR_WRITE_EVENT,
    &_TRACE_GICV3_ICC_HPPIR0_READ_EVENT,
    &_TRACE_GICV3_ICC_HPPIR1_READ_EVENT,
    &_TRACE_GICV3_ICC_DIR_WRITE_EVENT,
    &_TRACE_GICV3_ICC_RPR_READ_EVENT,
    &_TRACE_GICV3_DIST_READ_EVENT,
    &_TRACE_GICV3_DIST_BADREAD_EVENT,
    &_TRACE_GICV3_DIST_WRITE_EVENT,
    &_TRACE_GICV3_DIST_BADWRITE_EVENT,
    &_TRACE_GICV3_DIST_SET_IRQ_EVENT,
    &_TRACE_GICV3_REDIST_READ_EVENT,
    &_TRACE_GICV3_REDIST_BADREAD_EVENT,
    &_TRACE_GICV3_REDIST_WRITE_EVENT,
    &_TRACE_GICV3_REDIST_BADWRITE_EVENT,
    &_TRACE_GICV3_REDIST_SET_IRQ_EVENT,
    &_TRACE_GICV3_REDIST_SEND_SGI_EVENT,
    &_TRACE_LANCE_MEM_READW_EVENT,
    &_TRACE_LANCE_MEM_WRITEW_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_MDIO_READ_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_TX_FRAME_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_RX_FRAME_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_EVENT,
    &_TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_EVENT,
    &_TRACE_MIPSNET_SEND_EVENT,
    &_TRACE_MIPSNET_RECEIVE_EVENT,
    &_TRACE_MIPSNET_READ_EVENT,
    &_TRACE_MIPSNET_WRITE_EVENT,
    &_TRACE_MIPSNET_IRQ_EVENT,
    &_TRACE_OPEN_ETH_MII_WRITE_EVENT,
    &_TRACE_OPEN_ETH_MII_READ_EVENT,
    &_TRACE_OPEN_ETH_UPDATE_IRQ_EVENT,
    &_TRACE_OPEN_ETH_RECEIVE_EVENT,
    &_TRACE_OPEN_ETH_RECEIVE_MCAST_EVENT,
    &_TRACE_OPEN_ETH_RECEIVE_REJECT_EVENT,
    &_TRACE_OPEN_ETH_RECEIVE_DESC_EVENT,
    &_TRACE_OPEN_ETH_START_XMIT_EVENT,
    &_TRACE_OPEN_ETH_REG_READ_EVENT,
    &_TRACE_OPEN_ETH_REG_WRITE_EVENT,
    &_TRACE_OPEN_ETH_DESC_READ_EVENT,
    &_TRACE_OPEN_ETH_DESC_WRITE_EVENT,
    &_TRACE_PCNET_S_RESET_EVENT,
    &_TRACE_PCNET_USER_INT_EVENT,
    &_TRACE_PCNET_ISR_CHANGE_EVENT,
    &_TRACE_PCNET_INIT_EVENT,
    &_TRACE_PCNET_RLEN_TLEN_EVENT,
    &_TRACE_PCNET_SS32_RDRA_TDRA_EVENT,
    &_TRACE_PCNET_APROM_WRITEB_EVENT,
    &_TRACE_PCNET_APROM_READB_EVENT,
    &_TRACE_PCNET_IOPORT_READ_EVENT,
    &_TRACE_PCNET_IOPORT_WRITE_EVENT,
    &_TRACE_PCNET_MMIO_WRITEB_EVENT,
    &_TRACE_PCNET_MMIO_WRITEW_EVENT,
    &_TRACE_PCNET_MMIO_WRITEL_EVENT,
    &_TRACE_PCNET_MMIO_READB_EVENT,
    &_TRACE_PCNET_MMIO_READW_EVENT,
    &_TRACE_PCNET_MMIO_READL_EVENT,
    &_TRACE_NET_RX_PKT_PARSED_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_EVENT,
    &_TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_EVENT,
    &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_EVENT,
    &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_EVENT,
    &_TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_EVENT,
    &_TRACE_NET_RX_PKT_RSS_IP4_EVENT,
    &_TRACE_NET_RX_PKT_RSS_IP4_TCP_EVENT,
    &_TRACE_NET_RX_PKT_RSS_IP6_TCP_EVENT,
    &_TRACE_NET_RX_PKT_RSS_IP6_EVENT,
    &_TRACE_NET_RX_PKT_RSS_IP6_EX_EVENT,
    &_TRACE_NET_RX_PKT_RSS_HASH_EVENT,
    &_TRACE_NET_RX_PKT_RSS_ADD_CHUNK_EVENT,
    &_TRACE_E1000X_RX_CAN_RECV_DISABLED_EVENT,
    &_TRACE_E1000X_VLAN_IS_VLAN_PKT_EVENT,
    &_TRACE_E1000X_RX_FLT_UCAST_MATCH_EVENT,
    &_TRACE_E1000X_RX_FLT_UCAST_MISMATCH_EVENT,
    &_TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_EVENT,
    &_TRACE_E1000X_RX_LINK_DOWN_EVENT,
    &_TRACE_E1000X_RX_DISABLED_EVENT,
    &_TRACE_E1000X_RX_OVERSIZED_EVENT,
    &_TRACE_E1000X_MAC_INDICATE_EVENT,
    &_TRACE_E1000X_LINK_NEGOTIATION_START_EVENT,
    &_TRACE_E1000X_LINK_NEGOTIATION_DONE_EVENT,
    &_TRACE_E1000E_CORE_WRITE_EVENT,
    &_TRACE_E1000E_CORE_READ_EVENT,
    &_TRACE_E1000E_CORE_MDIC_READ_EVENT,
    &_TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_EVENT,
    &_TRACE_E1000E_CORE_MDIC_WRITE_EVENT,
    &_TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_EVENT,
    &_TRACE_E1000E_CORE_EEEPROM_WRITE_EVENT,
    &_TRACE_E1000E_CORE_CTRL_WRITE_EVENT,
    &_TRACE_E1000E_CORE_CTRL_SW_RESET_EVENT,
    &_TRACE_E1000E_CORE_CTRL_PHY_RESET_EVENT,
    &_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_EVENT,
    &_TRACE_E1000E_LINK_SET_PARAMS_EVENT,
    &_TRACE_E1000E_LINK_READ_PARAMS_EVENT,
    &_TRACE_E1000E_LINK_SET_EXT_PARAMS_EVENT,
    &_TRACE_E1000E_LINK_STATUS_EVENT,
    &_TRACE_E1000E_LINK_STATUS_CHANGED_EVENT,
    &_TRACE_E1000E_WRN_REGS_WRITE_RO_EVENT,
    &_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_EVENT,
    &_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_EVENT,
    &_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_EVENT,
    &_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_EVENT,
    &_TRACE_E1000E_WRN_NO_TS_SUPPORT_EVENT,
    &_TRACE_E1000E_WRN_NO_SNAP_SUPPORT_EVENT,
    &_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_EVENT,
    &_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_EVENT,
    &_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_EVENT,
    &_TRACE_E1000E_TX_DISABLED_EVENT,
    &_TRACE_E1000E_TX_DESCR_EVENT,
    &_TRACE_E1000E_RING_FREE_SPACE_EVENT,
    &_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_EVENT,
    &_TRACE_E1000E_RX_CAN_RECV_EVENT,
    &_TRACE_E1000E_RX_HAS_BUFFERS_EVENT,
    &_TRACE_E1000E_RX_NULL_DESCRIPTOR_EVENT,
    &_TRACE_E1000E_RX_FLT_VLAN_MISMATCH_EVENT,
    &_TRACE_E1000E_RX_FLT_VLAN_MATCH_EVENT,
    &_TRACE_E1000E_RX_DESC_PS_READ_EVENT,
    &_TRACE_E1000E_RX_DESC_PS_WRITE_EVENT,
    &_TRACE_E1000E_RX_DESC_BUFF_SIZES_EVENT,
    &_TRACE_E1000E_RX_DESC_LEN_EVENT,
    &_TRACE_E1000E_RX_DESC_BUFF_WRITE_EVENT,
    &_TRACE_E1000E_RX_DESCR_EVENT,
    &_TRACE_E1000E_RX_SET_RCTL_EVENT,
    &_TRACE_E1000E_RX_RECEIVE_IOV_EVENT,
    &_TRACE_E1000E_RX_PACKET_SIZE_EVENT,
    &_TRACE_E1000E_RX_FLT_DROPPED_EVENT,
    &_TRACE_E1000E_RX_WRITTEN_TO_GUEST_EVENT,
    &_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_EVENT,
    &_TRACE_E1000E_RX_INTERRUPT_SET_EVENT,
    &_TRACE_E1000E_RX_INTERRUPT_DELAYED_EVENT,
    &_TRACE_E1000E_RX_SET_CSO_EVENT,
    &_TRACE_E1000E_RX_SET_RDT_EVENT,
    &_TRACE_E1000E_RX_SET_RFCTL_EVENT,
    &_TRACE_E1000E_RX_START_RECV_EVENT,
    &_TRACE_E1000E_RX_RSS_STARTED_EVENT,
    &_TRACE_E1000E_RX_RSS_DISABLED_EVENT,
    &_TRACE_E1000E_RX_RSS_TYPE_EVENT,
    &_TRACE_E1000E_RX_RSS_IP4_EVENT,
    &_TRACE_E1000E_RX_RSS_IP6_RFCTL_EVENT,
    &_TRACE_E1000E_RX_RSS_IP6_EVENT,
    &_TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_EVENT,
    &_TRACE_E1000E_RX_METADATA_PROTOCOLS_EVENT,
    &_TRACE_E1000E_RX_METADATA_VLAN_EVENT,
    &_TRACE_E1000E_RX_METADATA_RSS_EVENT,
    &_TRACE_E1000E_RX_METADATA_IP_ID_EVENT,
    &_TRACE_E1000E_RX_METADATA_ACK_EVENT,
    &_TRACE_E1000E_RX_METADATA_PKT_TYPE_EVENT,
    &_TRACE_E1000E_RX_METADATA_NO_VIRTHDR_EVENT,
    &_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_EVENT,
    &_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_EVENT,
    &_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_EVENT,
    &_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_EVENT,
    &_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_EVENT,
    &_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_EVENT,
    &_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_EVENT,
    &_TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_EVENT,
    &_TRACE_E1000E_VLAN_VET_EVENT,
    &_TRACE_E1000E_IRQ_SET_CAUSE_EVENT,
    &_TRACE_E1000E_IRQ_MSI_NOTIFY_EVENT,
    &_TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_EVENT,
    &_TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_EVENT,
    &_TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_EVENT,
    &_TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_EVENT,
    &_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_EVENT,
    &_TRACE_E1000E_IRQ_MSIX_NOTIFY_EVENT,
    &_TRACE_E1000E_IRQ_LEGACY_NOTIFY_EVENT,
    &_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_EVENT,
    &_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_EVENT,
    &_TRACE_E1000E_IRQ_CLEAR_IMS_EVENT,
    &_TRACE_E1000E_IRQ_SET_IMS_EVENT,
    &_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_EVENT,
    &_TRACE_E1000E_IRQ_ADD_MSI_OTHER_EVENT,
    &_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_EVENT,
    &_TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_EVENT,
    &_TRACE_E1000E_IRQ_SET_CAUSE_EXIT_EVENT,
    &_TRACE_E1000E_IRQ_ICR_WRITE_EVENT,
    &_TRACE_E1000E_IRQ_WRITE_ICS_EVENT,
    &_TRACE_E1000E_IRQ_ICR_PROCESS_IAME_EVENT,
    &_TRACE_E1000E_IRQ_READ_ICS_EVENT,
    &_TRACE_E1000E_IRQ_READ_IMS_EVENT,
    &_TRACE_E1000E_IRQ_ICR_READ_ENTRY_EVENT,
    &_TRACE_E1000E_IRQ_ICR_READ_EXIT_EVENT,
    &_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_EVENT,
    &_TRACE_E1000E_IRQ_ICR_CLEAR_IAME_EVENT,
    &_TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_EVENT,
    &_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_EVENT,
    &_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_EVENT,
    &_TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_EVENT,
    &_TRACE_E1000E_IRQ_REARM_TIMER_EVENT,
    &_TRACE_E1000E_IRQ_THROTTLING_TIMER_EVENT,
    &_TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_EVENT,
    &_TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_EVENT,
    &_TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_EVENT,
    &_TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_EVENT,
    &_TRACE_E1000E_IRQ_EITR_SET_EVENT,
    &_TRACE_E1000E_IRQ_ITR_SET_EVENT,
    &_TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_EVENT,
    &_TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_EVENT,
    &_TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_EVENT,
    &_TRACE_E1000E_WRN_MSIX_VEC_WRONG_EVENT,
    &_TRACE_E1000E_WRN_MSIX_INVALID_EVENT,
    &_TRACE_E1000E_MAC_SET_PERMANENT_EVENT,
    &_TRACE_E1000E_MAC_SET_SW_EVENT,
    &_TRACE_E1000E_CB_PCI_REALIZE_EVENT,
    &_TRACE_E1000E_CB_PCI_UNINIT_EVENT,
    &_TRACE_E1000E_CB_QDEV_RESET_EVENT,
    &_TRACE_E1000E_CB_PRE_SAVE_EVENT,
    &_TRACE_E1000E_CB_POST_LOAD_EVENT,
    &_TRACE_E1000E_IO_WRITE_ADDR_EVENT,
    &_TRACE_E1000E_IO_WRITE_DATA_EVENT,
    &_TRACE_E1000E_IO_READ_ADDR_EVENT,
    &_TRACE_E1000E_IO_READ_DATA_EVENT,
    &_TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_EVENT,
    &_TRACE_E1000E_WRN_IO_READ_UNKNOWN_EVENT,
    &_TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_EVENT,
    &_TRACE_E1000E_WRN_IO_ADDR_FLASH_EVENT,
    &_TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_EVENT,
    &_TRACE_E1000E_MSI_INIT_FAIL_EVENT,
    &_TRACE_E1000E_MSIX_INIT_FAIL_EVENT,
    &_TRACE_E1000E_MSIX_USE_VECTOR_FAIL_EVENT,
    &_TRACE_E1000E_CFG_SUPPORT_VIRTIO_EVENT,
    &_TRACE_E1000E_VM_STATE_RUNNING_EVENT,
    &_TRACE_E1000E_VM_STATE_STOPPED_EVENT,
    &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_EVENT,
    &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_EVENT,
    &_TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_EVENT,
    &_TRACE_SPAPR_VLAN_RECEIVE_EVENT,
    &_TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_EVENT,
    &_TRACE_SPAPR_VLAN_RECEIVE_WROTE_EVENT,
    &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_EVENT,
    &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_EVENT,
    &_TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_EVENT,
    &_TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_EVENT,
    &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_EVENT,
    &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_EVENT,
    &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_EVENT,
    &_TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_EVENT,
    &_TRACE_VIRTQUEUE_FILL_EVENT,
    &_TRACE_VIRTQUEUE_FLUSH_EVENT,
    &_TRACE_VIRTQUEUE_POP_EVENT,
    &_TRACE_VIRTIO_QUEUE_NOTIFY_EVENT,
    &_TRACE_VIRTIO_NOTIFY_IRQFD_EVENT,
    &_TRACE_VIRTIO_NOTIFY_EVENT,
    &_TRACE_VIRTIO_SET_STATUS_EVENT,
    &_TRACE_VIRTIO_RNG_GUEST_NOT_READY_EVENT,
    &_TRACE_VIRTIO_RNG_PUSHED_EVENT,
    &_TRACE_VIRTIO_RNG_REQUEST_EVENT,
    &_TRACE_VIRTIO_BALLOON_BAD_ADDR_EVENT,
    &_TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_EVENT,
    &_TRACE_VIRTIO_BALLOON_GET_CONFIG_EVENT,
    &_TRACE_VIRTIO_BALLOON_SET_CONFIG_EVENT,
    &_TRACE_VIRTIO_BALLOON_TO_TARGET_EVENT,
    &_TRACE_CS4231_MEM_READL_DREG_EVENT,
    &_TRACE_CS4231_MEM_READL_REG_EVENT,
    &_TRACE_CS4231_MEM_WRITEL_REG_EVENT,
    &_TRACE_CS4231_MEM_WRITEL_DREG_EVENT,
    &_TRACE_MILKYMIST_AC97_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_AC97_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_EVENT,
    &_TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_EVENT,
    &_TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_EVENT,
    &_TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_EVENT,
    &_TRACE_MILKYMIST_AC97_IN_CB_EVENT,
    &_TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_EVENT,
    &_TRACE_MILKYMIST_AC97_OUT_CB_EVENT,
    &_TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_EVENT,
    &_TRACE_ECC_MEM_WRITEL_MER_EVENT,
    &_TRACE_ECC_MEM_WRITEL_MDR_EVENT,
    &_TRACE_ECC_MEM_WRITEL_MFSR_EVENT,
    &_TRACE_ECC_MEM_WRITEL_VCR_EVENT,
    &_TRACE_ECC_MEM_WRITEL_DR_EVENT,
    &_TRACE_ECC_MEM_WRITEL_ECR0_EVENT,
    &_TRACE_ECC_MEM_WRITEL_ECR1_EVENT,
    &_TRACE_ECC_MEM_READL_MER_EVENT,
    &_TRACE_ECC_MEM_READL_MDR_EVENT,
    &_TRACE_ECC_MEM_READL_MFSR_EVENT,
    &_TRACE_ECC_MEM_READL_VCR_EVENT,
    &_TRACE_ECC_MEM_READL_MFAR0_EVENT,
    &_TRACE_ECC_MEM_READL_MFAR1_EVENT,
    &_TRACE_ECC_MEM_READL_DR_EVENT,
    &_TRACE_ECC_MEM_READL_ECR0_EVENT,
    &_TRACE_ECC_MEM_READL_ECR1_EVENT,
    &_TRACE_ECC_DIAG_MEM_WRITEB_EVENT,
    &_TRACE_ECC_DIAG_MEM_READB_EVENT,
    &_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_EVENT,
    &_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_EVENT,
    &_TRACE_SLAVIO_SET_POWER_FAIL_EVENT,
    &_TRACE_SLAVIO_CFG_MEM_WRITEB_EVENT,
    &_TRACE_SLAVIO_CFG_MEM_READB_EVENT,
    &_TRACE_SLAVIO_DIAG_MEM_WRITEB_EVENT,
    &_TRACE_SLAVIO_DIAG_MEM_READB_EVENT,
    &_TRACE_SLAVIO_MDM_MEM_WRITEB_EVENT,
    &_TRACE_SLAVIO_MDM_MEM_READB_EVENT,
    &_TRACE_SLAVIO_AUX1_MEM_WRITEB_EVENT,
    &_TRACE_SLAVIO_AUX1_MEM_READB_EVENT,
    &_TRACE_SLAVIO_AUX2_MEM_WRITEB_EVENT,
    &_TRACE_SLAVIO_AUX2_MEM_READB_EVENT,
    &_TRACE_APC_MEM_WRITEB_EVENT,
    &_TRACE_APC_MEM_READB_EVENT,
    &_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_SYSCTRL_MEM_READL_EVENT,
    &_TRACE_SLAVIO_LED_MEM_WRITEW_EVENT,
    &_TRACE_SLAVIO_LED_MEM_READW_EVENT,
    &_TRACE_MILKYMIST_HPDMC_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_PFPU_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_PFPU_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_PFPU_VECTOUT_EVENT,
    &_TRACE_MILKYMIST_PFPU_PULSE_IRQ_EVENT,
    &_TRACE_ASPEED_SCU_WRITE_EVENT,
    &_TRACE_USB_PACKET_STATE_CHANGE_EVENT,
    &_TRACE_USB_PACKET_STATE_FAULT_EVENT,
    &_TRACE_USB_PORT_CLAIM_EVENT,
    &_TRACE_USB_PORT_ATTACH_EVENT,
    &_TRACE_USB_PORT_DETACH_EVENT,
    &_TRACE_USB_PORT_RELEASE_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_READ_FAILED_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_HEAD_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_SO_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_NAK_EVENT,
    &_TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_EVENT,
    &_TRACE_USB_OHCI_PORT_ATTACH_EVENT,
    &_TRACE_USB_OHCI_PORT_DETACH_EVENT,
    &_TRACE_USB_OHCI_PORT_WAKEUP_EVENT,
    &_TRACE_USB_OHCI_PORT_SUSPEND_EVENT,
    &_TRACE_USB_OHCI_PORT_RESET_EVENT,
    &_TRACE_USB_OHCI_REMOTE_WAKEUP_EVENT,
    &_TRACE_USB_OHCI_RESET_EVENT,
    &_TRACE_USB_OHCI_START_EVENT,
    &_TRACE_USB_OHCI_RESUME_EVENT,
    &_TRACE_USB_OHCI_STOP_EVENT,
    &_TRACE_USB_OHCI_EXIT_EVENT,
    &_TRACE_USB_OHCI_SET_CTL_EVENT,
    &_TRACE_USB_OHCI_TD_UNDERRUN_EVENT,
    &_TRACE_USB_OHCI_TD_DEV_ERROR_EVENT,
    &_TRACE_USB_OHCI_TD_NAK_EVENT,
    &_TRACE_USB_OHCI_TD_STALL_EVENT,
    &_TRACE_USB_OHCI_TD_BABBLE_EVENT,
    &_TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_EVENT,
    &_TRACE_USB_OHCI_TD_READ_ERROR_EVENT,
    &_TRACE_USB_OHCI_TD_BAD_DIRECTION_EVENT,
    &_TRACE_USB_OHCI_TD_SKIP_ASYNC_EVENT,
    &_TRACE_USB_OHCI_TD_PKT_HDR_EVENT,
    &_TRACE_USB_OHCI_TD_PKT_SHORT_EVENT,
    &_TRACE_USB_OHCI_TD_PKT_FULL_EVENT,
    &_TRACE_USB_OHCI_TD_TOO_MANY_PENDING_EVENT,
    &_TRACE_USB_OHCI_TD_PACKET_STATUS_EVENT,
    &_TRACE_USB_OHCI_ED_READ_ERROR_EVENT,
    &_TRACE_USB_OHCI_ED_PKT_EVENT,
    &_TRACE_USB_OHCI_ED_PKT_FLAGS_EVENT,
    &_TRACE_USB_OHCI_HCCA_READ_ERROR_EVENT,
    &_TRACE_USB_OHCI_MEM_READ_UNALIGNED_EVENT,
    &_TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_EVENT,
    &_TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_EVENT,
    &_TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_EVENT,
    &_TRACE_USB_OHCI_PROCESS_LISTS_EVENT,
    &_TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_EVENT,
    &_TRACE_USB_OHCI_SET_FRAME_INTERVAL_EVENT,
    &_TRACE_USB_OHCI_HUB_POWER_UP_EVENT,
    &_TRACE_USB_OHCI_HUB_POWER_DOWN_EVENT,
    &_TRACE_USB_OHCI_INIT_TIME_EVENT,
    &_TRACE_USB_OHCI_DIE_EVENT,
    &_TRACE_USB_OHCI_ASYNC_COMPLETE_EVENT,
    &_TRACE_USB_EHCI_RESET_EVENT,
    &_TRACE_USB_EHCI_UNREALIZE_EVENT,
    &_TRACE_USB_EHCI_OPREG_READ_EVENT,
    &_TRACE_USB_EHCI_OPREG_WRITE_EVENT,
    &_TRACE_USB_EHCI_OPREG_CHANGE_EVENT,
    &_TRACE_USB_EHCI_PORTSC_READ_EVENT,
    &_TRACE_USB_EHCI_PORTSC_WRITE_EVENT,
    &_TRACE_USB_EHCI_PORTSC_CHANGE_EVENT,
    &_TRACE_USB_EHCI_USBSTS_EVENT,
    &_TRACE_USB_EHCI_STATE_EVENT,
    &_TRACE_USB_EHCI_QH_PTRS_EVENT,
    &_TRACE_USB_EHCI_QH_FIELDS_EVENT,
    &_TRACE_USB_EHCI_QH_BITS_EVENT,
    &_TRACE_USB_EHCI_QTD_PTRS_EVENT,
    &_TRACE_USB_EHCI_QTD_FIELDS_EVENT,
    &_TRACE_USB_EHCI_QTD_BITS_EVENT,
    &_TRACE_USB_EHCI_ITD_EVENT,
    &_TRACE_USB_EHCI_SITD_EVENT,
    &_TRACE_USB_EHCI_PORT_ATTACH_EVENT,
    &_TRACE_USB_EHCI_PORT_DETACH_EVENT,
    &_TRACE_USB_EHCI_PORT_RESET_EVENT,
    &_TRACE_USB_EHCI_PORT_SUSPEND_EVENT,
    &_TRACE_USB_EHCI_PORT_WAKEUP_EVENT,
    &_TRACE_USB_EHCI_PORT_RESUME_EVENT,
    &_TRACE_USB_EHCI_QUEUE_ACTION_EVENT,
    &_TRACE_USB_EHCI_PACKET_ACTION_EVENT,
    &_TRACE_USB_EHCI_IRQ_EVENT,
    &_TRACE_USB_EHCI_GUEST_BUG_EVENT,
    &_TRACE_USB_EHCI_DOORBELL_RING_EVENT,
    &_TRACE_USB_EHCI_DOORBELL_ACK_EVENT,
    &_TRACE_USB_EHCI_DMA_ERROR_EVENT,
    &_TRACE_USB_UHCI_RESET_EVENT,
    &_TRACE_USB_UHCI_EXIT_EVENT,
    &_TRACE_USB_UHCI_SCHEDULE_START_EVENT,
    &_TRACE_USB_UHCI_SCHEDULE_STOP_EVENT,
    &_TRACE_USB_UHCI_FRAME_START_EVENT,
    &_TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_EVENT,
    &_TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_EVENT,
    &_TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_EVENT,
    &_TRACE_USB_UHCI_MMIO_READW_EVENT,
    &_TRACE_USB_UHCI_MMIO_WRITEW_EVENT,
    &_TRACE_USB_UHCI_QUEUE_ADD_EVENT,
    &_TRACE_USB_UHCI_QUEUE_DEL_EVENT,
    &_TRACE_USB_UHCI_PACKET_ADD_EVENT,
    &_TRACE_USB_UHCI_PACKET_LINK_ASYNC_EVENT,
    &_TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_EVENT,
    &_TRACE_USB_UHCI_PACKET_CANCEL_EVENT,
    &_TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_EVENT,
    &_TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_EVENT,
    &_TRACE_USB_UHCI_PACKET_COMPLETE_STALL_EVENT,
    &_TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_EVENT,
    &_TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_EVENT,
    &_TRACE_USB_UHCI_PACKET_DEL_EVENT,
    &_TRACE_USB_UHCI_QH_LOAD_EVENT,
    &_TRACE_USB_UHCI_TD_LOAD_EVENT,
    &_TRACE_USB_UHCI_TD_QUEUE_EVENT,
    &_TRACE_USB_UHCI_TD_NEXTQH_EVENT,
    &_TRACE_USB_UHCI_TD_ASYNC_EVENT,
    &_TRACE_USB_UHCI_TD_COMPLETE_EVENT,
    &_TRACE_USB_XHCI_RESET_EVENT,
    &_TRACE_USB_XHCI_EXIT_EVENT,
    &_TRACE_USB_XHCI_RUN_EVENT,
    &_TRACE_USB_XHCI_STOP_EVENT,
    &_TRACE_USB_XHCI_CAP_READ_EVENT,
    &_TRACE_USB_XHCI_OPER_READ_EVENT,
    &_TRACE_USB_XHCI_PORT_READ_EVENT,
    &_TRACE_USB_XHCI_RUNTIME_READ_EVENT,
    &_TRACE_USB_XHCI_DOORBELL_READ_EVENT,
    &_TRACE_USB_XHCI_OPER_WRITE_EVENT,
    &_TRACE_USB_XHCI_PORT_WRITE_EVENT,
    &_TRACE_USB_XHCI_RUNTIME_WRITE_EVENT,
    &_TRACE_USB_XHCI_DOORBELL_WRITE_EVENT,
    &_TRACE_USB_XHCI_IRQ_INTX_EVENT,
    &_TRACE_USB_XHCI_IRQ_MSI_EVENT,
    &_TRACE_USB_XHCI_IRQ_MSIX_EVENT,
    &_TRACE_USB_XHCI_IRQ_MSIX_USE_EVENT,
    &_TRACE_USB_XHCI_IRQ_MSIX_UNUSE_EVENT,
    &_TRACE_USB_XHCI_QUEUE_EVENT_EVENT,
    &_TRACE_USB_XHCI_FETCH_TRB_EVENT,
    &_TRACE_USB_XHCI_PORT_RESET_EVENT,
    &_TRACE_USB_XHCI_PORT_LINK_EVENT,
    &_TRACE_USB_XHCI_PORT_NOTIFY_EVENT,
    &_TRACE_USB_XHCI_SLOT_ENABLE_EVENT,
    &_TRACE_USB_XHCI_SLOT_DISABLE_EVENT,
    &_TRACE_USB_XHCI_SLOT_ADDRESS_EVENT,
    &_TRACE_USB_XHCI_SLOT_CONFIGURE_EVENT,
    &_TRACE_USB_XHCI_SLOT_EVALUATE_EVENT,
    &_TRACE_USB_XHCI_SLOT_RESET_EVENT,
    &_TRACE_USB_XHCI_EP_ENABLE_EVENT,
    &_TRACE_USB_XHCI_EP_DISABLE_EVENT,
    &_TRACE_USB_XHCI_EP_SET_DEQUEUE_EVENT,
    &_TRACE_USB_XHCI_EP_KICK_EVENT,
    &_TRACE_USB_XHCI_EP_STOP_EVENT,
    &_TRACE_USB_XHCI_EP_RESET_EVENT,
    &_TRACE_USB_XHCI_EP_STATE_EVENT,
    &_TRACE_USB_XHCI_XFER_START_EVENT,
    &_TRACE_USB_XHCI_XFER_ASYNC_EVENT,
    &_TRACE_USB_XHCI_XFER_NAK_EVENT,
    &_TRACE_USB_XHCI_XFER_RETRY_EVENT,
    &_TRACE_USB_XHCI_XFER_SUCCESS_EVENT,
    &_TRACE_USB_XHCI_XFER_ERROR_EVENT,
    &_TRACE_USB_XHCI_UNIMPLEMENTED_EVENT,
    &_TRACE_USB_DESC_DEVICE_EVENT,
    &_TRACE_USB_DESC_DEVICE_QUALIFIER_EVENT,
    &_TRACE_USB_DESC_CONFIG_EVENT,
    &_TRACE_USB_DESC_OTHER_SPEED_CONFIG_EVENT,
    &_TRACE_USB_DESC_STRING_EVENT,
    &_TRACE_USB_DESC_BOS_EVENT,
    &_TRACE_USB_DESC_MSOS_EVENT,
    &_TRACE_USB_SET_ADDR_EVENT,
    &_TRACE_USB_SET_CONFIG_EVENT,
    &_TRACE_USB_SET_INTERFACE_EVENT,
    &_TRACE_USB_CLEAR_DEVICE_FEATURE_EVENT,
    &_TRACE_USB_SET_DEVICE_FEATURE_EVENT,
    &_TRACE_USB_HUB_RESET_EVENT,
    &_TRACE_USB_HUB_CONTROL_EVENT,
    &_TRACE_USB_HUB_GET_PORT_STATUS_EVENT,
    &_TRACE_USB_HUB_SET_PORT_FEATURE_EVENT,
    &_TRACE_USB_HUB_CLEAR_PORT_FEATURE_EVENT,
    &_TRACE_USB_HUB_ATTACH_EVENT,
    &_TRACE_USB_HUB_DETACH_EVENT,
    &_TRACE_USB_HUB_STATUS_REPORT_EVENT,
    &_TRACE_USB_UAS_RESET_EVENT,
    &_TRACE_USB_UAS_COMMAND_EVENT,
    &_TRACE_USB_UAS_RESPONSE_EVENT,
    &_TRACE_USB_UAS_SENSE_EVENT,
    &_TRACE_USB_UAS_READ_READY_EVENT,
    &_TRACE_USB_UAS_WRITE_READY_EVENT,
    &_TRACE_USB_UAS_XFER_DATA_EVENT,
    &_TRACE_USB_UAS_SCSI_DATA_EVENT,
    &_TRACE_USB_UAS_SCSI_COMPLETE_EVENT,
    &_TRACE_USB_UAS_TMF_ABORT_TASK_EVENT,
    &_TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_EVENT,
    &_TRACE_USB_UAS_TMF_UNSUPPORTED_EVENT,
    &_TRACE_USB_MTP_RESET_EVENT,
    &_TRACE_USB_MTP_COMMAND_EVENT,
    &_TRACE_USB_MTP_SUCCESS_EVENT,
    &_TRACE_USB_MTP_ERROR_EVENT,
    &_TRACE_USB_MTP_DATA_IN_EVENT,
    &_TRACE_USB_MTP_XFER_EVENT,
    &_TRACE_USB_MTP_NAK_EVENT,
    &_TRACE_USB_MTP_STALL_EVENT,
    &_TRACE_USB_MTP_OP_GET_DEVICE_INFO_EVENT,
    &_TRACE_USB_MTP_OP_OPEN_SESSION_EVENT,
    &_TRACE_USB_MTP_OP_CLOSE_SESSION_EVENT,
    &_TRACE_USB_MTP_OP_GET_STORAGE_IDS_EVENT,
    &_TRACE_USB_MTP_OP_GET_STORAGE_INFO_EVENT,
    &_TRACE_USB_MTP_OP_GET_NUM_OBJECTS_EVENT,
    &_TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_EVENT,
    &_TRACE_USB_MTP_OP_GET_OBJECT_INFO_EVENT,
    &_TRACE_USB_MTP_OP_GET_OBJECT_EVENT,
    &_TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_EVENT,
    &_TRACE_USB_MTP_OP_UNKNOWN_EVENT,
    &_TRACE_USB_MTP_OBJECT_ALLOC_EVENT,
    &_TRACE_USB_MTP_OBJECT_FREE_EVENT,
    &_TRACE_USB_MTP_ADD_CHILD_EVENT,
    &_TRACE_USB_MTP_INOTIFY_EVENT_EVENT,
    &_TRACE_USB_HOST_OPEN_STARTED_EVENT,
    &_TRACE_USB_HOST_OPEN_SUCCESS_EVENT,
    &_TRACE_USB_HOST_OPEN_FAILURE_EVENT,
    &_TRACE_USB_HOST_CLOSE_EVENT,
    &_TRACE_USB_HOST_ATTACH_KERNEL_EVENT,
    &_TRACE_USB_HOST_DETACH_KERNEL_EVENT,
    &_TRACE_USB_HOST_SET_ADDRESS_EVENT,
    &_TRACE_USB_HOST_SET_CONFIG_EVENT,
    &_TRACE_USB_HOST_SET_INTERFACE_EVENT,
    &_TRACE_USB_HOST_CLAIM_INTERFACE_EVENT,
    &_TRACE_USB_HOST_RELEASE_INTERFACE_EVENT,
    &_TRACE_USB_HOST_REQ_CONTROL_EVENT,
    &_TRACE_USB_HOST_REQ_DATA_EVENT,
    &_TRACE_USB_HOST_REQ_COMPLETE_EVENT,
    &_TRACE_USB_HOST_REQ_EMULATED_EVENT,
    &_TRACE_USB_HOST_REQ_CANCELED_EVENT,
    &_TRACE_USB_HOST_ISO_START_EVENT,
    &_TRACE_USB_HOST_ISO_STOP_EVENT,
    &_TRACE_USB_HOST_ISO_OUT_OF_BUFS_EVENT,
    &_TRACE_USB_HOST_RESET_EVENT,
    &_TRACE_USB_HOST_AUTO_SCAN_ENABLED_EVENT,
    &_TRACE_USB_HOST_AUTO_SCAN_DISABLED_EVENT,
    &_TRACE_USB_HOST_PARSE_CONFIG_EVENT,
    &_TRACE_USB_HOST_PARSE_INTERFACE_EVENT,
    &_TRACE_USB_HOST_PARSE_ENDPOINT_EVENT,
    &_TRACE_USB_HOST_PARSE_ERROR_EVENT,
    &_TRACE_SCSI_REQ_ALLOC_EVENT,
    &_TRACE_SCSI_REQ_CANCEL_EVENT,
    &_TRACE_SCSI_REQ_DATA_EVENT,
    &_TRACE_SCSI_REQ_DATA_CANCELED_EVENT,
    &_TRACE_SCSI_REQ_DEQUEUE_EVENT,
    &_TRACE_SCSI_REQ_CONTINUE_EVENT,
    &_TRACE_SCSI_REQ_CONTINUE_CANCELED_EVENT,
    &_TRACE_SCSI_REQ_PARSED_EVENT,
    &_TRACE_SCSI_REQ_PARSED_LBA_EVENT,
    &_TRACE_SCSI_REQ_PARSE_BAD_EVENT,
    &_TRACE_SCSI_REQ_BUILD_SENSE_EVENT,
    &_TRACE_SCSI_DEVICE_SET_UA_EVENT,
    &_TRACE_SCSI_REPORT_LUNS_EVENT,
    &_TRACE_SCSI_INQUIRY_EVENT,
    &_TRACE_SCSI_TEST_UNIT_READY_EVENT,
    &_TRACE_SCSI_REQUEST_SENSE_EVENT,
    &_TRACE_MPTSAS_COMMAND_COMPLETE_EVENT,
    &_TRACE_MPTSAS_DIAG_READ_EVENT,
    &_TRACE_MPTSAS_DIAG_WRITE_EVENT,
    &_TRACE_MPTSAS_IRQ_INTX_EVENT,
    &_TRACE_MPTSAS_IRQ_MSI_EVENT,
    &_TRACE_MPTSAS_MMIO_READ_EVENT,
    &_TRACE_MPTSAS_MMIO_UNHANDLED_READ_EVENT,
    &_TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_EVENT,
    &_TRACE_MPTSAS_MMIO_WRITE_EVENT,
    &_TRACE_MPTSAS_PROCESS_MESSAGE_EVENT,
    &_TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_EVENT,
    &_TRACE_MPTSAS_RESET_EVENT,
    &_TRACE_MPTSAS_SCSI_OVERFLOW_EVENT,
    &_TRACE_MPTSAS_SGL_OVERFLOW_EVENT,
    &_TRACE_MPTSAS_UNHANDLED_CMD_EVENT,
    &_TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_EVENT,
    &_TRACE_MPTSAS_CONFIG_SAS_DEVICE_EVENT,
    &_TRACE_MPTSAS_CONFIG_SAS_PHY_EVENT,
    &_TRACE_MEGASAS_INIT_FIRMWARE_EVENT,
    &_TRACE_MEGASAS_INIT_QUEUE_EVENT,
    &_TRACE_MEGASAS_INITQ_MAP_FAILED_EVENT,
    &_TRACE_MEGASAS_INITQ_MAPPED_EVENT,
    &_TRACE_MEGASAS_INITQ_MISMATCH_EVENT,
    &_TRACE_MEGASAS_QF_MAPPED_EVENT,
    &_TRACE_MEGASAS_QF_NEW_EVENT,
    &_TRACE_MEGASAS_QF_BUSY_EVENT,
    &_TRACE_MEGASAS_QF_ENQUEUE_EVENT,
    &_TRACE_MEGASAS_QF_UPDATE_EVENT,
    &_TRACE_MEGASAS_QF_MAP_FAILED_EVENT,
    &_TRACE_MEGASAS_QF_COMPLETE_NOIRQ_EVENT,
    &_TRACE_MEGASAS_QF_COMPLETE_EVENT,
    &_TRACE_MEGASAS_FRAME_BUSY_EVENT,
    &_TRACE_MEGASAS_UNHANDLED_FRAME_CMD_EVENT,
    &_TRACE_MEGASAS_HANDLE_SCSI_EVENT,
    &_TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_EVENT,
    &_TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_EVENT,
    &_TRACE_MEGASAS_IOV_READ_OVERFLOW_EVENT,
    &_TRACE_MEGASAS_IOV_WRITE_OVERFLOW_EVENT,
    &_TRACE_MEGASAS_IOV_READ_UNDERFLOW_EVENT,
    &_TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_EVENT,
    &_TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_EVENT,
    &_TRACE_MEGASAS_SCSI_READ_START_EVENT,
    &_TRACE_MEGASAS_SCSI_WRITE_START_EVENT,
    &_TRACE_MEGASAS_SCSI_NODATA_EVENT,
    &_TRACE_MEGASAS_SCSI_COMPLETE_EVENT,
    &_TRACE_MEGASAS_COMMAND_COMPLETE_EVENT,
    &_TRACE_MEGASAS_HANDLE_IO_EVENT,
    &_TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_EVENT,
    &_TRACE_MEGASAS_IO_READ_START_EVENT,
    &_TRACE_MEGASAS_IO_WRITE_START_EVENT,
    &_TRACE_MEGASAS_IO_COMPLETE_EVENT,
    &_TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_EVENT,
    &_TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_EVENT,
    &_TRACE_MEGASAS_IOVEC_SGL_INVALID_EVENT,
    &_TRACE_MEGASAS_IOVEC_OVERFLOW_EVENT,
    &_TRACE_MEGASAS_IOVEC_UNDERFLOW_EVENT,
    &_TRACE_MEGASAS_HANDLE_DCMD_EVENT,
    &_TRACE_MEGASAS_FINISH_DCMD_EVENT,
    &_TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_EVENT,
    &_TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_EVENT,
    &_TRACE_MEGASAS_DCMD_INTERNAL_FINISH_EVENT,
    &_TRACE_MEGASAS_DCMD_INTERNAL_INVALID_EVENT,
    &_TRACE_MEGASAS_DCMD_UNHANDLED_EVENT,
    &_TRACE_MEGASAS_DCMD_ZERO_SGE_EVENT,
    &_TRACE_MEGASAS_DCMD_INVALID_SGE_EVENT,
    &_TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_EVENT,
    &_TRACE_MEGASAS_DCMD_ENTER_EVENT,
    &_TRACE_MEGASAS_DCMD_DUMMY_EVENT,
    &_TRACE_MEGASAS_DCMD_SET_FW_TIME_EVENT,
    &_TRACE_MEGASAS_DCMD_PD_GET_LIST_EVENT,
    &_TRACE_MEGASAS_DCMD_LD_GET_LIST_EVENT,
    &_TRACE_MEGASAS_DCMD_LD_GET_INFO_EVENT,
    &_TRACE_MEGASAS_DCMD_LD_LIST_QUERY_EVENT,
    &_TRACE_MEGASAS_DCMD_PD_GET_INFO_EVENT,
    &_TRACE_MEGASAS_DCMD_PD_LIST_QUERY_EVENT,
    &_TRACE_MEGASAS_DCMD_RESET_LD_EVENT,
    &_TRACE_MEGASAS_DCMD_UNSUPPORTED_EVENT,
    &_TRACE_MEGASAS_ABORT_FRAME_EVENT,
    &_TRACE_MEGASAS_ABORT_NO_CMD_EVENT,
    &_TRACE_MEGASAS_ABORT_INVALID_CONTEXT_EVENT,
    &_TRACE_MEGASAS_RESET_EVENT,
    &_TRACE_MEGASAS_INIT_EVENT,
    &_TRACE_MEGASAS_MSIX_RAISE_EVENT,
    &_TRACE_MEGASAS_MSI_RAISE_EVENT,
    &_TRACE_MEGASAS_IRQ_LOWER_EVENT,
    &_TRACE_MEGASAS_IRQ_RAISE_EVENT,
    &_TRACE_MEGASAS_INTR_ENABLED_EVENT,
    &_TRACE_MEGASAS_INTR_DISABLED_EVENT,
    &_TRACE_MEGASAS_MSIX_ENABLED_EVENT,
    &_TRACE_MEGASAS_MSI_ENABLED_EVENT,
    &_TRACE_MEGASAS_MMIO_READL_EVENT,
    &_TRACE_MEGASAS_MMIO_INVALID_READL_EVENT,
    &_TRACE_MEGASAS_MMIO_WRITEL_EVENT,
    &_TRACE_MEGASAS_MMIO_INVALID_WRITEL_EVENT,
    &_TRACE_PVSCSI_RING_INIT_DATA_EVENT,
    &_TRACE_PVSCSI_RING_INIT_MSG_EVENT,
    &_TRACE_PVSCSI_RING_FLUSH_CMP_EVENT,
    &_TRACE_PVSCSI_RING_FLUSH_MSG_EVENT,
    &_TRACE_PVSCSI_UPDATE_IRQ_LEVEL_EVENT,
    &_TRACE_PVSCSI_UPDATE_IRQ_MSI_EVENT,
    &_TRACE_PVSCSI_CMP_RING_PUT_EVENT,
    &_TRACE_PVSCSI_MSG_RING_PUT_EVENT,
    &_TRACE_PVSCSI_COMPLETE_REQUEST_EVENT,
    &_TRACE_PVSCSI_GET_SG_LIST_EVENT,
    &_TRACE_PVSCSI_GET_NEXT_SG_ELEM_EVENT,
    &_TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_EVENT,
    &_TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_EVENT,
    &_TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_EVENT,
    &_TRACE_PVSCSI_CONVERT_SGLIST_EVENT,
    &_TRACE_PVSCSI_PROCESS_REQ_DESCR_EVENT,
    &_TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_EVENT,
    &_TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_EVENT,
    &_TRACE_PVSCSI_PROCESS_IO_EVENT,
    &_TRACE_PVSCSI_ON_CMD_NOIMPL_EVENT,
    &_TRACE_PVSCSI_ON_CMD_RESET_DEV_EVENT,
    &_TRACE_PVSCSI_ON_CMD_ARRIVED_EVENT,
    &_TRACE_PVSCSI_ON_CMD_ABORT_EVENT,
    &_TRACE_PVSCSI_ON_CMD_UNKNOWN_EVENT,
    &_TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_EVENT,
    &_TRACE_PVSCSI_IO_WRITE_EVENT,
    &_TRACE_PVSCSI_IO_WRITE_UNKNOWN_EVENT,
    &_TRACE_PVSCSI_IO_READ_EVENT,
    &_TRACE_PVSCSI_IO_READ_UNKNOWN_EVENT,
    &_TRACE_PVSCSI_INIT_MSI_FAIL_EVENT,
    &_TRACE_PVSCSI_STATE_EVENT,
    &_TRACE_PVSCSI_TX_RINGS_PPN_EVENT,
    &_TRACE_PVSCSI_TX_RINGS_NUM_PAGES_EVENT,
    &_TRACE_ESP_ERROR_FIFO_OVERRUN_EVENT,
    &_TRACE_ESP_ERROR_UNHANDLED_COMMAND_EVENT,
    &_TRACE_ESP_ERROR_INVALID_WRITE_EVENT,
    &_TRACE_ESP_RAISE_IRQ_EVENT,
    &_TRACE_ESP_LOWER_IRQ_EVENT,
    &_TRACE_ESP_DMA_ENABLE_EVENT,
    &_TRACE_ESP_DMA_DISABLE_EVENT,
    &_TRACE_ESP_GET_CMD_EVENT,
    &_TRACE_ESP_DO_BUSID_CMD_EVENT,
    &_TRACE_ESP_HANDLE_SATN_STOP_EVENT,
    &_TRACE_ESP_WRITE_RESPONSE_EVENT,
    &_TRACE_ESP_DO_DMA_EVENT,
    &_TRACE_ESP_COMMAND_COMPLETE_EVENT,
    &_TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_EVENT,
    &_TRACE_ESP_COMMAND_COMPLETE_FAIL_EVENT,
    &_TRACE_ESP_TRANSFER_DATA_EVENT,
    &_TRACE_ESP_HANDLE_TI_EVENT,
    &_TRACE_ESP_HANDLE_TI_CMD_EVENT,
    &_TRACE_ESP_MEM_READB_EVENT,
    &_TRACE_ESP_MEM_WRITEB_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_NOP_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_FLUSH_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_RESET_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_ICCS_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_MSGACC_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_PAD_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_SATN_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_RSTATN_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_SEL_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_SELATN_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_SELATNS_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_ENSEL_EVENT,
    &_TRACE_ESP_MEM_WRITEB_CMD_DISSEL_EVENT,
    &_TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_EVENT,
    &_TRACE_ESP_PCI_ERROR_INVALID_READ_EVENT,
    &_TRACE_ESP_PCI_ERROR_INVALID_WRITE_EVENT,
    &_TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_EVENT,
    &_TRACE_ESP_PCI_DMA_READ_EVENT,
    &_TRACE_ESP_PCI_DMA_WRITE_EVENT,
    &_TRACE_ESP_PCI_DMA_IDLE_EVENT,
    &_TRACE_ESP_PCI_DMA_BLAST_EVENT,
    &_TRACE_ESP_PCI_DMA_ABORT_EVENT,
    &_TRACE_ESP_PCI_DMA_START_EVENT,
    &_TRACE_ESP_PCI_SBAC_READ_EVENT,
    &_TRACE_ESP_PCI_SBAC_WRITE_EVENT,
    &_TRACE_SPAPR_VSCSI_SEND_RSP_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_NO_DATA_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_DIRECT_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_RANGE_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_DMA_READ_ERROR_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_INDIRECT_SEG_EXT_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_OUT_OF_DESC_BOUNDARY_EVENT,
    &_TRACE_SPAPR_VSCSI_FETCH_DESC_DONE_EVENT,
    &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_EVENT,
    &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_RW_EVENT,
    &_TRACE_SPAPR_VSCSI_SRP_INDIRECT_DATA_BUF_EVENT,
    &_TRACE_SPAPR_VSCSI_SRP_TRANSFER_DATA_EVENT,
    &_TRACE_SPAPR_VSCSI_TRANSFER_DATA_EVENT,
    &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_EVENT,
    &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA1_EVENT,
    &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_SENSE_DATA2_EVENT,
    &_TRACE_SPAPR_VSCSI_COMMAND_COMPLETE_STATUS_EVENT,
    &_TRACE_SPAPR_VSCSI_SAVE_REQUEST_EVENT,
    &_TRACE_SPAPR_VSCSI_LOAD_REQUEST_EVENT,
    &_TRACE_SPAPR_VSCSI_PROCESS_LOGIN_EVENT,
    &_TRACE_SPAPR_VSCSI_QUEUE_CMD_NO_DRIVE_EVENT,
    &_TRACE_SPAPR_VSCSI_QUEUE_CMD_EVENT,
    &_TRACE_SPAPR_VSCSI_DO_CRQ_EVENT,
    &_TRACE_NVRAM_READ_EVENT,
    &_TRACE_NVRAM_WRITE_EVENT,
    &_TRACE_FW_CFG_SELECT_EVENT,
    &_TRACE_FW_CFG_READ_EVENT,
    &_TRACE_FW_CFG_ADD_FILE_EVENT,
    &_TRACE_JAZZ_LED_READ_EVENT,
    &_TRACE_JAZZ_LED_WRITE_EVENT,
    &_TRACE_XENFB_MOUSE_EVENT_EVENT,
    &_TRACE_XENFB_INPUT_CONNECTED_EVENT,
    &_TRACE_G364FB_READ_EVENT,
    &_TRACE_G364FB_WRITE_EVENT,
    &_TRACE_MILKYMIST_TMU2_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_TMU2_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_TMU2_START_EVENT,
    &_TRACE_MILKYMIST_TMU2_PULSE_IRQ_EVENT,
    &_TRACE_MILKYMIST_VGAFB_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_EVENT,
    &_TRACE_VMWARE_VALUE_READ_EVENT,
    &_TRACE_VMWARE_VALUE_WRITE_EVENT,
    &_TRACE_VMWARE_PALETTE_READ_EVENT,
    &_TRACE_VMWARE_PALETTE_WRITE_EVENT,
    &_TRACE_VMWARE_SCRATCH_READ_EVENT,
    &_TRACE_VMWARE_SCRATCH_WRITE_EVENT,
    &_TRACE_VMWARE_SETMODE_EVENT,
    &_TRACE_VIRTIO_GPU_FEATURES_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_GET_CAPS_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_UNREF_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_EVENT,
    &_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_EVENT,
    &_TRACE_VIRTIO_GPU_UPDATE_CURSOR_EVENT,
    &_TRACE_VIRTIO_GPU_FENCE_CTRL_EVENT,
    &_TRACE_VIRTIO_GPU_FENCE_RESP_EVENT,
    &_TRACE_QXL_INTERFACE_SET_MM_TIME_EVENT,
    &_TRACE_QXL_IO_WRITE_VGA_EVENT,
    &_TRACE_QXL_CREATE_GUEST_PRIMARY_EVENT,
    &_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_EVENT,
    &_TRACE_QXL_DESTROY_PRIMARY_EVENT,
    &_TRACE_QXL_ENTER_VGA_MODE_EVENT,
    &_TRACE_QXL_EXIT_VGA_MODE_EVENT,
    &_TRACE_QXL_HARD_RESET_EVENT,
    &_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_EVENT,
    &_TRACE_QXL_INTERFACE_ATTACH_WORKER_EVENT,
    &_TRACE_QXL_INTERFACE_GET_INIT_INFO_EVENT,
    &_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_EVENT,
    &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_EVENT,
    &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_EVENT,
    &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_EVENT,
    &_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_EVENT,
    &_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_EVENT,
    &_TRACE_QXL_IO_LOG_EVENT,
    &_TRACE_QXL_IO_READ_UNEXPECTED_EVENT,
    &_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_EVENT,
    &_TRACE_QXL_IO_WRITE_EVENT,
    &_TRACE_QXL_MEMSLOT_ADD_GUEST_EVENT,
    &_TRACE_QXL_POST_LOAD_EVENT,
    &_TRACE_QXL_PRE_LOAD_EVENT,
    &_TRACE_QXL_PRE_SAVE_EVENT,
    &_TRACE_QXL_RESET_SURFACES_EVENT,
    &_TRACE_QXL_RING_COMMAND_CHECK_EVENT,
    &_TRACE_QXL_RING_COMMAND_GET_EVENT,
    &_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_EVENT,
    &_TRACE_QXL_RING_CURSOR_CHECK_EVENT,
    &_TRACE_QXL_RING_CURSOR_GET_EVENT,
    &_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_EVENT,
    &_TRACE_QXL_RING_RES_PUSH_EVENT,
    &_TRACE_QXL_RING_RES_PUSH_REST_EVENT,
    &_TRACE_QXL_RING_RES_PUT_EVENT,
    &_TRACE_QXL_SET_MODE_EVENT,
    &_TRACE_QXL_SOFT_RESET_EVENT,
    &_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_EVENT,
    &_TRACE_QXL_SPICE_DESTROY_SURFACES_EVENT,
    &_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_EVENT,
    &_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_EVENT,
    &_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_EVENT,
    &_TRACE_QXL_SPICE_MONITORS_CONFIG_EVENT,
    &_TRACE_QXL_SPICE_LOADVM_COMMANDS_EVENT,
    &_TRACE_QXL_SPICE_OOM_EVENT,
    &_TRACE_QXL_SPICE_RESET_CURSOR_EVENT,
    &_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_EVENT,
    &_TRACE_QXL_SPICE_RESET_MEMSLOTS_EVENT,
    &_TRACE_QXL_SPICE_UPDATE_AREA_EVENT,
    &_TRACE_QXL_SPICE_UPDATE_AREA_REST_EVENT,
    &_TRACE_QXL_SURFACES_DIRTY_EVENT,
    &_TRACE_QXL_SEND_EVENTS_EVENT,
    &_TRACE_QXL_SEND_EVENTS_VM_STOPPED_EVENT,
    &_TRACE_QXL_SET_GUEST_BUG_EVENT,
    &_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_EVENT,
    &_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_EVENT,
    &_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_EVENT,
    &_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_EVENT,
    &_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_EVENT,
    &_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_EVENT,
    &_TRACE_QXL_RENDER_BLIT_EVENT,
    &_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_EVENT,
    &_TRACE_QXL_RENDER_UPDATE_AREA_DONE_EVENT,
    &_TRACE_PS2_PUT_KEYCODE_EVENT,
    &_TRACE_PS2_READ_DATA_EVENT,
    &_TRACE_PS2_SET_LEDSTATE_EVENT,
    &_TRACE_PS2_RESET_KEYBOARD_EVENT,
    &_TRACE_PS2_WRITE_KEYBOARD_EVENT,
    &_TRACE_PS2_KEYBOARD_SET_TRANSLATION_EVENT,
    &_TRACE_PS2_MOUSE_SEND_PACKET_EVENT,
    &_TRACE_PS2_MOUSE_EVENT_DISABLED_EVENT,
    &_TRACE_PS2_MOUSE_EVENT_EVENT,
    &_TRACE_PS2_MOUSE_FAKE_EVENT_EVENT,
    &_TRACE_PS2_WRITE_MOUSE_EVENT,
    &_TRACE_PS2_KBD_RESET_EVENT,
    &_TRACE_PS2_MOUSE_RESET_EVENT,
    &_TRACE_PS2_KBD_INIT_EVENT,
    &_TRACE_PS2_MOUSE_INIT_EVENT,
    &_TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_SOFTUSB_MEVT_EVENT,
    &_TRACE_MILKYMIST_SOFTUSB_KEVT_EVENT,
    &_TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_EVENT,
    &_TRACE_HID_KBD_QUEUE_FULL_EVENT,
    &_TRACE_VIRTIO_INPUT_QUEUE_FULL_EVENT,
    &_TRACE_SLAVIO_TIMER_GET_OUT_EVENT,
    &_TRACE_SLAVIO_TIMER_IRQ_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_READL_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT,
    &_TRACE_GRLIB_GPTIMER_ENABLE_EVENT,
    &_TRACE_GRLIB_GPTIMER_DISABLED_EVENT,
    &_TRACE_GRLIB_GPTIMER_RESTART_EVENT,
    &_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT,
    &_TRACE_GRLIB_GPTIMER_HIT_EVENT,
    &_TRACE_GRLIB_GPTIMER_READL_EVENT,
    &_TRACE_GRLIB_GPTIMER_WRITEL_EVENT,
    &_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT,
    &_TRACE_LM32_TIMER_MEMORY_READ_EVENT,
    &_TRACE_LM32_TIMER_HIT_EVENT,
    &_TRACE_LM32_TIMER_IRQ_STATE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT,
    &_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT,
    &_TRACE_ASPEED_TIMER_SET_VALUE_EVENT,
    &_TRACE_ASPEED_TIMER_READ_EVENT,
    &_TRACE_JAZZIO_READ_EVENT,
    &_TRACE_JAZZIO_WRITE_EVENT,
    &_TRACE_RC4030_READ_EVENT,
    &_TRACE_RC4030_WRITE_EVENT,
    &_TRACE_LEDMA_MEMORY_READ_EVENT,
    &_TRACE_LEDMA_MEMORY_WRITE_EVENT,
    &_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT,
    &_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT,
    &_TRACE_ESPDMA_MEMORY_READ_EVENT,
    &_TRACE_ESPDMA_MEMORY_WRITE_EVENT,
    &_TRACE_SPARC32_DMA_MEM_READL_EVENT,
    &_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT,
    &_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT,
    &_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT,
    &_TRACE_SUN4M_IOMMU_MEM_READL_EVENT,
    &_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT,
    &_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT,
    &_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT,
    &_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT,
    &_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT,
    &_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT,
    &_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT,
    &_TRACE_I8257_UNREGISTERED_DMA_EVENT,
    &_TRACE_SUN4M_CPU_INTERRUPT_EVENT,
    &_TRACE_SUN4M_CPU_RESET_INTERRUPT_EVENT,
    &_TRACE_SUN4M_CPU_SET_IRQ_RAISE_EVENT,
    &_TRACE_SUN4M_CPU_SET_IRQ_LOWER_EVENT,
    &_TRACE_LEON3_SET_IRQ_EVENT,
    &_TRACE_LEON3_RESET_IRQ_EVENT,
    &_TRACE_MILKYMIST_MEMCARD_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_EVENT,
    &_TRACE_PC87312_IO_READ_EVENT,
    &_TRACE_PC87312_IO_WRITE_EVENT,
    &_TRACE_PC87312_INFO_FLOPPY_EVENT,
    &_TRACE_PC87312_INFO_IDE_EVENT,
    &_TRACE_PC87312_INFO_PARALLEL_EVENT,
    &_TRACE_PC87312_INFO_SERIAL_EVENT,
    &_TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_EVENT,
    &_TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_EVENT,
    &_TRACE_XEN_PLATFORM_LOG_EVENT,
    &_TRACE_XEN_PV_MMIO_READ_EVENT,
    &_TRACE_XEN_PV_MMIO_WRITE_EVENT,
    &_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT,
    &_TRACE_AMDVI_EVNTLOG_FAIL_EVENT,
    &_TRACE_AMDVI_CACHE_UPDATE_EVENT,
    &_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT,
    &_TRACE_AMDVI_MMIO_WRITE_EVENT,
    &_TRACE_AMDVI_MMIO_READ_EVENT,
    &_TRACE_AMDVI_COMMAND_ERROR_EVENT,
    &_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT,
    &_TRACE_AMDVI_COMMAND_EXEC_EVENT,
    &_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT,
    &_TRACE_AMDVI_INTR_INVAL_EVENT,
    &_TRACE_AMDVI_IOTLB_INVAL_EVENT,
    &_TRACE_AMDVI_PREFETCH_PAGES_EVENT,
    &_TRACE_AMDVI_PAGES_INVAL_EVENT,
    &_TRACE_AMDVI_ALL_INVAL_EVENT,
    &_TRACE_AMDVI_PPR_EXEC_EVENT,
    &_TRACE_AMDVI_DEVTAB_INVAL_EVENT,
    &_TRACE_AMDVI_COMPLETION_WAIT_EVENT,
    &_TRACE_AMDVI_CONTROL_STATUS_EVENT,
    &_TRACE_AMDVI_IOTLB_RESET_EVENT,
    &_TRACE_AMDVI_COMPLETION_WAIT_EXEC_EVENT,
    &_TRACE_AMDVI_DTE_GET_FAIL_EVENT,
    &_TRACE_AMDVI_INVALID_DTE_EVENT,
    &_TRACE_AMDVI_GET_PTE_HWERROR_EVENT,
    &_TRACE_AMDVI_MODE_INVALID_EVENT,
    &_TRACE_AMDVI_PAGE_FAULT_EVENT,
    &_TRACE_AMDVI_IOTLB_HIT_EVENT,
    &_TRACE_AMDVI_TRANSLATION_RESULT_EVENT,
    &_TRACE_V9FS_RERROR_EVENT,
    &_TRACE_V9FS_VERSION_EVENT,
    &_TRACE_V9FS_VERSION_RETURN_EVENT,
    &_TRACE_V9FS_ATTACH_EVENT,
    &_TRACE_V9FS_ATTACH_RETURN_EVENT,
    &_TRACE_V9FS_STAT_EVENT,
    &_TRACE_V9FS_STAT_RETURN_EVENT,
    &_TRACE_V9FS_GETATTR_EVENT,
    &_TRACE_V9FS_GETATTR_RETURN_EVENT,
    &_TRACE_V9FS_WALK_EVENT,
    &_TRACE_V9FS_WALK_RETURN_EVENT,
    &_TRACE_V9FS_OPEN_EVENT,
    &_TRACE_V9FS_OPEN_RETURN_EVENT,
    &_TRACE_V9FS_LCREATE_EVENT,
    &_TRACE_V9FS_LCREATE_RETURN_EVENT,
    &_TRACE_V9FS_FSYNC_EVENT,
    &_TRACE_V9FS_CLUNK_EVENT,
    &_TRACE_V9FS_READ_EVENT,
    &_TRACE_V9FS_READ_RETURN_EVENT,
    &_TRACE_V9FS_READDIR_EVENT,
    &_TRACE_V9FS_READDIR_RETURN_EVENT,
    &_TRACE_V9FS_WRITE_EVENT,
    &_TRACE_V9FS_WRITE_RETURN_EVENT,
    &_TRACE_V9FS_CREATE_EVENT,
    &_TRACE_V9FS_CREATE_RETURN_EVENT,
    &_TRACE_V9FS_SYMLINK_EVENT,
    &_TRACE_V9FS_SYMLINK_RETURN_EVENT,
    &_TRACE_V9FS_FLUSH_EVENT,
    &_TRACE_V9FS_LINK_EVENT,
    &_TRACE_V9FS_REMOVE_EVENT,
    &_TRACE_V9FS_WSTAT_EVENT,
    &_TRACE_V9FS_MKNOD_EVENT,
    &_TRACE_V9FS_MKNOD_RETURN_EVENT,
    &_TRACE_V9FS_LOCK_EVENT,
    &_TRACE_V9FS_LOCK_RETURN_EVENT,
    &_TRACE_V9FS_GETLOCK_EVENT,
    &_TRACE_V9FS_GETLOCK_RETURN_EVENT,
    &_TRACE_V9FS_MKDIR_EVENT,
    &_TRACE_V9FS_MKDIR_RETURN_EVENT,
    &_TRACE_V9FS_XATTRWALK_EVENT,
    &_TRACE_V9FS_XATTRWALK_RETURN_EVENT,
    &_TRACE_V9FS_XATTRCREATE_EVENT,
    &_TRACE_V9FS_READLINK_EVENT,
    &_TRACE_V9FS_READLINK_RETURN_EVENT,
    &_TRACE_SPAPR_PCI_MSI_EVENT,
    &_TRACE_SPAPR_PCI_MSI_SETUP_EVENT,
    &_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT,
    &_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT,
    &_TRACE_SPAPR_PCI_MSI_WRITE_EVENT,
    &_TRACE_SPAPR_PCI_LSI_SET_EVENT,
    &_TRACE_SPAPR_PCI_MSI_RETRY_EVENT,
    &_TRACE_SPAPR_CAS_FAILED_EVENT,
    &_TRACE_SPAPR_CAS_CONTINUE_EVENT,
    &_TRACE_SPAPR_CAS_PVR_TRY_EVENT,
    &_TRACE_SPAPR_CAS_PVR_EVENT,
    &_TRACE_SPAPR_IOMMU_PUT_EVENT,
    &_TRACE_SPAPR_IOMMU_GET_EVENT,
    &_TRACE_SPAPR_IOMMU_INDIRECT_EVENT,
    &_TRACE_SPAPR_IOMMU_STUFF_EVENT,
    &_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT,
    &_TRACE_SPAPR_IOMMU_PCI_GET_EVENT,
    &_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT,
    &_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT,
    &_TRACE_SPAPR_IOMMU_XLATE_EVENT,
    &_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT,
    &_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT,
    &_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT,
    &_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT,
    &_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT,
    &_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT,
    &_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT,
    &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT,
    &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT,
    &_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT,
    &_TRACE_SPAPR_DRC_SET_INDICATOR_STATE_EVENT,
    &_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT,
    &_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT,
    &_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT,
    &_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT,
    &_TRACE_SPAPR_DRC_ENTITY_SENSE_EVENT,
    &_TRACE_SPAPR_DRC_ATTACH_EVENT,
    &_TRACE_SPAPR_DRC_DETACH_EVENT,
    &_TRACE_SPAPR_DRC_AWAITING_ISOLATED_EVENT,
    &_TRACE_SPAPR_DRC_AWAITING_UNUSABLE_EVENT,
    &_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT,
    &_TRACE_SPAPR_DRC_RESET_EVENT,
    &_TRACE_SPAPR_DRC_REALIZE_EVENT,
    &_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT,
    &_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT,
    &_TRACE_SPAPR_DRC_UNREALIZE_EVENT,
    &_TRACE_SPAPR_RTAS_SET_INDICATOR_INVALID_EVENT,
    &_TRACE_SPAPR_RTAS_SET_INDICATOR_NOT_SUPPORTED_EVENT,
    &_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT,
    &_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT,
    &_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT,
    &_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT,
    &_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT,
    &_TRACE_SPAPR_VIO_FREE_CRQ_EVENT,
    &_TRACE_PPC_TB_ADJUST_EVENT,
    &_TRACE_PREP_IO_800_WRITEB_EVENT,
    &_TRACE_PREP_IO_800_READB_EVENT,
    &_TRACE_PCI_UPDATE_MAPPINGS_DEL_EVENT,
    &_TRACE_PCI_UPDATE_MAPPINGS_ADD_EVENT,
    &_TRACE_PCI_CFG_READ_EVENT,
    &_TRACE_PCI_CFG_WRITE_EVENT,
    &_TRACE_CSS_ENABLE_FACILITY_EVENT,
    &_TRACE_CSS_CRW_EVENT,
    &_TRACE_CSS_CHPID_ADD_EVENT,
    &_TRACE_CSS_NEW_IMAGE_EVENT,
    &_TRACE_CSS_ASSIGN_SUBCH_EVENT,
    &_TRACE_CSS_IO_INTERRUPT_EVENT,
    &_TRACE_CSS_ADAPTER_INTERRUPT_EVENT,
    &_TRACE_VIRTIO_CCW_INTERPRET_CCW_EVENT,
    &_TRACE_VIRTIO_CCW_NEW_DEVICE_EVENT,
    &_TRACE_VIRTIO_CCW_SET_IND_EVENT,
    &_TRACE_VFIO_INTX_INTERRUPT_EVENT,
    &_TRACE_VFIO_INTX_EOI_EVENT,
    &_TRACE_VFIO_INTX_ENABLE_KVM_EVENT,
    &_TRACE_VFIO_INTX_DISABLE_KVM_EVENT,
    &_TRACE_VFIO_INTX_UPDATE_EVENT,
    &_TRACE_VFIO_INTX_ENABLE_EVENT,
    &_TRACE_VFIO_INTX_DISABLE_EVENT,
    &_TRACE_VFIO_MSI_INTERRUPT_EVENT,
    &_TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT,
    &_TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT,
    &_TRACE_VFIO_MSIX_ENABLE_EVENT,
    &_TRACE_VFIO_MSIX_PBA_DISABLE_EVENT,
    &_TRACE_VFIO_MSIX_PBA_ENABLE_EVENT,
    &_TRACE_VFIO_MSIX_DISABLE_EVENT,
    &_TRACE_VFIO_MSIX_FIXUP_EVENT,
    &_TRACE_VFIO_MSI_ENABLE_EVENT,
    &_TRACE_VFIO_MSI_DISABLE_EVENT,
    &_TRACE_VFIO_PCI_LOAD_ROM_EVENT,
    &_TRACE_VFIO_ROM_READ_EVENT,
    &_TRACE_VFIO_PCI_SIZE_ROM_EVENT,
    &_TRACE_VFIO_VGA_WRITE_EVENT,
    &_TRACE_VFIO_VGA_READ_EVENT,
    &_TRACE_VFIO_PCI_READ_CONFIG_EVENT,
    &_TRACE_VFIO_PCI_WRITE_CONFIG_EVENT,
    &_TRACE_VFIO_MSI_SETUP_EVENT,
    &_TRACE_VFIO_MSIX_EARLY_SETUP_EVENT,
    &_TRACE_VFIO_CHECK_PCIE_FLR_EVENT,
    &_TRACE_VFIO_CHECK_PM_RESET_EVENT,
    &_TRACE_VFIO_CHECK_AF_FLR_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT,
    &_TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT,
    &_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT,
    &_TRACE_VFIO_REALIZE_EVENT,
    &_TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT,
    &_TRACE_VFIO_PCI_RESET_EVENT,
    &_TRACE_VFIO_PCI_RESET_FLR_EVENT,
    &_TRACE_VFIO_PCI_RESET_PM_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT,
    &_TRACE_VFIO_QUIRK_ROM_BLACKLISTED_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT,
    &_TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT,
    &_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT,
    &_TRACE_VFIO_REGION_WRITE_EVENT,
    &_TRACE_VFIO_REGION_READ_EVENT,
    &_TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_SKIP_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_DEL_SKIP_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_DEL_EVENT,
    &_TRACE_VFIO_DISCONNECT_CONTAINER_EVENT,
    &_TRACE_VFIO_PUT_GROUP_EVENT,
    &_TRACE_VFIO_GET_DEVICE_EVENT,
    &_TRACE_VFIO_PUT_BASE_DEVICE_EVENT,
    &_TRACE_VFIO_REGION_SETUP_EVENT,
    &_TRACE_VFIO_REGION_MMAP_FAULT_EVENT,
    &_TRACE_VFIO_REGION_MMAP_EVENT,
    &_TRACE_VFIO_REGION_EXIT_EVENT,
    &_TRACE_VFIO_REGION_FINALIZE_EVENT,
    &_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT,
    &_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT,
    &_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT,
    &_TRACE_VFIO_GET_DEV_REGION_EVENT,
    &_TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_EVENT,
    &_TRACE_VFIO_PLATFORM_REALIZE_EVENT,
    &_TRACE_VFIO_PLATFORM_EOI_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT,
    &_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT,
    &_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT,
    &_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT,
    &_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT,
    &_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT,
    &_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT,
    &_TRACE_VFIO_PREREG_REGISTER_EVENT,
    &_TRACE_VFIO_PREREG_UNREGISTER_EVENT,
    &_TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT,
    &_TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT,
    &_TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_EVENT,
    &_TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_EVENT,
    &_TRACE_MHP_ACPI_READ_ADDR_LO_EVENT,
    &_TRACE_MHP_ACPI_READ_ADDR_HI_EVENT,
    &_TRACE_MHP_ACPI_READ_SIZE_LO_EVENT,
    &_TRACE_MHP_ACPI_READ_SIZE_HI_EVENT,
    &_TRACE_MHP_ACPI_READ_PXM_EVENT,
    &_TRACE_MHP_ACPI_READ_FLAGS_EVENT,
    &_TRACE_MHP_ACPI_WRITE_SLOT_EVENT,
    &_TRACE_MHP_ACPI_WRITE_OST_EV_EVENT,
    &_TRACE_MHP_ACPI_WRITE_OST_STATUS_EVENT,
    &_TRACE_MHP_ACPI_CLEAR_INSERT_EVT_EVENT,
    &_TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_EVENT,
    &_TRACE_MHP_ACPI_PC_DIMM_DELETED_EVENT,
    &_TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_EVENT,
    &_TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_EVENT,
    &_TRACE_CPUHP_ACPI_READ_FLAGS_EVENT,
    &_TRACE_CPUHP_ACPI_WRITE_IDX_EVENT,
    &_TRACE_CPUHP_ACPI_WRITE_CMD_EVENT,
    &_TRACE_CPUHP_ACPI_READ_CMD_DATA_EVENT,
    &_TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_EVENT,
    &_TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_EVENT,
    &_TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_EVENT,
    &_TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_EVENT,
    &_TRACE_CPUHP_ACPI_EJECTING_CPU_EVENT,
    &_TRACE_CPUHP_ACPI_WRITE_OST_EV_EVENT,
    &_TRACE_CPUHP_ACPI_WRITE_OST_STATUS_EVENT,
    &_TRACE_VIRT_ACPI_SETUP_EVENT,
    &_TRACE_ALPHA_PCI_IACK_WRITE_EVENT,
    &_TRACE_CONSOLE_GFX_NEW_EVENT,
    &_TRACE_CONSOLE_PUTCHAR_CSI_EVENT,
    &_TRACE_CONSOLE_PUTCHAR_UNHANDLED_EVENT,
    &_TRACE_CONSOLE_TXT_NEW_EVENT,
    &_TRACE_CONSOLE_SELECT_EVENT,
    &_TRACE_CONSOLE_REFRESH_EVENT,
    &_TRACE_DISPLAYSURFACE_CREATE_EVENT,
    &_TRACE_DISPLAYSURFACE_CREATE_FROM_EVENT,
    &_TRACE_DISPLAYSURFACE_CREATE_PIXMAN_EVENT,
    &_TRACE_DISPLAYSURFACE_FREE_EVENT,
    &_TRACE_DISPLAYCHANGELISTENER_REGISTER_EVENT,
    &_TRACE_DISPLAYCHANGELISTENER_UNREGISTER_EVENT,
    &_TRACE_PPM_SAVE_EVENT,
    &_TRACE_GD_SWITCH_EVENT,
    &_TRACE_GD_UPDATE_EVENT,
    &_TRACE_GD_KEY_EVENT_EVENT,
    &_TRACE_GD_GRAB_EVENT,
    &_TRACE_GD_UNGRAB_EVENT,
    &_TRACE_VNC_KEY_GUEST_LEDS_EVENT,
    &_TRACE_VNC_KEY_MAP_INIT_EVENT,
    &_TRACE_VNC_KEY_EVENT_EXT_EVENT,
    &_TRACE_VNC_KEY_EVENT_MAP_EVENT,
    &_TRACE_VNC_KEY_SYNC_NUMLOCK_EVENT,
    &_TRACE_VNC_KEY_SYNC_CAPSLOCK_EVENT,
    &_TRACE_INPUT_EVENT_KEY_NUMBER_EVENT,
    &_TRACE_INPUT_EVENT_KEY_QCODE_EVENT,
    &_TRACE_INPUT_EVENT_BTN_EVENT,
    &_TRACE_INPUT_EVENT_REL_EVENT,
    &_TRACE_INPUT_EVENT_ABS_EVENT,
    &_TRACE_INPUT_EVENT_SYNC_EVENT,
    &_TRACE_INPUT_MOUSE_MODE_EVENT,
    &_TRACE_QEMU_SPICE_ADD_MEMSLOT_EVENT,
    &_TRACE_QEMU_SPICE_DEL_MEMSLOT_EVENT,
    &_TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_EVENT,
    &_TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_EVENT,
    &_TRACE_QEMU_SPICE_WAKEUP_EVENT,
    &_TRACE_QEMU_SPICE_CREATE_UPDATE_EVENT,
    &_TRACE_ALSA_REVENTS_EVENT,
    &_TRACE_ALSA_POLLOUT_EVENT,
    &_TRACE_ALSA_SET_HANDLER_EVENT,
    &_TRACE_ALSA_WROTE_ZERO_EVENT,
    &_TRACE_ALSA_READ_ZERO_EVENT,
    &_TRACE_ALSA_XRUN_OUT_EVENT,
    &_TRACE_ALSA_XRUN_IN_EVENT,
    &_TRACE_ALSA_RESUME_OUT_EVENT,
    &_TRACE_ALSA_RESUME_IN_EVENT,
    &_TRACE_ALSA_NO_FRAMES_EVENT,
    &_TRACE_OSS_VERSION_EVENT,
    &_TRACE_OSS_INVALID_AVAILABLE_SIZE_EVENT,
    &_TRACE_VHOST_USER_EVENT_EVENT,
    &_TRACE_COLO_PROXY_MAIN_EVENT,
    &_TRACE_COLO_COMPARE_MAIN_EVENT,
    &_TRACE_COLO_COMPARE_UDP_MISCOMPARE_EVENT,
    &_TRACE_COLO_COMPARE_ICMP_MISCOMPARE_EVENT,
    &_TRACE_COLO_COMPARE_IP_INFO_EVENT,
    &_TRACE_COLO_OLD_PACKET_CHECK_FOUND_EVENT,
    &_TRACE_COLO_COMPARE_MISCOMPARE_EVENT,
    &_TRACE_COLO_COMPARE_PKT_INFO_SRC_EVENT,
    &_TRACE_COLO_COMPARE_PKT_INFO_DST_EVENT,
    &_TRACE_COLO_FILTER_REWRITER_DEBUG_EVENT,
    &_TRACE_COLO_FILTER_REWRITER_PKT_INFO_EVENT,
    &_TRACE_COLO_FILTER_REWRITER_CONN_OFFSET_EVENT,
    &_TRACE_ARM_GT_RECALC_EVENT,
    &_TRACE_ARM_GT_RECALC_DISABLED_EVENT,
    &_TRACE_ARM_GT_CVAL_WRITE_EVENT,
    &_TRACE_ARM_GT_TVAL_WRITE_EVENT,
    &_TRACE_ARM_GT_CTL_WRITE_EVENT,
    &_TRACE_ARM_GT_IMASK_TOGGLE_EVENT,
    &_TRACE_ARM_GT_CNTVOFF_WRITE_EVENT,
    &_TRACE_KVM_X86_FIXUP_MSI_ERROR_EVENT,
    &_TRACE_KVM_X86_ADD_MSI_ROUTE_EVENT,
    &_TRACE_KVM_X86_REMOVE_MSI_ROUTE_EVENT,
    &_TRACE_KVM_X86_UPDATE_MSI_ROUTES_EVENT,
    &_TRACE_MMU_HELPER_DFAULT_EVENT,
    &_TRACE_MMU_HELPER_DPROT_EVENT,
    &_TRACE_MMU_HELPER_DMISS_EVENT,
    &_TRACE_MMU_HELPER_TFAULT_EVENT,
    &_TRACE_MMU_HELPER_TMISS_EVENT,
    &_TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_EVENT,
    &_TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_EVENT,
    &_TRACE_MMU_HELPER_MMU_FAULT_EVENT,
    &_TRACE_INT_HELPER_SET_SOFTINT_EVENT,
    &_TRACE_INT_HELPER_CLEAR_SOFTINT_EVENT,
    &_TRACE_INT_HELPER_WRITE_SOFTINT_EVENT,
    &_TRACE_INT_HELPER_ICACHE_FREEZE_EVENT,
    &_TRACE_INT_HELPER_DCACHE_FREEZE_EVENT,
    &_TRACE_WIN_HELPER_GREGSET_ERROR_EVENT,
    &_TRACE_WIN_HELPER_SWITCH_PSTATE_EVENT,
    &_TRACE_WIN_HELPER_NO_SWITCH_PSTATE_EVENT,
    &_TRACE_WIN_HELPER_WRPIL_EVENT,
    &_TRACE_WIN_HELPER_DONE_EVENT,
    &_TRACE_WIN_HELPER_RETRY_EVENT,
    &_TRACE_GET_SKEYS_NONZERO_EVENT,
    &_TRACE_SET_SKEYS_NONZERO_EVENT,
    &_TRACE_IOINST_EVENT,
    &_TRACE_IOINST_SCH_ID_EVENT,
    &_TRACE_IOINST_CHP_ID_EVENT,
    &_TRACE_IOINST_CHSC_CMD_EVENT,
    &_TRACE_KVM_ENABLE_CMMA_EVENT,
    &_TRACE_KVM_CLEAR_CMMA_EVENT,
    &_TRACE_KVM_FAILED_CPU_STATE_SET_EVENT,
    &_TRACE_KVM_SIGP_FINISHED_EVENT,
    &_TRACE_CPU_SET_STATE_EVENT,
    &_TRACE_CPU_HALT_EVENT,
    &_TRACE_CPU_UNHALT_EVENT,
    &_TRACE_KVM_FAILED_SPR_SET_EVENT,
    &_TRACE_KVM_FAILED_SPR_GET_EVENT,
    &_TRACE_OBJECT_DYNAMIC_CAST_ASSERT_EVENT,
    &_TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_EVENT,
    &_TRACE_USER_SETUP_FRAME_EVENT,
    &_TRACE_USER_SETUP_RT_FRAME_EVENT,
    &_TRACE_USER_DO_RT_SIGRETURN_EVENT,
    &_TRACE_USER_DO_SIGRETURN_EVENT,
    &_TRACE_USER_FORCE_SIG_EVENT,
    &_TRACE_USER_HANDLE_SIGNAL_EVENT,
    &_TRACE_USER_HOST_SIGNAL_EVENT,
    &_TRACE_USER_QUEUE_SIGNAL_EVENT,
    &_TRACE_USER_S390X_RESTORE_SIGREGS_EVENT,
    &_TRACE_VISIT_FREE_EVENT,
    &_TRACE_VISIT_COMPLETE_EVENT,
    &_TRACE_VISIT_START_STRUCT_EVENT,
    &_TRACE_VISIT_CHECK_STRUCT_EVENT,
    &_TRACE_VISIT_END_STRUCT_EVENT,
    &_TRACE_VISIT_START_LIST_EVENT,
    &_TRACE_VISIT_NEXT_LIST_EVENT,
    &_TRACE_VISIT_END_LIST_EVENT,
    &_TRACE_VISIT_START_ALTERNATE_EVENT,
    &_TRACE_VISIT_END_ALTERNATE_EVENT,
    &_TRACE_VISIT_OPTIONAL_EVENT,
    &_TRACE_VISIT_TYPE_ENUM_EVENT,
    &_TRACE_VISIT_TYPE_INT_EVENT,
    &_TRACE_VISIT_TYPE_UINT8_EVENT,
    &_TRACE_VISIT_TYPE_UINT16_EVENT,
    &_TRACE_VISIT_TYPE_UINT32_EVENT,
    &_TRACE_VISIT_TYPE_UINT64_EVENT,
    &_TRACE_VISIT_TYPE_INT8_EVENT,
    &_TRACE_VISIT_TYPE_INT16_EVENT,
    &_TRACE_VISIT_TYPE_INT32_EVENT,
    &_TRACE_VISIT_TYPE_INT64_EVENT,
    &_TRACE_VISIT_TYPE_SIZE_EVENT,
    &_TRACE_VISIT_TYPE_BOOL_EVENT,
    &_TRACE_VISIT_TYPE_STR_EVENT,
    &_TRACE_VISIT_TYPE_NUMBER_EVENT,
    &_TRACE_VISIT_TYPE_ANY_EVENT,
    &_TRACE_VISIT_TYPE_NULL_EVENT,
  NULL,
};

static void trace__bin_debug_native_register_events(void)
{
    trace_event_register_group(_bin_debug_native_trace_events);
}
trace_init(trace__bin_debug_native_register_events)
