[2025-09-15 16:07:00] START suite=spec trace=444.namd-23B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-23B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2035757 heartbeat IPC: 4.912 cumulative IPC: 4.912 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4049042 heartbeat IPC: 4.967 cumulative IPC: 4.939 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4049042 cumulative IPC: 4.939 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4049042 cumulative IPC: 4.939 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7083762 heartbeat IPC: 3.295 cumulative IPC: 3.295 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10274377 heartbeat IPC: 3.134 cumulative IPC: 3.213 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 13380326 heartbeat IPC: 3.22 cumulative IPC: 3.215 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 16722983 heartbeat IPC: 2.992 cumulative IPC: 3.156 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 19932878 heartbeat IPC: 3.115 cumulative IPC: 3.148 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 23030244 heartbeat IPC: 3.229 cumulative IPC: 3.161 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 25775693 heartbeat IPC: 3.642 cumulative IPC: 3.222 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 29000243 heartbeat IPC: 3.101 cumulative IPC: 3.206 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 31934073 heartbeat IPC: 3.409 cumulative IPC: 3.228 (Simulation time: 00 hr 07 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 30932282 cumulative IPC: 3.233 (Simulation time: 00 hr 08 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 30932282 cumulative IPC: 3.233 (Simulation time: 00 hr 08 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-23B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.233 instructions: 100000000 cycles: 30932282
CPU 0 Branch Prediction Accuracy: 95.94% MPKI: 1.901 Average ROB Occupancy at Mispredict: 67.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.901
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4830311
LQ_STALL: 0
SQ_STALL: 11


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 511.60785
REPLAY_LOAD: 88.76636
NON_REPLAY_LOAD: 8.483776

== Total ==
ADDR_TRANS: 52184
REPLAY_LOAD: 9498
NON_REPLAY_LOAD: 4768629

== Counts ==
ADDR_TRANS: 102
REPLAY_LOAD: 107
NON_REPLAY_LOAD: 562088

cpu0->cpu0_STLB TOTAL        ACCESS:       8798 HIT:       8567 MISS:        231 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       8798 HIT:       8567 MISS:        231 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 609.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     318284 HIT:     304934 MISS:      13350 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     234942 HIT:     221970 MISS:      12972 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      11403 HIT:      11370 MISS:         33 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      71568 HIT:      71568 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        371 HIT:         26 MISS:        345 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 82.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15097860 HIT:   15097860 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   15097860 HIT:   15097860 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22495661 HIT:   22093264 MISS:     402397 MSHR_MERGE:     155666
cpu0->cpu0_L1D LOAD         ACCESS:   15822093 HIT:   15478816 MISS:     343277 MSHR_MERGE:     108333
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6673106 HIT:    6614360 MISS:      58746 MSHR_MERGE:      47330
cpu0->cpu0_L1D TRANSLATION  ACCESS:        462 HIT:         88 MISS:        374 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10905923 HIT:   10905923 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10905923 HIT:   10905923 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21311827 HIT:   21299127 MISS:      12700 MSHR_MERGE:       3902
cpu0->cpu0_DTLB LOAD         ACCESS:   21311827 HIT:   21299127 MISS:      12700 MSHR_MERGE:       3902
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 21.04 cycles
cpu0->LLC TOTAL        ACCESS:      16720 HIT:       7824 MISS:       8896 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      12972 HIT:       4421 MISS:       8551 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         33 HIT:         33 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       3370 HIT:       3370 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        345 HIT:          0 MISS:        345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 77.96 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1501
  ROW_BUFFER_MISS:       7395
  AVG DBUS CONGESTED CYCLE: 2.635
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2578
[2025-09-15 16:15:05] END   suite=spec trace=444.namd-23B (rc=0)
