#--  Synopsys, Inc.
#--  Version I-2013.09M-SP1 
#--  Project file E:\Julio\Projetos\IPs\CRC\src\SoC\crc_ahb_ip\synthesis\scratchproject.prs

#project files
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/mss_tshell.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/MSS_CCC_0/crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/crc_ahb_ip_MSS.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/host_interface.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/bit_reversal.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_comb.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_parrallel.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_datapath.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_control_unit.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_unit.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_ip.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip/crc_ahb_ip.v"
add_file -constraint "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/mss_tshell_syn.sdc"



#implementation: "synthesis"
impl -add E:\Julio\Projetos\IPs\CRC\src\SoC\crc_ahb_ip\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -RWCheckOnRam 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 0
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/synthesis/crc_ahb_ip.edn"
impl -active "synthesis"
