// Seed: 505552402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wand id_1;
  wire id_7;
  assign module_2.id_6 = 0;
  assign id_1 = -1;
endmodule
module module_1;
  genvar id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri1  id_4,
    output wire  id_5,
    output uwire id_6,
    input  wor   id_7
);
  wire id_9 = id_7;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
