Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 18:58:06 2019
| Host         : vr-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k410t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   112 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            4 |
|      3 |            3 |
|      4 |            6 |
|      5 |           18 |
|      6 |            4 |
|      7 |            2 |
|      8 |            3 |
|      9 |            2 |
|     10 |            1 |
|     11 |            2 |
|     15 |            9 |
|    16+ |           54 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           54 |
| No           | No                    | Yes                    |             107 |           31 |
| No           | Yes                   | No                     |            3453 |          889 |
| Yes          | No                    | No                     |             141 |           48 |
| Yes          | No                    | Yes                    |              51 |           12 |
| Yes          | Yes                   | No                     |            1136 |          362 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                         Enable Signal                                                                                         |                                                                                                       Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos |                                                                                                                                                                                               |                                                                                                                                                                                                                             |                1 |              1 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
| ~pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos |                                                                                                                                                                                               |                                                                                                                                                                                                                             |                1 |              1 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_9                                                                                                                  |                1 |              1 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst                                                                                                                                                                    |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        |                                                                                                                                                                                               |                                                                                                                                                                                                                             |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                              |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              3 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_1[0]                                                                                                                                   | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                              |                1 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_0[0]                                                                                                                                   | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/pio_rx_sm_128.req_be[3]_i_1_n_0                                                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |                1 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                             | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                3 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                1 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/pio_rx_sm_128.req_addr[6]_i_1_n_0                                                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                                                                                                                      |                1 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                           | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                            | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                2 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                             |                2 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |                3 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/write_en                                                                                           | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |                2 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_2_n_0                                                            | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                                                          |                1 |              7 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                                                                                                                              |                3 |              7 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[111]_i_1_n_0                                                                                                                                                     |                2 |              8 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_1_n_0                                                                                                                                                     |                2 |              8 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[119]_i_1_n_0                                                                                                                                                     |                2 |              8 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[103]_i_1_n_0                                                                                                                                                     |                4 |              9 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_2                                                                                                                  |                5 |              9 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_7                                                                                                                  |                7 |             10 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/FSM_sequential_pio_rx_sm_128.state_reg[0][0]                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                3 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_addr[10]_i_1_n_0                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                   |                                                                                                                                                                                                                             |                6 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                   |                                                                                                                                                                                                                             |                4 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                   |                                                                                                                                                                                                                             |                6 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                   |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                   |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                   |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                   |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                                                       |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                      |                                                                                                                                                                                                                             |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                           | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                              |                3 |             16 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.tlp_type[7]_i_1_n_0                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                5 |             18 |
|  pcie_7x_0_support_i/icap_clk                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/pio_rx_sm_128.tlp_type[7]_i_1_n_0                                                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |                4 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_6                                                                                                                  |                9 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_1                                                                                                                  |                9 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_2                                                                                                                  |               13 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_3                                                                                                                  |               11 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_9                                                                                                                  |               10 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN                                                                                                                    |                8 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_8                                                                                                                  |               12 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               |                                                                                                                                                                                                                             |                7 |             21 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                      |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                       |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                       |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                       |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                      |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                       |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                       |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                      |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |               12 |             23 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                5 |             27 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               |                                                                                                                                                                                                                             |               13 |             28 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_10                                                                                                                 |               14 |             28 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pio_rx_sm_128.m_axis_rx_tready_reg[0]                                                                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |               11 |             31 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/pio_rx_sm_128.req_attr[1]_i_1_n_0                                                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |                9 |             31 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_RX_inst/pio_rx_sm_128.wr_data[31]_i_1_n_0                                                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |               15 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/E[0]                                                                                                                                                                      | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |               14 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_0                                                                                                                                                 | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |               10 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data                                                                                                                                                  | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                                                                                                        |                5 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                8 |             36 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                7 |             36 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               |                                                                                                                                                                                                                             |               15 |             46 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_2_n_0                                                            | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_1_n_0                                                                                          |               15 |             59 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_1_n_0                                                                                                                                                      |               17 |             59 |
|  pcie_7x_0_support_i/icap_clk                                                         |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/icap_pipeline_i/CSIB_OUT_i_1_n_0                                                                                                                                                  |                9 |             66 |
|  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk    |                                                                                                                                                                                               |                                                                                                                                                                                                                             |               16 |             72 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_4                                                                                                                  |               26 |             92 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_2                                                                                                                  |               27 |            108 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_6                                                                                                                  |               25 |            117 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_1                                                                                                                  |               30 |            128 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_i_1_n_0                                                                          | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |               30 |            129 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_3                                                                                                                  |               38 |            142 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                                              | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |               30 |            143 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                 |               34 |            144 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_9                                                                                                                  |               34 |            153 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN                                                                                                                    |               38 |            160 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_7                                                                                                                  |               38 |            163 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                             |               39 |            185 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_8                                                                                                                  |               39 |            189 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                                                                                                                                    |               48 |            204 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_5                                                                                                                  |               86 |            233 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                |              124 |            590 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        |                                                                                                                                                                                               | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                     |              229 |            728 |
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


