// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/28/2018 19:34:37"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA (
	CLK_40M,
	RST_N,
	DATA_IN,
	CACHE_RD_EN,
	VSYNC,
	HSYNC,
	DATA_OUT,
	CACHE_RREQ,
	CACHE_RCLK);
input 	CLK_40M;
input 	RST_N;
input 	[15:0] DATA_IN;
input 	CACHE_RD_EN;
output 	VSYNC;
output 	HSYNC;
output 	[15:0] DATA_OUT;
output 	CACHE_RREQ;
output 	CACHE_RCLK;

// Design Ports Information
// VSYNC	=>  Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HSYNC	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[0]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[1]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[2]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[3]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[4]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[5]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[6]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[7]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[8]	=>  Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[9]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[10]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[11]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[12]	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[13]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[14]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[15]	=>  Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CACHE_RREQ	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CACHE_RCLK	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK_40M	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST_N	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CACHE_RD_EN	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_151,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[8]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[9]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[10]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[11]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[12]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[13]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[14]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[15]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_v.sdo");
// synopsys translate_on

wire \Add1~12_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \vsync_cnt[15]~3_combout ;
wire \LessThan5~0_combout ;
wire \always3~6_combout ;
wire \LessThan5~1_combout ;
wire \LessThan4~1_combout ;
wire \CACHE_RD_EN~combout ;
wire \CLK_40M~combout ;
wire \CLK_40M~clkctrl_outclk ;
wire \Add1~0_combout ;
wire \Add0~0_combout ;
wire \hsync_cnt_n[0]~2_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~6_combout ;
wire \Equal0~2_combout ;
wire \hsync_cnt_n[5]~1_combout ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Equal0~1_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Add0~20_combout ;
wire \hsync_cnt_n[10]~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \vsync_cnt[0]~15_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \vsync_cnt[1]~14_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \vsync_cnt[2]~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \vsync_cnt[3]~2_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \vsync_cnt[4]~1_combout ;
wire \LessThan7~0_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \vsync_cnt[5]~11_combout ;
wire \always3~3_combout ;
wire \Add1~16_combout ;
wire \vsync_cnt[8]~9_combout ;
wire \Add1~14_combout ;
wire \vsync_cnt[7]~10_combout ;
wire \always3~2_combout ;
wire \always3~4_combout ;
wire \always3~5_combout ;
wire \vsync_cnt[6]~13_combout ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \vsync_cnt[9]~12_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \vsync_cnt[10]~8_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \vsync_cnt[11]~7_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \vsync_cnt[12]~6_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \vsync_cnt[13]~5_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \vsync_cnt[14]~4_combout ;
wire \always3~0_combout ;
wire \always3~1_combout ;
wire \LessThan4~0_combout ;
wire \LessThan1~0_combout ;
wire \VSYNC~reg0_regout ;
wire \LessThan0~0_combout ;
wire \HSYNC~reg0_regout ;
wire \always9~0_combout ;
wire \always9~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \Add0~12_combout ;
wire \LessThan8~0_combout ;
wire \LessThan3~0_combout ;
wire \always9~2_combout ;
wire \always9~3_combout ;
wire \vga_data_en~regout ;
wire \DATA_OUT~0_combout ;
wire \LessThan9~0_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~1_combout ;
wire \LessThan8~1_combout ;
wire \always11~2_combout ;
wire \DATA_OUT~1_combout ;
wire \DATA_OUT[0]~reg0_regout ;
wire \DATA_OUT~2_combout ;
wire \DATA_OUT~3_combout ;
wire \DATA_OUT[1]~reg0_regout ;
wire \LessThan7~1_combout ;
wire \always11~0_combout ;
wire \always11~1_combout ;
wire \DATA_OUT~4_combout ;
wire \DATA_OUT~5_combout ;
wire \DATA_OUT[2]~reg0_regout ;
wire \DATA_OUT~6_combout ;
wire \DATA_OUT[3]~reg0_regout ;
wire \DATA_OUT~7_combout ;
wire \DATA_OUT~8_combout ;
wire \DATA_OUT[4]~reg0_regout ;
wire \DATA_OUT~9_combout ;
wire \DATA_OUT~10_combout ;
wire \DATA_OUT[5]~reg0_regout ;
wire \DATA_OUT~11_combout ;
wire \DATA_OUT~12_combout ;
wire \DATA_OUT[6]~reg0_regout ;
wire \DATA_OUT~13_combout ;
wire \DATA_OUT~14_combout ;
wire \DATA_OUT[7]~reg0_regout ;
wire \DATA_OUT~15_combout ;
wire \DATA_OUT[8]~reg0_regout ;
wire \DATA_OUT~16_combout ;
wire \DATA_OUT[9]~reg0_regout ;
wire \DATA_OUT~17_combout ;
wire \DATA_OUT[10]~reg0_regout ;
wire \DATA_OUT~18_combout ;
wire \DATA_OUT[11]~reg0_regout ;
wire \DATA_OUT~19_combout ;
wire \DATA_OUT[12]~reg0_regout ;
wire \DATA_OUT~20_combout ;
wire \DATA_OUT[13]~reg0_regout ;
wire \DATA_OUT~21_combout ;
wire \DATA_OUT[14]~reg0_regout ;
wire \DATA_OUT~22_combout ;
wire \DATA_OUT[15]~reg0_regout ;
wire \always11~3_combout ;
wire \CACHE_RREQ~reg0_regout ;
wire [15:0] vsync_cnt;
wire [15:0] hsync_cnt;
wire [15:0] \DATA_IN~combout ;


// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (vsync_cnt[6] & (\Add1~11  $ (GND))) # (!vsync_cnt[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((vsync_cnt[6] & !\Add1~11 ))

	.dataa(vcc),
	.datab(vsync_cnt[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (vsync_cnt[14] & (\Add1~27  $ (GND))) # (!vsync_cnt[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((vsync_cnt[14] & !\Add1~27 ))

	.dataa(vcc),
	.datab(vsync_cnt[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \Add1~29  $ (vsync_cnt[15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vsync_cnt[15]),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h0FF0;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (hsync_cnt[14] & (\Add0~27  $ (GND))) # (!hsync_cnt[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((hsync_cnt[14] & !\Add0~27 ))

	.dataa(vcc),
	.datab(hsync_cnt[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Add0~29  $ (hsync_cnt[15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(hsync_cnt[15]),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h0FF0;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y12_N7
cycloneii_lcell_ff \vsync_cnt[15] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[15]~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[15]));

// Location: LCFF_X28_Y11_N31
cycloneii_lcell_ff \hsync_cnt[15] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[15]));

// Location: LCCOMB_X29_Y12_N6
cycloneii_lcell_comb \vsync_cnt[15]~3 (
// Equation(s):
// \vsync_cnt[15]~3_combout  = (\Equal0~5_combout  & (\Add1~30_combout  & (!\always3~5_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[15]))))

	.dataa(\Add1~30_combout ),
	.datab(\always3~5_combout ),
	.datac(vsync_cnt[15]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[15]~3 .lut_mask = 16'h22F0;
defparam \vsync_cnt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneii_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (!vsync_cnt[3] & (!vsync_cnt[2] & ((!vsync_cnt[1]) # (!vsync_cnt[0]))))

	.dataa(vsync_cnt[3]),
	.datab(vsync_cnt[0]),
	.datac(vsync_cnt[1]),
	.datad(vsync_cnt[2]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'h0015;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneii_lcell_comb \always3~6 (
// Equation(s):
// \always3~6_combout  = (vsync_cnt[5] & (vsync_cnt[6] & vsync_cnt[4]))

	.dataa(vcc),
	.datab(vsync_cnt[5]),
	.datac(vsync_cnt[6]),
	.datad(vsync_cnt[4]),
	.cin(gnd),
	.combout(\always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \always3~6 .lut_mask = 16'hC000;
defparam \always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneii_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ((\always3~2_combout  & ((\LessThan5~0_combout ) # (!\always3~6_combout )))) # (!vsync_cnt[9])

	.dataa(\always3~6_combout ),
	.datab(vsync_cnt[9]),
	.datac(\LessThan5~0_combout ),
	.datad(\always3~2_combout ),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'hF733;
defparam \LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (vsync_cnt[2] & (vsync_cnt[4] & vsync_cnt[3]))

	.dataa(vsync_cnt[2]),
	.datab(vsync_cnt[4]),
	.datac(vsync_cnt[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h8080;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CACHE_RD_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CACHE_RD_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CACHE_RD_EN));
// synopsys translate_off
defparam \CACHE_RD_EN~I .input_async_reset = "none";
defparam \CACHE_RD_EN~I .input_power_up = "low";
defparam \CACHE_RD_EN~I .input_register_mode = "none";
defparam \CACHE_RD_EN~I .input_sync_reset = "none";
defparam \CACHE_RD_EN~I .oe_async_reset = "none";
defparam \CACHE_RD_EN~I .oe_power_up = "low";
defparam \CACHE_RD_EN~I .oe_register_mode = "none";
defparam \CACHE_RD_EN~I .oe_sync_reset = "none";
defparam \CACHE_RD_EN~I .operation_mode = "input";
defparam \CACHE_RD_EN~I .output_async_reset = "none";
defparam \CACHE_RD_EN~I .output_power_up = "low";
defparam \CACHE_RD_EN~I .output_register_mode = "none";
defparam \CACHE_RD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[0]));
// synopsys translate_off
defparam \DATA_IN[0]~I .input_async_reset = "none";
defparam \DATA_IN[0]~I .input_power_up = "low";
defparam \DATA_IN[0]~I .input_register_mode = "none";
defparam \DATA_IN[0]~I .input_sync_reset = "none";
defparam \DATA_IN[0]~I .oe_async_reset = "none";
defparam \DATA_IN[0]~I .oe_power_up = "low";
defparam \DATA_IN[0]~I .oe_register_mode = "none";
defparam \DATA_IN[0]~I .oe_sync_reset = "none";
defparam \DATA_IN[0]~I .operation_mode = "input";
defparam \DATA_IN[0]~I .output_async_reset = "none";
defparam \DATA_IN[0]~I .output_power_up = "low";
defparam \DATA_IN[0]~I .output_register_mode = "none";
defparam \DATA_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[1]));
// synopsys translate_off
defparam \DATA_IN[1]~I .input_async_reset = "none";
defparam \DATA_IN[1]~I .input_power_up = "low";
defparam \DATA_IN[1]~I .input_register_mode = "none";
defparam \DATA_IN[1]~I .input_sync_reset = "none";
defparam \DATA_IN[1]~I .oe_async_reset = "none";
defparam \DATA_IN[1]~I .oe_power_up = "low";
defparam \DATA_IN[1]~I .oe_register_mode = "none";
defparam \DATA_IN[1]~I .oe_sync_reset = "none";
defparam \DATA_IN[1]~I .operation_mode = "input";
defparam \DATA_IN[1]~I .output_async_reset = "none";
defparam \DATA_IN[1]~I .output_power_up = "low";
defparam \DATA_IN[1]~I .output_register_mode = "none";
defparam \DATA_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[3]));
// synopsys translate_off
defparam \DATA_IN[3]~I .input_async_reset = "none";
defparam \DATA_IN[3]~I .input_power_up = "low";
defparam \DATA_IN[3]~I .input_register_mode = "none";
defparam \DATA_IN[3]~I .input_sync_reset = "none";
defparam \DATA_IN[3]~I .oe_async_reset = "none";
defparam \DATA_IN[3]~I .oe_power_up = "low";
defparam \DATA_IN[3]~I .oe_register_mode = "none";
defparam \DATA_IN[3]~I .oe_sync_reset = "none";
defparam \DATA_IN[3]~I .operation_mode = "input";
defparam \DATA_IN[3]~I .output_async_reset = "none";
defparam \DATA_IN[3]~I .output_power_up = "low";
defparam \DATA_IN[3]~I .output_register_mode = "none";
defparam \DATA_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[8]));
// synopsys translate_off
defparam \DATA_IN[8]~I .input_async_reset = "none";
defparam \DATA_IN[8]~I .input_power_up = "low";
defparam \DATA_IN[8]~I .input_register_mode = "none";
defparam \DATA_IN[8]~I .input_sync_reset = "none";
defparam \DATA_IN[8]~I .oe_async_reset = "none";
defparam \DATA_IN[8]~I .oe_power_up = "low";
defparam \DATA_IN[8]~I .oe_register_mode = "none";
defparam \DATA_IN[8]~I .oe_sync_reset = "none";
defparam \DATA_IN[8]~I .operation_mode = "input";
defparam \DATA_IN[8]~I .output_async_reset = "none";
defparam \DATA_IN[8]~I .output_power_up = "low";
defparam \DATA_IN[8]~I .output_register_mode = "none";
defparam \DATA_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[9]));
// synopsys translate_off
defparam \DATA_IN[9]~I .input_async_reset = "none";
defparam \DATA_IN[9]~I .input_power_up = "low";
defparam \DATA_IN[9]~I .input_register_mode = "none";
defparam \DATA_IN[9]~I .input_sync_reset = "none";
defparam \DATA_IN[9]~I .oe_async_reset = "none";
defparam \DATA_IN[9]~I .oe_power_up = "low";
defparam \DATA_IN[9]~I .oe_register_mode = "none";
defparam \DATA_IN[9]~I .oe_sync_reset = "none";
defparam \DATA_IN[9]~I .operation_mode = "input";
defparam \DATA_IN[9]~I .output_async_reset = "none";
defparam \DATA_IN[9]~I .output_power_up = "low";
defparam \DATA_IN[9]~I .output_register_mode = "none";
defparam \DATA_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[10]));
// synopsys translate_off
defparam \DATA_IN[10]~I .input_async_reset = "none";
defparam \DATA_IN[10]~I .input_power_up = "low";
defparam \DATA_IN[10]~I .input_register_mode = "none";
defparam \DATA_IN[10]~I .input_sync_reset = "none";
defparam \DATA_IN[10]~I .oe_async_reset = "none";
defparam \DATA_IN[10]~I .oe_power_up = "low";
defparam \DATA_IN[10]~I .oe_register_mode = "none";
defparam \DATA_IN[10]~I .oe_sync_reset = "none";
defparam \DATA_IN[10]~I .operation_mode = "input";
defparam \DATA_IN[10]~I .output_async_reset = "none";
defparam \DATA_IN[10]~I .output_power_up = "low";
defparam \DATA_IN[10]~I .output_register_mode = "none";
defparam \DATA_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[11]));
// synopsys translate_off
defparam \DATA_IN[11]~I .input_async_reset = "none";
defparam \DATA_IN[11]~I .input_power_up = "low";
defparam \DATA_IN[11]~I .input_register_mode = "none";
defparam \DATA_IN[11]~I .input_sync_reset = "none";
defparam \DATA_IN[11]~I .oe_async_reset = "none";
defparam \DATA_IN[11]~I .oe_power_up = "low";
defparam \DATA_IN[11]~I .oe_register_mode = "none";
defparam \DATA_IN[11]~I .oe_sync_reset = "none";
defparam \DATA_IN[11]~I .operation_mode = "input";
defparam \DATA_IN[11]~I .output_async_reset = "none";
defparam \DATA_IN[11]~I .output_power_up = "low";
defparam \DATA_IN[11]~I .output_register_mode = "none";
defparam \DATA_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[12]));
// synopsys translate_off
defparam \DATA_IN[12]~I .input_async_reset = "none";
defparam \DATA_IN[12]~I .input_power_up = "low";
defparam \DATA_IN[12]~I .input_register_mode = "none";
defparam \DATA_IN[12]~I .input_sync_reset = "none";
defparam \DATA_IN[12]~I .oe_async_reset = "none";
defparam \DATA_IN[12]~I .oe_power_up = "low";
defparam \DATA_IN[12]~I .oe_register_mode = "none";
defparam \DATA_IN[12]~I .oe_sync_reset = "none";
defparam \DATA_IN[12]~I .operation_mode = "input";
defparam \DATA_IN[12]~I .output_async_reset = "none";
defparam \DATA_IN[12]~I .output_power_up = "low";
defparam \DATA_IN[12]~I .output_register_mode = "none";
defparam \DATA_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[13]));
// synopsys translate_off
defparam \DATA_IN[13]~I .input_async_reset = "none";
defparam \DATA_IN[13]~I .input_power_up = "low";
defparam \DATA_IN[13]~I .input_register_mode = "none";
defparam \DATA_IN[13]~I .input_sync_reset = "none";
defparam \DATA_IN[13]~I .oe_async_reset = "none";
defparam \DATA_IN[13]~I .oe_power_up = "low";
defparam \DATA_IN[13]~I .oe_register_mode = "none";
defparam \DATA_IN[13]~I .oe_sync_reset = "none";
defparam \DATA_IN[13]~I .operation_mode = "input";
defparam \DATA_IN[13]~I .output_async_reset = "none";
defparam \DATA_IN[13]~I .output_power_up = "low";
defparam \DATA_IN[13]~I .output_register_mode = "none";
defparam \DATA_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[14]));
// synopsys translate_off
defparam \DATA_IN[14]~I .input_async_reset = "none";
defparam \DATA_IN[14]~I .input_power_up = "low";
defparam \DATA_IN[14]~I .input_register_mode = "none";
defparam \DATA_IN[14]~I .input_sync_reset = "none";
defparam \DATA_IN[14]~I .oe_async_reset = "none";
defparam \DATA_IN[14]~I .oe_power_up = "low";
defparam \DATA_IN[14]~I .oe_register_mode = "none";
defparam \DATA_IN[14]~I .oe_sync_reset = "none";
defparam \DATA_IN[14]~I .operation_mode = "input";
defparam \DATA_IN[14]~I .output_async_reset = "none";
defparam \DATA_IN[14]~I .output_power_up = "low";
defparam \DATA_IN[14]~I .output_register_mode = "none";
defparam \DATA_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[15]));
// synopsys translate_off
defparam \DATA_IN[15]~I .input_async_reset = "none";
defparam \DATA_IN[15]~I .input_power_up = "low";
defparam \DATA_IN[15]~I .input_register_mode = "none";
defparam \DATA_IN[15]~I .input_sync_reset = "none";
defparam \DATA_IN[15]~I .oe_async_reset = "none";
defparam \DATA_IN[15]~I .oe_power_up = "low";
defparam \DATA_IN[15]~I .oe_register_mode = "none";
defparam \DATA_IN[15]~I .oe_sync_reset = "none";
defparam \DATA_IN[15]~I .operation_mode = "input";
defparam \DATA_IN[15]~I .output_async_reset = "none";
defparam \DATA_IN[15]~I .output_power_up = "low";
defparam \DATA_IN[15]~I .output_register_mode = "none";
defparam \DATA_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_40M~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_40M~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_40M));
// synopsys translate_off
defparam \CLK_40M~I .input_async_reset = "none";
defparam \CLK_40M~I .input_power_up = "low";
defparam \CLK_40M~I .input_register_mode = "none";
defparam \CLK_40M~I .input_sync_reset = "none";
defparam \CLK_40M~I .oe_async_reset = "none";
defparam \CLK_40M~I .oe_power_up = "low";
defparam \CLK_40M~I .oe_register_mode = "none";
defparam \CLK_40M~I .oe_sync_reset = "none";
defparam \CLK_40M~I .operation_mode = "input";
defparam \CLK_40M~I .output_async_reset = "none";
defparam \CLK_40M~I .output_power_up = "low";
defparam \CLK_40M~I .output_register_mode = "none";
defparam \CLK_40M~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK_40M~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK_40M~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_40M~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_40M~clkctrl .clock_type = "global clock";
defparam \CLK_40M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = vsync_cnt[0] $ (VCC)
// \Add1~1  = CARRY(vsync_cnt[0])

	.dataa(vcc),
	.datab(vsync_cnt[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = hsync_cnt[0] $ (VCC)
// \Add0~1  = CARRY(hsync_cnt[0])

	.dataa(vcc),
	.datab(hsync_cnt[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneii_lcell_comb \hsync_cnt_n[0]~2 (
// Equation(s):
// \hsync_cnt_n[0]~2_combout  = (\Add0~0_combout  & (((!\Equal0~4_combout ) # (!\Equal0~3_combout )) # (!\Equal0~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\hsync_cnt_n[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hsync_cnt_n[0]~2 .lut_mask = 16'h70F0;
defparam \hsync_cnt_n[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X29_Y11_N11
cycloneii_lcell_ff \hsync_cnt[0] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\hsync_cnt_n[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[0]));

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (hsync_cnt[1] & (!\Add0~1 )) # (!hsync_cnt[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!hsync_cnt[1]))

	.dataa(vcc),
	.datab(hsync_cnt[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N3
cycloneii_lcell_ff \hsync_cnt[1] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[1]));

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (hsync_cnt[2] & (\Add0~3  $ (GND))) # (!hsync_cnt[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((hsync_cnt[2] & !\Add0~3 ))

	.dataa(vcc),
	.datab(hsync_cnt[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N5
cycloneii_lcell_ff \hsync_cnt[2] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[2]));

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (hsync_cnt[3] & (!\Add0~5 )) # (!hsync_cnt[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!hsync_cnt[3]))

	.dataa(hsync_cnt[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (hsync_cnt[4] & (\Add0~7  $ (GND))) # (!hsync_cnt[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((hsync_cnt[4] & !\Add0~7 ))

	.dataa(vcc),
	.datab(hsync_cnt[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N9
cycloneii_lcell_ff \hsync_cnt[4] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[4]));

// Location: LCCOMB_X28_Y11_N10
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (hsync_cnt[5] & (!\Add0~9 )) # (!hsync_cnt[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!hsync_cnt[5]))

	.dataa(vcc),
	.datab(hsync_cnt[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N7
cycloneii_lcell_ff \hsync_cnt[3] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[3]));

// Location: LCCOMB_X29_Y11_N24
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!hsync_cnt[0] & (!hsync_cnt[2] & (!hsync_cnt[3] & !hsync_cnt[1])))

	.dataa(hsync_cnt[0]),
	.datab(hsync_cnt[2]),
	.datac(hsync_cnt[3]),
	.datad(hsync_cnt[1]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneii_lcell_comb \hsync_cnt_n[5]~1 (
// Equation(s):
// \hsync_cnt_n[5]~1_combout  = (\Add0~10_combout  & (((!\Equal0~3_combout ) # (!\Equal0~2_combout )) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Add0~10_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\hsync_cnt_n[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hsync_cnt_n[5]~1 .lut_mask = 16'h4CCC;
defparam \hsync_cnt_n[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N19
cycloneii_lcell_ff \hsync_cnt[5] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\hsync_cnt_n[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[5]));

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (hsync_cnt[6] & (\Add0~11  $ (GND))) # (!hsync_cnt[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((hsync_cnt[6] & !\Add0~11 ))

	.dataa(hsync_cnt[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (hsync_cnt[7] & (!\Add0~13 )) # (!hsync_cnt[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!hsync_cnt[7]))

	.dataa(vcc),
	.datab(hsync_cnt[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N15
cycloneii_lcell_ff \hsync_cnt[7] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[7]));

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (hsync_cnt[8] & (\Add0~15  $ (GND))) # (!hsync_cnt[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((hsync_cnt[8] & !\Add0~15 ))

	.dataa(vcc),
	.datab(hsync_cnt[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y11_N5
cycloneii_lcell_ff \hsync_cnt[8] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add0~16_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[8]));

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (hsync_cnt[9] & (!\Add0~17 )) # (!hsync_cnt[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!hsync_cnt[9]))

	.dataa(vcc),
	.datab(hsync_cnt[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N19
cycloneii_lcell_ff \hsync_cnt[9] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[9]));

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (hsync_cnt[10] & (\Add0~19  $ (GND))) # (!hsync_cnt[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((hsync_cnt[10] & !\Add0~19 ))

	.dataa(hsync_cnt[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (hsync_cnt[11] & (!\Add0~21 )) # (!hsync_cnt[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!hsync_cnt[11]))

	.dataa(vcc),
	.datab(hsync_cnt[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y11_N23
cycloneii_lcell_ff \hsync_cnt[11] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[11]));

// Location: LCCOMB_X29_Y11_N14
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!hsync_cnt[7] & (!hsync_cnt[9] & !hsync_cnt[8]))

	.dataa(hsync_cnt[7]),
	.datab(hsync_cnt[9]),
	.datac(vcc),
	.datad(hsync_cnt[8]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0011;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (hsync_cnt[12] & (\Add0~23  $ (GND))) # (!hsync_cnt[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((hsync_cnt[12] & !\Add0~23 ))

	.dataa(vcc),
	.datab(hsync_cnt[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y11_N31
cycloneii_lcell_ff \hsync_cnt[12] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add0~24_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[12]));

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (hsync_cnt[13] & (!\Add0~25 )) # (!hsync_cnt[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!hsync_cnt[13]))

	.dataa(vcc),
	.datab(hsync_cnt[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y11_N1
cycloneii_lcell_ff \hsync_cnt[13] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add0~26_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[13]));

// Location: LCFF_X28_Y11_N29
cycloneii_lcell_ff \hsync_cnt[14] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[14]));

// Location: LCCOMB_X29_Y11_N30
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!hsync_cnt[15] & (!hsync_cnt[14] & (!hsync_cnt[12] & !hsync_cnt[13])))

	.dataa(hsync_cnt[15]),
	.datab(hsync_cnt[14]),
	.datac(hsync_cnt[12]),
	.datad(hsync_cnt[13]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!hsync_cnt[11] & (\Equal0~1_combout  & \Equal0~0_combout ))

	.dataa(vcc),
	.datab(hsync_cnt[11]),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h3000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneii_lcell_comb \hsync_cnt_n[10]~0 (
// Equation(s):
// \hsync_cnt_n[10]~0_combout  = (\Add0~20_combout  & (((!\Equal0~4_combout ) # (!\Equal0~3_combout )) # (!\Equal0~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Add0~20_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\hsync_cnt_n[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hsync_cnt_n[10]~0 .lut_mask = 16'h70F0;
defparam \hsync_cnt_n[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N27
cycloneii_lcell_ff \hsync_cnt[10] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\hsync_cnt_n[10]~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[10]));

// Location: LCCOMB_X29_Y11_N16
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!hsync_cnt[6] & (hsync_cnt[10] & (!hsync_cnt[4] & hsync_cnt[5])))

	.dataa(hsync_cnt[6]),
	.datab(hsync_cnt[10]),
	.datac(hsync_cnt[4]),
	.datad(hsync_cnt[5]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0400;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\Equal0~4_combout  & (\Equal0~2_combout  & \Equal0~3_combout ))

	.dataa(vcc),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'hC000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneii_lcell_comb \vsync_cnt[0]~15 (
// Equation(s):
// \vsync_cnt[0]~15_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~0_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[0]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~0_combout ),
	.datac(vsync_cnt[0]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[0]~15 .lut_mask = 16'h44F0;
defparam \vsync_cnt[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N19
cycloneii_lcell_ff \vsync_cnt[0] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[0]~15_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[0]));

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (vsync_cnt[1] & (!\Add1~1 )) # (!vsync_cnt[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!vsync_cnt[1]))

	.dataa(vcc),
	.datab(vsync_cnt[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneii_lcell_comb \vsync_cnt[1]~14 (
// Equation(s):
// \vsync_cnt[1]~14_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~2_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[1]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~2_combout ),
	.datac(vsync_cnt[1]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[1]~14 .lut_mask = 16'h44F0;
defparam \vsync_cnt[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N21
cycloneii_lcell_ff \vsync_cnt[1] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[1]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[1]));

// Location: LCCOMB_X28_Y12_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (vsync_cnt[2] & (\Add1~3  $ (GND))) # (!vsync_cnt[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((vsync_cnt[2] & !\Add1~3 ))

	.dataa(vcc),
	.datab(vsync_cnt[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneii_lcell_comb \vsync_cnt[2]~0 (
// Equation(s):
// \vsync_cnt[2]~0_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~4_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[2]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~4_combout ),
	.datac(vsync_cnt[2]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[2]~0 .lut_mask = 16'h44F0;
defparam \vsync_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N9
cycloneii_lcell_ff \vsync_cnt[2] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[2]));

// Location: LCCOMB_X28_Y12_N6
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (vsync_cnt[3] & (!\Add1~5 )) # (!vsync_cnt[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!vsync_cnt[3]))

	.dataa(vcc),
	.datab(vsync_cnt[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \vsync_cnt[3]~2 (
// Equation(s):
// \vsync_cnt[3]~2_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~6_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[3]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~6_combout ),
	.datac(vsync_cnt[3]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[3]~2 .lut_mask = 16'h44F0;
defparam \vsync_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N25
cycloneii_lcell_ff \vsync_cnt[3] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[3]));

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (vsync_cnt[4] & (\Add1~7  $ (GND))) # (!vsync_cnt[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((vsync_cnt[4] & !\Add1~7 ))

	.dataa(vsync_cnt[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneii_lcell_comb \vsync_cnt[4]~1 (
// Equation(s):
// \vsync_cnt[4]~1_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~8_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[4]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~8_combout ),
	.datac(vsync_cnt[4]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[4]~1 .lut_mask = 16'h44F0;
defparam \vsync_cnt[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N23
cycloneii_lcell_ff \vsync_cnt[4] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[4]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[4]));

// Location: LCCOMB_X30_Y12_N14
cycloneii_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = (!vsync_cnt[3] & !vsync_cnt[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vsync_cnt[3]),
	.datad(vsync_cnt[4]),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = 16'h000F;
defparam \LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (vsync_cnt[5] & (!\Add1~9 )) # (!vsync_cnt[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!vsync_cnt[5]))

	.dataa(vcc),
	.datab(vsync_cnt[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneii_lcell_comb \vsync_cnt[5]~11 (
// Equation(s):
// \vsync_cnt[5]~11_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~10_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[5]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~10_combout ),
	.datac(vsync_cnt[5]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[5]~11 .lut_mask = 16'h44F0;
defparam \vsync_cnt[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N5
cycloneii_lcell_ff \vsync_cnt[5] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[5]~11_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[5]));

// Location: LCCOMB_X30_Y12_N8
cycloneii_lcell_comb \always3~3 (
// Equation(s):
// \always3~3_combout  = (vsync_cnt[6] & (vsync_cnt[4] & (vsync_cnt[5] & vsync_cnt[9])))

	.dataa(vsync_cnt[6]),
	.datab(vsync_cnt[4]),
	.datac(vsync_cnt[5]),
	.datad(vsync_cnt[9]),
	.cin(gnd),
	.combout(\always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \always3~3 .lut_mask = 16'h8000;
defparam \always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (vsync_cnt[8] & (\Add1~15  $ (GND))) # (!vsync_cnt[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((vsync_cnt[8] & !\Add1~15 ))

	.dataa(vsync_cnt[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hA50A;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \vsync_cnt[8]~9 (
// Equation(s):
// \vsync_cnt[8]~9_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~16_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[8]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~16_combout ),
	.datac(vsync_cnt[8]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[8]~9 .lut_mask = 16'h44F0;
defparam \vsync_cnt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N29
cycloneii_lcell_ff \vsync_cnt[8] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[8]~9_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[8]));

// Location: LCCOMB_X28_Y12_N14
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (vsync_cnt[7] & (!\Add1~13 )) # (!vsync_cnt[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!vsync_cnt[7]))

	.dataa(vsync_cnt[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneii_lcell_comb \vsync_cnt[7]~10 (
// Equation(s):
// \vsync_cnt[7]~10_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~14_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[7]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~14_combout ),
	.datac(vsync_cnt[7]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[7]~10 .lut_mask = 16'h44F0;
defparam \vsync_cnt[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N27
cycloneii_lcell_ff \vsync_cnt[7] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[7]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[7]));

// Location: LCCOMB_X30_Y12_N6
cycloneii_lcell_comb \always3~2 (
// Equation(s):
// \always3~2_combout  = (!vsync_cnt[8] & !vsync_cnt[7])

	.dataa(vcc),
	.datab(vsync_cnt[8]),
	.datac(vcc),
	.datad(vsync_cnt[7]),
	.cin(gnd),
	.combout(\always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \always3~2 .lut_mask = 16'h0033;
defparam \always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneii_lcell_comb \always3~4 (
// Equation(s):
// \always3~4_combout  = (vsync_cnt[2] & (\always3~3_combout  & (!vsync_cnt[3] & \always3~2_combout )))

	.dataa(vsync_cnt[2]),
	.datab(\always3~3_combout ),
	.datac(vsync_cnt[3]),
	.datad(\always3~2_combout ),
	.cin(gnd),
	.combout(\always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \always3~4 .lut_mask = 16'h0800;
defparam \always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneii_lcell_comb \always3~5 (
// Equation(s):
// \always3~5_combout  = (!vsync_cnt[1] & (!vsync_cnt[0] & (\always3~1_combout  & \always3~4_combout )))

	.dataa(vsync_cnt[1]),
	.datab(vsync_cnt[0]),
	.datac(\always3~1_combout ),
	.datad(\always3~4_combout ),
	.cin(gnd),
	.combout(\always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \always3~5 .lut_mask = 16'h1000;
defparam \always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneii_lcell_comb \vsync_cnt[6]~13 (
// Equation(s):
// \vsync_cnt[6]~13_combout  = (\Equal0~5_combout  & (\Add1~12_combout  & (!\always3~5_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[6]))))

	.dataa(\Add1~12_combout ),
	.datab(\always3~5_combout ),
	.datac(vsync_cnt[6]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[6]~13 .lut_mask = 16'h22F0;
defparam \vsync_cnt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N31
cycloneii_lcell_ff \vsync_cnt[6] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[6]~13_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[6]));

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (vsync_cnt[9] & (!\Add1~17 )) # (!vsync_cnt[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!vsync_cnt[9]))

	.dataa(vcc),
	.datab(vsync_cnt[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneii_lcell_comb \vsync_cnt[9]~12 (
// Equation(s):
// \vsync_cnt[9]~12_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~18_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[9]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~18_combout ),
	.datac(vsync_cnt[9]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[9]~12 .lut_mask = 16'h44F0;
defparam \vsync_cnt[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N13
cycloneii_lcell_ff \vsync_cnt[9] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[9]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[9]));

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (vsync_cnt[10] & (\Add1~19  $ (GND))) # (!vsync_cnt[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((vsync_cnt[10] & !\Add1~19 ))

	.dataa(vsync_cnt[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneii_lcell_comb \vsync_cnt[10]~8 (
// Equation(s):
// \vsync_cnt[10]~8_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~20_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[10]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~20_combout ),
	.datac(vsync_cnt[10]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[10]~8 .lut_mask = 16'h44F0;
defparam \vsync_cnt[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N3
cycloneii_lcell_ff \vsync_cnt[10] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[10]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[10]));

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (vsync_cnt[11] & (!\Add1~21 )) # (!vsync_cnt[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!vsync_cnt[11]))

	.dataa(vsync_cnt[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneii_lcell_comb \vsync_cnt[11]~7 (
// Equation(s):
// \vsync_cnt[11]~7_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~22_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[11]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~22_combout ),
	.datac(vsync_cnt[11]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[11]~7 .lut_mask = 16'h44F0;
defparam \vsync_cnt[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N17
cycloneii_lcell_ff \vsync_cnt[11] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[11]~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[11]));

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (vsync_cnt[12] & (\Add1~23  $ (GND))) # (!vsync_cnt[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((vsync_cnt[12] & !\Add1~23 ))

	.dataa(vcc),
	.datab(vsync_cnt[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneii_lcell_comb \vsync_cnt[12]~6 (
// Equation(s):
// \vsync_cnt[12]~6_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~24_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[12]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~24_combout ),
	.datac(vsync_cnt[12]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[12]~6 .lut_mask = 16'h44F0;
defparam \vsync_cnt[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N25
cycloneii_lcell_ff \vsync_cnt[12] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[12]~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[12]));

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (vsync_cnt[13] & (!\Add1~25 )) # (!vsync_cnt[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!vsync_cnt[13]))

	.dataa(vcc),
	.datab(vsync_cnt[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneii_lcell_comb \vsync_cnt[13]~5 (
// Equation(s):
// \vsync_cnt[13]~5_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~26_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[13]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~26_combout ),
	.datac(vsync_cnt[13]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[13]~5 .lut_mask = 16'h44F0;
defparam \vsync_cnt[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N15
cycloneii_lcell_ff \vsync_cnt[13] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[13]~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[13]));

// Location: LCCOMB_X29_Y12_N0
cycloneii_lcell_comb \vsync_cnt[14]~4 (
// Equation(s):
// \vsync_cnt[14]~4_combout  = (\Equal0~5_combout  & (!\always3~5_combout  & (\Add1~28_combout ))) # (!\Equal0~5_combout  & (((vsync_cnt[14]))))

	.dataa(\always3~5_combout ),
	.datab(\Add1~28_combout ),
	.datac(vsync_cnt[14]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\vsync_cnt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vsync_cnt[14]~4 .lut_mask = 16'h44F0;
defparam \vsync_cnt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N1
cycloneii_lcell_ff \vsync_cnt[14] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\vsync_cnt[14]~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(vsync_cnt[14]));

// Location: LCCOMB_X29_Y12_N22
cycloneii_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (!vsync_cnt[15] & (!vsync_cnt[13] & (!vsync_cnt[12] & !vsync_cnt[14])))

	.dataa(vsync_cnt[15]),
	.datab(vsync_cnt[13]),
	.datac(vsync_cnt[12]),
	.datad(vsync_cnt[14]),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0001;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneii_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = (!vsync_cnt[10] & (!vsync_cnt[11] & \always3~0_combout ))

	.dataa(vcc),
	.datab(vsync_cnt[10]),
	.datac(vsync_cnt[11]),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \always3~1 .lut_mask = 16'h0300;
defparam \always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneii_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (!vsync_cnt[6] & (!vsync_cnt[9] & (!vsync_cnt[5] & \always3~2_combout )))

	.dataa(vsync_cnt[6]),
	.datab(vsync_cnt[9]),
	.datac(vsync_cnt[5]),
	.datad(\always3~2_combout ),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'h0100;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (vsync_cnt[2]) # (((!\LessThan4~0_combout ) # (!\always3~1_combout )) # (!\LessThan7~0_combout ))

	.dataa(vsync_cnt[2]),
	.datab(\LessThan7~0_combout ),
	.datac(\always3~1_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hBFFF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N13
cycloneii_lcell_ff \VSYNC~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\LessThan1~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VSYNC~reg0_regout ));

// Location: LCCOMB_X29_Y11_N8
cycloneii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (hsync_cnt[10]) # ((hsync_cnt[11]) # ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(hsync_cnt[10]),
	.datab(hsync_cnt[11]),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hEFFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N9
cycloneii_lcell_ff \HSYNC~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\HSYNC~reg0_regout ));

// Location: LCCOMB_X29_Y11_N0
cycloneii_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = (!hsync_cnt[11] & (!vsync_cnt[11] & !vsync_cnt[10]))

	.dataa(hsync_cnt[11]),
	.datab(vsync_cnt[11]),
	.datac(vcc),
	.datad(vsync_cnt[10]),
	.cin(gnd),
	.combout(\always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \always9~0 .lut_mask = 16'h0011;
defparam \always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneii_lcell_comb \always9~1 (
// Equation(s):
// \always9~1_combout  = (!hsync_cnt[10] & (\always3~0_combout  & (\always9~0_combout  & \Equal0~0_combout )))

	.dataa(hsync_cnt[10]),
	.datab(\always3~0_combout ),
	.datac(\always9~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\always9~1_combout ),
	.cout());
// synopsys translate_off
defparam \always9~1 .lut_mask = 16'h4000;
defparam \always9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneii_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (hsync_cnt[3] & ((hsync_cnt[1]) # ((hsync_cnt[2]) # (hsync_cnt[0]))))

	.dataa(hsync_cnt[1]),
	.datab(hsync_cnt[2]),
	.datac(hsync_cnt[3]),
	.datad(hsync_cnt[0]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'hF0E0;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneii_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (hsync_cnt[7] & ((hsync_cnt[5]) # ((hsync_cnt[4] & \LessThan2~0_combout ))))

	.dataa(hsync_cnt[7]),
	.datab(hsync_cnt[5]),
	.datac(hsync_cnt[4]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hA888;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneii_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (hsync_cnt[9]) # ((hsync_cnt[8]) # ((hsync_cnt[6] & \LessThan2~1_combout )))

	.dataa(hsync_cnt[6]),
	.datab(hsync_cnt[9]),
	.datac(hsync_cnt[8]),
	.datad(\LessThan2~1_combout ),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hFEFC;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N13
cycloneii_lcell_ff \hsync_cnt[6] (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(hsync_cnt[6]));

// Location: LCCOMB_X31_Y11_N4
cycloneii_lcell_comb \LessThan8~0 (
// Equation(s):
// \LessThan8~0_combout  = (hsync_cnt[7] & (hsync_cnt[5] & (hsync_cnt[6] & hsync_cnt[8])))

	.dataa(hsync_cnt[7]),
	.datab(hsync_cnt[5]),
	.datac(hsync_cnt[6]),
	.datad(hsync_cnt[8]),
	.cin(gnd),
	.combout(\LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~0 .lut_mask = 16'h8000;
defparam \LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneii_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (((!\LessThan8~0_combout ) # (!hsync_cnt[9])) # (!hsync_cnt[3])) # (!hsync_cnt[4])

	.dataa(hsync_cnt[4]),
	.datab(hsync_cnt[3]),
	.datac(hsync_cnt[9]),
	.datad(\LessThan8~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h7FFF;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneii_lcell_comb \always9~2 (
// Equation(s):
// \always9~2_combout  = (\LessThan3~0_combout  & ((\LessThan4~1_combout ) # (!\LessThan4~0_combout )))

	.dataa(\LessThan4~1_combout ),
	.datab(vcc),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\always9~2_combout ),
	.cout());
// synopsys translate_off
defparam \always9~2 .lut_mask = 16'hA0F0;
defparam \always9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneii_lcell_comb \always9~3 (
// Equation(s):
// \always9~3_combout  = (\LessThan5~1_combout  & (\always9~1_combout  & (\LessThan2~2_combout  & \always9~2_combout )))

	.dataa(\LessThan5~1_combout ),
	.datab(\always9~1_combout ),
	.datac(\LessThan2~2_combout ),
	.datad(\always9~2_combout ),
	.cin(gnd),
	.combout(\always9~3_combout ),
	.cout());
// synopsys translate_off
defparam \always9~3 .lut_mask = 16'h8000;
defparam \always9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N21
cycloneii_lcell_ff vga_data_en(
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\always9~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data_en~regout ));

// Location: LCCOMB_X31_Y11_N20
cycloneii_lcell_comb \DATA_OUT~0 (
// Equation(s):
// \DATA_OUT~0_combout  = (\always9~1_combout  & (\DATA_IN~combout [0])) # (!\always9~1_combout  & ((\vga_data_en~regout )))

	.dataa(\DATA_IN~combout [0]),
	.datab(\vga_data_en~regout ),
	.datac(vcc),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~0 .lut_mask = 16'hAACC;
defparam \DATA_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneii_lcell_comb \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = (!hsync_cnt[8] & (((!hsync_cnt[6]) # (!hsync_cnt[7])) # (!hsync_cnt[5])))

	.dataa(hsync_cnt[8]),
	.datab(hsync_cnt[5]),
	.datac(hsync_cnt[7]),
	.datad(hsync_cnt[6]),
	.cin(gnd),
	.combout(\LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~0 .lut_mask = 16'h1555;
defparam \LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (vsync_cnt[5] & (vsync_cnt[7] & ((vsync_cnt[3]) # (vsync_cnt[4]))))

	.dataa(vsync_cnt[3]),
	.datab(vsync_cnt[4]),
	.datac(vsync_cnt[5]),
	.datad(vsync_cnt[7]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'hE000;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneii_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (vsync_cnt[8]) # ((\LessThan6~0_combout ) # ((vsync_cnt[6] & vsync_cnt[7])))

	.dataa(vsync_cnt[8]),
	.datab(vsync_cnt[6]),
	.datac(vsync_cnt[7]),
	.datad(\LessThan6~0_combout ),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'hFFEA;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneii_lcell_comb \LessThan8~1 (
// Equation(s):
// \LessThan8~1_combout  = (hsync_cnt[9]) # ((hsync_cnt[4] & (\LessThan8~0_combout  & !\Equal0~2_combout )))

	.dataa(hsync_cnt[9]),
	.datab(hsync_cnt[4]),
	.datac(\LessThan8~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~1 .lut_mask = 16'hAAEA;
defparam \LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneii_lcell_comb \always11~2 (
// Equation(s):
// \always11~2_combout  = (\LessThan6~1_combout  & (\LessThan8~1_combout  & ((\LessThan9~0_combout ) # (!hsync_cnt[9]))))

	.dataa(hsync_cnt[9]),
	.datab(\LessThan9~0_combout ),
	.datac(\LessThan6~1_combout ),
	.datad(\LessThan8~1_combout ),
	.cin(gnd),
	.combout(\always11~2_combout ),
	.cout());
// synopsys translate_off
defparam \always11~2 .lut_mask = 16'hD000;
defparam \always11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneii_lcell_comb \DATA_OUT~1 (
// Equation(s):
// \DATA_OUT~1_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~0_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\always11~1_combout ),
	.datab(\vga_data_en~regout ),
	.datac(\DATA_OUT~0_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~1 .lut_mask = 16'hE4CC;
defparam \DATA_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N1
cycloneii_lcell_ff \DATA_OUT[0]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[0]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N14
cycloneii_lcell_comb \DATA_OUT~2 (
// Equation(s):
// \DATA_OUT~2_combout  = (\always9~1_combout  & (\DATA_IN~combout [1])) # (!\always9~1_combout  & ((\vga_data_en~regout )))

	.dataa(\DATA_IN~combout [1]),
	.datab(\vga_data_en~regout ),
	.datac(vcc),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~2 .lut_mask = 16'hAACC;
defparam \DATA_OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneii_lcell_comb \DATA_OUT~3 (
// Equation(s):
// \DATA_OUT~3_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~2_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\always11~1_combout ),
	.datab(\vga_data_en~regout ),
	.datac(\DATA_OUT~2_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~3 .lut_mask = 16'hE4CC;
defparam \DATA_OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N3
cycloneii_lcell_ff \DATA_OUT[1]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[1]~reg0_regout ));

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = (((!vsync_cnt[7]) # (!vsync_cnt[6])) # (!vsync_cnt[8])) # (!vsync_cnt[5])

	.dataa(vsync_cnt[5]),
	.datab(vsync_cnt[8]),
	.datac(vsync_cnt[6]),
	.datad(vsync_cnt[7]),
	.cin(gnd),
	.combout(\LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'h7FFF;
defparam \LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneii_lcell_comb \always11~0 (
// Equation(s):
// \always11~0_combout  = (\LessThan7~0_combout  & (((!vsync_cnt[0]) # (!vsync_cnt[2])) # (!vsync_cnt[1])))

	.dataa(vsync_cnt[1]),
	.datab(vsync_cnt[2]),
	.datac(vsync_cnt[0]),
	.datad(\LessThan7~0_combout ),
	.cin(gnd),
	.combout(\always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \always11~0 .lut_mask = 16'h7F00;
defparam \always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneii_lcell_comb \always11~1 (
// Equation(s):
// \always11~1_combout  = (\CACHE_RD_EN~combout  & (!vsync_cnt[9] & ((\LessThan7~1_combout ) # (\always11~0_combout ))))

	.dataa(\CACHE_RD_EN~combout ),
	.datab(vsync_cnt[9]),
	.datac(\LessThan7~1_combout ),
	.datad(\always11~0_combout ),
	.cin(gnd),
	.combout(\always11~1_combout ),
	.cout());
// synopsys translate_off
defparam \always11~1 .lut_mask = 16'h2220;
defparam \always11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[2]));
// synopsys translate_off
defparam \DATA_IN[2]~I .input_async_reset = "none";
defparam \DATA_IN[2]~I .input_power_up = "low";
defparam \DATA_IN[2]~I .input_register_mode = "none";
defparam \DATA_IN[2]~I .input_sync_reset = "none";
defparam \DATA_IN[2]~I .oe_async_reset = "none";
defparam \DATA_IN[2]~I .oe_power_up = "low";
defparam \DATA_IN[2]~I .oe_register_mode = "none";
defparam \DATA_IN[2]~I .oe_sync_reset = "none";
defparam \DATA_IN[2]~I .operation_mode = "input";
defparam \DATA_IN[2]~I .output_async_reset = "none";
defparam \DATA_IN[2]~I .output_power_up = "low";
defparam \DATA_IN[2]~I .output_register_mode = "none";
defparam \DATA_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneii_lcell_comb \DATA_OUT~4 (
// Equation(s):
// \DATA_OUT~4_combout  = (\always9~1_combout  & ((\DATA_IN~combout [2]))) # (!\always9~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(vcc),
	.datac(\DATA_IN~combout [2]),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~4 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneii_lcell_comb \DATA_OUT~5 (
// Equation(s):
// \DATA_OUT~5_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~4_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(\always11~1_combout ),
	.datac(\DATA_OUT~4_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~5 .lut_mask = 16'hE2AA;
defparam \DATA_OUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N29
cycloneii_lcell_ff \DATA_OUT[2]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[2]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N24
cycloneii_lcell_comb \DATA_OUT~6 (
// Equation(s):
// \DATA_OUT~6_combout  = (\DATA_IN~combout [3] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [3]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~6 .lut_mask = 16'h8000;
defparam \DATA_OUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N25
cycloneii_lcell_ff \DATA_OUT[3]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[3]~reg0_regout ));

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[4]));
// synopsys translate_off
defparam \DATA_IN[4]~I .input_async_reset = "none";
defparam \DATA_IN[4]~I .input_power_up = "low";
defparam \DATA_IN[4]~I .input_register_mode = "none";
defparam \DATA_IN[4]~I .input_sync_reset = "none";
defparam \DATA_IN[4]~I .oe_async_reset = "none";
defparam \DATA_IN[4]~I .oe_power_up = "low";
defparam \DATA_IN[4]~I .oe_register_mode = "none";
defparam \DATA_IN[4]~I .oe_sync_reset = "none";
defparam \DATA_IN[4]~I .operation_mode = "input";
defparam \DATA_IN[4]~I .output_async_reset = "none";
defparam \DATA_IN[4]~I .output_power_up = "low";
defparam \DATA_IN[4]~I .output_register_mode = "none";
defparam \DATA_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneii_lcell_comb \DATA_OUT~7 (
// Equation(s):
// \DATA_OUT~7_combout  = (\always9~1_combout  & (\DATA_IN~combout [4])) # (!\always9~1_combout  & ((\vga_data_en~regout )))

	.dataa(vcc),
	.datab(\DATA_IN~combout [4]),
	.datac(\vga_data_en~regout ),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~7 .lut_mask = 16'hCCF0;
defparam \DATA_OUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneii_lcell_comb \DATA_OUT~8 (
// Equation(s):
// \DATA_OUT~8_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~7_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(\always11~1_combout ),
	.datac(\always11~2_combout ),
	.datad(\DATA_OUT~7_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~8 .lut_mask = 16'hEA2A;
defparam \DATA_OUT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y11_N1
cycloneii_lcell_ff \DATA_OUT[4]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[4]~reg0_regout ));

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[5]));
// synopsys translate_off
defparam \DATA_IN[5]~I .input_async_reset = "none";
defparam \DATA_IN[5]~I .input_power_up = "low";
defparam \DATA_IN[5]~I .input_register_mode = "none";
defparam \DATA_IN[5]~I .input_sync_reset = "none";
defparam \DATA_IN[5]~I .oe_async_reset = "none";
defparam \DATA_IN[5]~I .oe_power_up = "low";
defparam \DATA_IN[5]~I .oe_register_mode = "none";
defparam \DATA_IN[5]~I .oe_sync_reset = "none";
defparam \DATA_IN[5]~I .operation_mode = "input";
defparam \DATA_IN[5]~I .output_async_reset = "none";
defparam \DATA_IN[5]~I .output_power_up = "low";
defparam \DATA_IN[5]~I .output_register_mode = "none";
defparam \DATA_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneii_lcell_comb \DATA_OUT~9 (
// Equation(s):
// \DATA_OUT~9_combout  = (\always9~1_combout  & (\DATA_IN~combout [5])) # (!\always9~1_combout  & ((\vga_data_en~regout )))

	.dataa(vcc),
	.datab(\DATA_IN~combout [5]),
	.datac(\vga_data_en~regout ),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~9 .lut_mask = 16'hCCF0;
defparam \DATA_OUT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneii_lcell_comb \DATA_OUT~10 (
// Equation(s):
// \DATA_OUT~10_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~9_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(\always11~1_combout ),
	.datac(\always11~2_combout ),
	.datad(\DATA_OUT~9_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~10 .lut_mask = 16'hEA2A;
defparam \DATA_OUT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y11_N27
cycloneii_lcell_ff \DATA_OUT[5]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[5]~reg0_regout ));

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[6]));
// synopsys translate_off
defparam \DATA_IN[6]~I .input_async_reset = "none";
defparam \DATA_IN[6]~I .input_power_up = "low";
defparam \DATA_IN[6]~I .input_register_mode = "none";
defparam \DATA_IN[6]~I .input_sync_reset = "none";
defparam \DATA_IN[6]~I .oe_async_reset = "none";
defparam \DATA_IN[6]~I .oe_power_up = "low";
defparam \DATA_IN[6]~I .oe_register_mode = "none";
defparam \DATA_IN[6]~I .oe_sync_reset = "none";
defparam \DATA_IN[6]~I .operation_mode = "input";
defparam \DATA_IN[6]~I .output_async_reset = "none";
defparam \DATA_IN[6]~I .output_power_up = "low";
defparam \DATA_IN[6]~I .output_register_mode = "none";
defparam \DATA_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneii_lcell_comb \DATA_OUT~11 (
// Equation(s):
// \DATA_OUT~11_combout  = (\always9~1_combout  & ((\DATA_IN~combout [6]))) # (!\always9~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(vcc),
	.datac(\DATA_IN~combout [6]),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~11 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneii_lcell_comb \DATA_OUT~12 (
// Equation(s):
// \DATA_OUT~12_combout  = (\always11~2_combout  & ((\always11~1_combout  & ((\DATA_OUT~11_combout ))) # (!\always11~1_combout  & (\vga_data_en~regout )))) # (!\always11~2_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(\always11~2_combout ),
	.datac(\always11~1_combout ),
	.datad(\DATA_OUT~11_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~12 .lut_mask = 16'hEA2A;
defparam \DATA_OUT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N3
cycloneii_lcell_ff \DATA_OUT[6]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[6]~reg0_regout ));

// Location: PIN_151,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[7]));
// synopsys translate_off
defparam \DATA_IN[7]~I .input_async_reset = "none";
defparam \DATA_IN[7]~I .input_power_up = "low";
defparam \DATA_IN[7]~I .input_register_mode = "none";
defparam \DATA_IN[7]~I .input_sync_reset = "none";
defparam \DATA_IN[7]~I .oe_async_reset = "none";
defparam \DATA_IN[7]~I .oe_power_up = "low";
defparam \DATA_IN[7]~I .oe_register_mode = "none";
defparam \DATA_IN[7]~I .oe_sync_reset = "none";
defparam \DATA_IN[7]~I .operation_mode = "input";
defparam \DATA_IN[7]~I .output_async_reset = "none";
defparam \DATA_IN[7]~I .output_power_up = "low";
defparam \DATA_IN[7]~I .output_register_mode = "none";
defparam \DATA_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneii_lcell_comb \DATA_OUT~13 (
// Equation(s):
// \DATA_OUT~13_combout  = (\always9~1_combout  & ((\DATA_IN~combout [7]))) # (!\always9~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(vcc),
	.datac(\DATA_IN~combout [7]),
	.datad(\always9~1_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~13 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneii_lcell_comb \DATA_OUT~14 (
// Equation(s):
// \DATA_OUT~14_combout  = (\always11~1_combout  & ((\always11~2_combout  & ((\DATA_OUT~13_combout ))) # (!\always11~2_combout  & (\vga_data_en~regout )))) # (!\always11~1_combout  & (\vga_data_en~regout ))

	.dataa(\vga_data_en~regout ),
	.datab(\always11~1_combout ),
	.datac(\DATA_OUT~13_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~14 .lut_mask = 16'hE2AA;
defparam \DATA_OUT~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N25
cycloneii_lcell_ff \DATA_OUT[7]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[7]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N10
cycloneii_lcell_comb \DATA_OUT~15 (
// Equation(s):
// \DATA_OUT~15_combout  = (\DATA_IN~combout [8] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [8]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~15 .lut_mask = 16'h8000;
defparam \DATA_OUT~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N11
cycloneii_lcell_ff \DATA_OUT[8]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~15_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[8]~reg0_regout ));

// Location: LCCOMB_X30_Y11_N22
cycloneii_lcell_comb \DATA_OUT~16 (
// Equation(s):
// \DATA_OUT~16_combout  = (\DATA_IN~combout [9] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [9]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~16_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~16 .lut_mask = 16'h8000;
defparam \DATA_OUT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N23
cycloneii_lcell_ff \DATA_OUT[9]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[9]~reg0_regout ));

// Location: LCCOMB_X30_Y11_N16
cycloneii_lcell_comb \DATA_OUT~17 (
// Equation(s):
// \DATA_OUT~17_combout  = (\DATA_IN~combout [10] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [10]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~17_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~17 .lut_mask = 16'h8000;
defparam \DATA_OUT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N17
cycloneii_lcell_ff \DATA_OUT[10]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[10]~reg0_regout ));

// Location: LCCOMB_X30_Y11_N10
cycloneii_lcell_comb \DATA_OUT~18 (
// Equation(s):
// \DATA_OUT~18_combout  = (\DATA_IN~combout [11] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [11]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~18_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~18 .lut_mask = 16'h8000;
defparam \DATA_OUT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N11
cycloneii_lcell_ff \DATA_OUT[11]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[11]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N12
cycloneii_lcell_comb \DATA_OUT~19 (
// Equation(s):
// \DATA_OUT~19_combout  = (\DATA_IN~combout [12] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [12]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~19_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~19 .lut_mask = 16'h8000;
defparam \DATA_OUT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N13
cycloneii_lcell_ff \DATA_OUT[12]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[12]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N18
cycloneii_lcell_comb \DATA_OUT~20 (
// Equation(s):
// \DATA_OUT~20_combout  = (\DATA_IN~combout [13] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [13]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~20_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~20 .lut_mask = 16'h8000;
defparam \DATA_OUT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N19
cycloneii_lcell_ff \DATA_OUT[13]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~20_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[13]~reg0_regout ));

// Location: LCCOMB_X30_Y11_N12
cycloneii_lcell_comb \DATA_OUT~21 (
// Equation(s):
// \DATA_OUT~21_combout  = (\DATA_IN~combout [14] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [14]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~21_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~21 .lut_mask = 16'h8000;
defparam \DATA_OUT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N13
cycloneii_lcell_ff \DATA_OUT[14]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[14]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N16
cycloneii_lcell_comb \DATA_OUT~22 (
// Equation(s):
// \DATA_OUT~22_combout  = (\DATA_IN~combout [15] & (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout )))

	.dataa(\DATA_IN~combout [15]),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\DATA_OUT~22_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~22 .lut_mask = 16'h8000;
defparam \DATA_OUT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N17
cycloneii_lcell_ff \DATA_OUT[15]~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\DATA_OUT~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_OUT[15]~reg0_regout ));

// Location: LCCOMB_X31_Y11_N22
cycloneii_lcell_comb \always11~3 (
// Equation(s):
// \always11~3_combout  = (\always9~1_combout  & (\always11~1_combout  & \always11~2_combout ))

	.dataa(vcc),
	.datab(\always9~1_combout ),
	.datac(\always11~1_combout ),
	.datad(\always11~2_combout ),
	.cin(gnd),
	.combout(\always11~3_combout ),
	.cout());
// synopsys translate_off
defparam \always11~3 .lut_mask = 16'hC000;
defparam \always11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N23
cycloneii_lcell_ff \CACHE_RREQ~reg0 (
	.clk(\CLK_40M~clkctrl_outclk ),
	.datain(\always11~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CACHE_RREQ~reg0_regout ));

// Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VSYNC~I (
	.datain(\VSYNC~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VSYNC));
// synopsys translate_off
defparam \VSYNC~I .input_async_reset = "none";
defparam \VSYNC~I .input_power_up = "low";
defparam \VSYNC~I .input_register_mode = "none";
defparam \VSYNC~I .input_sync_reset = "none";
defparam \VSYNC~I .oe_async_reset = "none";
defparam \VSYNC~I .oe_power_up = "low";
defparam \VSYNC~I .oe_register_mode = "none";
defparam \VSYNC~I .oe_sync_reset = "none";
defparam \VSYNC~I .operation_mode = "output";
defparam \VSYNC~I .output_async_reset = "none";
defparam \VSYNC~I .output_power_up = "low";
defparam \VSYNC~I .output_register_mode = "none";
defparam \VSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HSYNC~I (
	.datain(\HSYNC~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HSYNC));
// synopsys translate_off
defparam \HSYNC~I .input_async_reset = "none";
defparam \HSYNC~I .input_power_up = "low";
defparam \HSYNC~I .input_register_mode = "none";
defparam \HSYNC~I .input_sync_reset = "none";
defparam \HSYNC~I .oe_async_reset = "none";
defparam \HSYNC~I .oe_power_up = "low";
defparam \HSYNC~I .oe_register_mode = "none";
defparam \HSYNC~I .oe_sync_reset = "none";
defparam \HSYNC~I .operation_mode = "output";
defparam \HSYNC~I .output_async_reset = "none";
defparam \HSYNC~I .output_power_up = "low";
defparam \HSYNC~I .output_register_mode = "none";
defparam \HSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[0]~I (
	.datain(\DATA_OUT[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[0]));
// synopsys translate_off
defparam \DATA_OUT[0]~I .input_async_reset = "none";
defparam \DATA_OUT[0]~I .input_power_up = "low";
defparam \DATA_OUT[0]~I .input_register_mode = "none";
defparam \DATA_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_OUT[0]~I .oe_power_up = "low";
defparam \DATA_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_OUT[0]~I .operation_mode = "output";
defparam \DATA_OUT[0]~I .output_async_reset = "none";
defparam \DATA_OUT[0]~I .output_power_up = "low";
defparam \DATA_OUT[0]~I .output_register_mode = "none";
defparam \DATA_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[1]~I (
	.datain(\DATA_OUT[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[1]));
// synopsys translate_off
defparam \DATA_OUT[1]~I .input_async_reset = "none";
defparam \DATA_OUT[1]~I .input_power_up = "low";
defparam \DATA_OUT[1]~I .input_register_mode = "none";
defparam \DATA_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_OUT[1]~I .oe_power_up = "low";
defparam \DATA_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_OUT[1]~I .operation_mode = "output";
defparam \DATA_OUT[1]~I .output_async_reset = "none";
defparam \DATA_OUT[1]~I .output_power_up = "low";
defparam \DATA_OUT[1]~I .output_register_mode = "none";
defparam \DATA_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[2]~I (
	.datain(\DATA_OUT[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[2]));
// synopsys translate_off
defparam \DATA_OUT[2]~I .input_async_reset = "none";
defparam \DATA_OUT[2]~I .input_power_up = "low";
defparam \DATA_OUT[2]~I .input_register_mode = "none";
defparam \DATA_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_OUT[2]~I .oe_power_up = "low";
defparam \DATA_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_OUT[2]~I .operation_mode = "output";
defparam \DATA_OUT[2]~I .output_async_reset = "none";
defparam \DATA_OUT[2]~I .output_power_up = "low";
defparam \DATA_OUT[2]~I .output_register_mode = "none";
defparam \DATA_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[3]~I (
	.datain(\DATA_OUT[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[3]));
// synopsys translate_off
defparam \DATA_OUT[3]~I .input_async_reset = "none";
defparam \DATA_OUT[3]~I .input_power_up = "low";
defparam \DATA_OUT[3]~I .input_register_mode = "none";
defparam \DATA_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_OUT[3]~I .oe_power_up = "low";
defparam \DATA_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_OUT[3]~I .operation_mode = "output";
defparam \DATA_OUT[3]~I .output_async_reset = "none";
defparam \DATA_OUT[3]~I .output_power_up = "low";
defparam \DATA_OUT[3]~I .output_register_mode = "none";
defparam \DATA_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[4]~I (
	.datain(\DATA_OUT[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[4]));
// synopsys translate_off
defparam \DATA_OUT[4]~I .input_async_reset = "none";
defparam \DATA_OUT[4]~I .input_power_up = "low";
defparam \DATA_OUT[4]~I .input_register_mode = "none";
defparam \DATA_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_OUT[4]~I .oe_power_up = "low";
defparam \DATA_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_OUT[4]~I .operation_mode = "output";
defparam \DATA_OUT[4]~I .output_async_reset = "none";
defparam \DATA_OUT[4]~I .output_power_up = "low";
defparam \DATA_OUT[4]~I .output_register_mode = "none";
defparam \DATA_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[5]~I (
	.datain(\DATA_OUT[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[5]));
// synopsys translate_off
defparam \DATA_OUT[5]~I .input_async_reset = "none";
defparam \DATA_OUT[5]~I .input_power_up = "low";
defparam \DATA_OUT[5]~I .input_register_mode = "none";
defparam \DATA_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_OUT[5]~I .oe_power_up = "low";
defparam \DATA_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_OUT[5]~I .operation_mode = "output";
defparam \DATA_OUT[5]~I .output_async_reset = "none";
defparam \DATA_OUT[5]~I .output_power_up = "low";
defparam \DATA_OUT[5]~I .output_register_mode = "none";
defparam \DATA_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[6]~I (
	.datain(\DATA_OUT[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[6]));
// synopsys translate_off
defparam \DATA_OUT[6]~I .input_async_reset = "none";
defparam \DATA_OUT[6]~I .input_power_up = "low";
defparam \DATA_OUT[6]~I .input_register_mode = "none";
defparam \DATA_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_OUT[6]~I .oe_power_up = "low";
defparam \DATA_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_OUT[6]~I .operation_mode = "output";
defparam \DATA_OUT[6]~I .output_async_reset = "none";
defparam \DATA_OUT[6]~I .output_power_up = "low";
defparam \DATA_OUT[6]~I .output_register_mode = "none";
defparam \DATA_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[7]~I (
	.datain(\DATA_OUT[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[7]));
// synopsys translate_off
defparam \DATA_OUT[7]~I .input_async_reset = "none";
defparam \DATA_OUT[7]~I .input_power_up = "low";
defparam \DATA_OUT[7]~I .input_register_mode = "none";
defparam \DATA_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_OUT[7]~I .oe_power_up = "low";
defparam \DATA_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_OUT[7]~I .operation_mode = "output";
defparam \DATA_OUT[7]~I .output_async_reset = "none";
defparam \DATA_OUT[7]~I .output_power_up = "low";
defparam \DATA_OUT[7]~I .output_register_mode = "none";
defparam \DATA_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[8]~I (
	.datain(\DATA_OUT[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[8]));
// synopsys translate_off
defparam \DATA_OUT[8]~I .input_async_reset = "none";
defparam \DATA_OUT[8]~I .input_power_up = "low";
defparam \DATA_OUT[8]~I .input_register_mode = "none";
defparam \DATA_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_OUT[8]~I .oe_power_up = "low";
defparam \DATA_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_OUT[8]~I .operation_mode = "output";
defparam \DATA_OUT[8]~I .output_async_reset = "none";
defparam \DATA_OUT[8]~I .output_power_up = "low";
defparam \DATA_OUT[8]~I .output_register_mode = "none";
defparam \DATA_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[9]~I (
	.datain(\DATA_OUT[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[9]));
// synopsys translate_off
defparam \DATA_OUT[9]~I .input_async_reset = "none";
defparam \DATA_OUT[9]~I .input_power_up = "low";
defparam \DATA_OUT[9]~I .input_register_mode = "none";
defparam \DATA_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_OUT[9]~I .oe_power_up = "low";
defparam \DATA_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_OUT[9]~I .operation_mode = "output";
defparam \DATA_OUT[9]~I .output_async_reset = "none";
defparam \DATA_OUT[9]~I .output_power_up = "low";
defparam \DATA_OUT[9]~I .output_register_mode = "none";
defparam \DATA_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[10]~I (
	.datain(\DATA_OUT[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[10]));
// synopsys translate_off
defparam \DATA_OUT[10]~I .input_async_reset = "none";
defparam \DATA_OUT[10]~I .input_power_up = "low";
defparam \DATA_OUT[10]~I .input_register_mode = "none";
defparam \DATA_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_OUT[10]~I .oe_power_up = "low";
defparam \DATA_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_OUT[10]~I .operation_mode = "output";
defparam \DATA_OUT[10]~I .output_async_reset = "none";
defparam \DATA_OUT[10]~I .output_power_up = "low";
defparam \DATA_OUT[10]~I .output_register_mode = "none";
defparam \DATA_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[11]~I (
	.datain(\DATA_OUT[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[11]));
// synopsys translate_off
defparam \DATA_OUT[11]~I .input_async_reset = "none";
defparam \DATA_OUT[11]~I .input_power_up = "low";
defparam \DATA_OUT[11]~I .input_register_mode = "none";
defparam \DATA_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_OUT[11]~I .oe_power_up = "low";
defparam \DATA_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_OUT[11]~I .operation_mode = "output";
defparam \DATA_OUT[11]~I .output_async_reset = "none";
defparam \DATA_OUT[11]~I .output_power_up = "low";
defparam \DATA_OUT[11]~I .output_register_mode = "none";
defparam \DATA_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[12]~I (
	.datain(\DATA_OUT[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[12]));
// synopsys translate_off
defparam \DATA_OUT[12]~I .input_async_reset = "none";
defparam \DATA_OUT[12]~I .input_power_up = "low";
defparam \DATA_OUT[12]~I .input_register_mode = "none";
defparam \DATA_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_OUT[12]~I .oe_power_up = "low";
defparam \DATA_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_OUT[12]~I .operation_mode = "output";
defparam \DATA_OUT[12]~I .output_async_reset = "none";
defparam \DATA_OUT[12]~I .output_power_up = "low";
defparam \DATA_OUT[12]~I .output_register_mode = "none";
defparam \DATA_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[13]~I (
	.datain(\DATA_OUT[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[13]));
// synopsys translate_off
defparam \DATA_OUT[13]~I .input_async_reset = "none";
defparam \DATA_OUT[13]~I .input_power_up = "low";
defparam \DATA_OUT[13]~I .input_register_mode = "none";
defparam \DATA_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_OUT[13]~I .oe_power_up = "low";
defparam \DATA_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_OUT[13]~I .operation_mode = "output";
defparam \DATA_OUT[13]~I .output_async_reset = "none";
defparam \DATA_OUT[13]~I .output_power_up = "low";
defparam \DATA_OUT[13]~I .output_register_mode = "none";
defparam \DATA_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[14]~I (
	.datain(\DATA_OUT[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[14]));
// synopsys translate_off
defparam \DATA_OUT[14]~I .input_async_reset = "none";
defparam \DATA_OUT[14]~I .input_power_up = "low";
defparam \DATA_OUT[14]~I .input_register_mode = "none";
defparam \DATA_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_OUT[14]~I .oe_power_up = "low";
defparam \DATA_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_OUT[14]~I .operation_mode = "output";
defparam \DATA_OUT[14]~I .output_async_reset = "none";
defparam \DATA_OUT[14]~I .output_power_up = "low";
defparam \DATA_OUT[14]~I .output_register_mode = "none";
defparam \DATA_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[15]~I (
	.datain(\DATA_OUT[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[15]));
// synopsys translate_off
defparam \DATA_OUT[15]~I .input_async_reset = "none";
defparam \DATA_OUT[15]~I .input_power_up = "low";
defparam \DATA_OUT[15]~I .input_register_mode = "none";
defparam \DATA_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_OUT[15]~I .oe_power_up = "low";
defparam \DATA_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_OUT[15]~I .operation_mode = "output";
defparam \DATA_OUT[15]~I .output_async_reset = "none";
defparam \DATA_OUT[15]~I .output_power_up = "low";
defparam \DATA_OUT[15]~I .output_register_mode = "none";
defparam \DATA_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CACHE_RREQ~I (
	.datain(\CACHE_RREQ~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CACHE_RREQ));
// synopsys translate_off
defparam \CACHE_RREQ~I .input_async_reset = "none";
defparam \CACHE_RREQ~I .input_power_up = "low";
defparam \CACHE_RREQ~I .input_register_mode = "none";
defparam \CACHE_RREQ~I .input_sync_reset = "none";
defparam \CACHE_RREQ~I .oe_async_reset = "none";
defparam \CACHE_RREQ~I .oe_power_up = "low";
defparam \CACHE_RREQ~I .oe_register_mode = "none";
defparam \CACHE_RREQ~I .oe_sync_reset = "none";
defparam \CACHE_RREQ~I .operation_mode = "output";
defparam \CACHE_RREQ~I .output_async_reset = "none";
defparam \CACHE_RREQ~I .output_power_up = "low";
defparam \CACHE_RREQ~I .output_register_mode = "none";
defparam \CACHE_RREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CACHE_RCLK~I (
	.datain(!\CLK_40M~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CACHE_RCLK));
// synopsys translate_off
defparam \CACHE_RCLK~I .input_async_reset = "none";
defparam \CACHE_RCLK~I .input_power_up = "low";
defparam \CACHE_RCLK~I .input_register_mode = "none";
defparam \CACHE_RCLK~I .input_sync_reset = "none";
defparam \CACHE_RCLK~I .oe_async_reset = "none";
defparam \CACHE_RCLK~I .oe_power_up = "low";
defparam \CACHE_RCLK~I .oe_register_mode = "none";
defparam \CACHE_RCLK~I .oe_sync_reset = "none";
defparam \CACHE_RCLK~I .operation_mode = "output";
defparam \CACHE_RCLK~I .output_async_reset = "none";
defparam \CACHE_RCLK~I .output_power_up = "low";
defparam \CACHE_RCLK~I .output_register_mode = "none";
defparam \CACHE_RCLK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
