package model

// GPU-resident LLM forward pass using DevBuf.
// tinygrad approach: all weights + hidden state on GPU.
// Every op dispatches to GPU kernel with CPU fallback.

import (
	"fmt"
	gemmacfg "github.com/rcarmo/go-pherence/model/gemma"
	"math"
	"os"
	"runtime"
	"strconv"
	"time"

	"github.com/rcarmo/go-pherence/backends/mlx"
	simdq4 "github.com/rcarmo/go-pherence/backends/simd/quant/q4"

	nvidia "github.com/rcarmo/go-system-one/backends/nvidia/runtime"
	"github.com/rcarmo/go-pherence/backends/simd/runtime"
	"github.com/rcarmo/go-pherence/tensor"
)

func gpuKVMaxSeqFromEnv(defaultMax int) int {
	if defaultMax <= 0 {
		defaultMax = 2048
	}
	v := os.Getenv("GO_PHERENCE_GPU_KV_MAX_SEQ")
	if v == "" {
		return defaultMax
	}
	n, err := strconv.Atoi(v)
	if err != nil || n <= 0 {
		return defaultMax
	}
	return n
}

func gpuExpertCachePolicyFromEnv() nvidia.ExpertCachePolicy {
	policyName := envString("GO_PHERENCE_EXPERT_CACHE_POLICY", string(nvidia.ExpertCachePolicyLRU))
	policy, err := nvidia.ParseExpertCachePolicy(policyName)
	if err != nil {
		loaderDebugf("[model] Invalid expert cache policy %q; using %s\n", policyName, nvidia.ExpertCachePolicyLRU)
		return nvidia.ExpertCachePolicyLRU
	}
	return policy
}

func kvCopyByteRange(pos, kvDim, capacityBytes int) (uint64, nvidia.CUdeviceptr, bool) {
	if pos < 0 || kvDim <= 0 || capacityBytes < 0 {
		return 0, 0, false
	}
	elementsThroughPos, ok := checkedProduct(pos+1, kvDim)
	if !ok {
		return 0, 0, false
	}
	bytesThroughPos, ok := checkedProduct(elementsThroughPos, 4)
	if !ok || bytesThroughPos > capacityBytes {
		return 0, 0, false
	}
	kvBytesInt, ok := checkedProduct(kvDim, 4)
	if !ok {
		return 0, 0, false
	}
	offElements, ok := checkedProduct(pos, kvDim)
	if !ok {
		return 0, 0, false
	}
	offBytes, ok := checkedProduct(offElements, 4)
	if !ok {
		return 0, 0, false
	}
	return uint64(kvBytesInt), nvidia.CUdeviceptr(uint64(offBytes)), true
}

// GPUModel wraps a LlamaModel with GPU-resident weights and buffers.
type GPUModel struct {
	CPU       *LlamaModel
	Config    LlamaConfig
	GPULayers int // number of layers on GPU (0 = all)

	Layers []gpuLayerBufs

	// MoE expert pool (nil if not MoE)
	Experts *nvidia.ExpertPool

	// Work buffers (GPU-resident)
	hidden, residual, normed *nvidia.DevBuf
	q, k, v, attnOut, oOut   *nvidia.DevBuf
	gate, up, down           *nvidia.DevBuf
	// Gemma4 per-layer input gating buffers
	perLayerProjBuf   *nvidia.DevBuf // [numLayers * hiddenPerLayer]
	perLayerEmbedBuf  *nvidia.DevBuf // scratch row upload, same shape as perLayerProjBuf
	pliGateBuf        *nvidia.DevBuf // [hiddenPerLayer]
	pliProjBuf        *nvidia.DevBuf // [hidden]
	perLayerModelProj *nvidia.DevBuf // [numLayers*hiddenPerLayer, hidden]
	perLayerProjNorm  *nvidia.DevBuf // [hiddenPerLayer]

	// KV cache (GPU-resident for fast path, CPU for fallback)
	kvCacheK, kvCacheV [][]float32      // CPU slices
	kvGPU_K, kvGPU_V   []*nvidia.DevBuf // GPU buffers [maxSeq * kvDim] per layer

	// RoPE precomputed cos/sin
	ropeCosSin     *nvidia.DevBuf
	ropeCosSinSWA  *nvidia.DevBuf // Gemma4: SWA RoPE
	ropeCosSinFull *nvidia.DevBuf // Gemma4: full attention RoPE
	ropeHalfSWA    int
	ropeHalfFull   int

	// Final norm + lm_head stay on CPU (vocab is huge)
	normWeight []float32

	// GPU LM head
	lmHeadGPU    *nvidia.DevBuf       // [vocab × h] F32 on GPU
	lmHeadMLXGPU *nvidia.GPUMLXWeight // optional quantized LM head on GPU
	normGPU      *nvidia.DevBuf       // final norm weights on GPU
	logitsGPU    *nvidia.DevBuf       // [vocab] logits output on GPU
	lmHead       []float32            // [vocab, h]
	vocabSize    int

	capturePromptContext bool
	lastPromptTokens     []int
	lastActivation       []float32
	lastLogits           []float32
	lastToken            int

	// Optional caller-prepared prompt embeddings for multimodal generation.
	// GPUModel generation is stateful already; these fields are scoped by
	// GenerateFromEmbeddingsUntil and cleared before it returns.
	promptEmbeddings []float32
	stopToken        int
}

const compactMLXLMHeadThresholdBytes = uint64(1536 * 1024 * 1024)

func shouldUseCompactMLXLMHead(hasMLX bool, lmBytes, freeBytes uint64) bool {
	if !hasMLX {
		return false
	}
	if lmBytes > compactMLXLMHeadThresholdBytes {
		return true
	}
	return freeBytes <= lmBytes+64*1024*1024
}

type gpuLayerBufs struct {
	QW, KW, VW, OW          *nvidia.DevBuf
	QB, KB, VB              *nvidia.DevBuf
	QNorm, KNorm            *nvidia.DevBuf // QK-Norm (Qwen3)
	GateW, UpW, DownW       *nvidia.DevBuf
	InputNorm, PostNorm     *nvidia.DevBuf
	PreFFNNorm, PostFFNNorm *nvidia.DevBuf // Gemma3/4
	// GPTQ quantized (CPU fallback)
	QWq, KWq, VWq, OWq   *QuantWeight
	GateWq, UpWq, DownWq *QuantWeight
	// GPTQ on GPU
	QWg, KWg, VWg, OWg   *nvidia.GPUQuantWeight
	GateWg, UpWg, DownWg *nvidia.GPUQuantWeight
	// MLX on GPU
	QWmg, KWmg, VWmg, OWmg  *nvidia.GPUMLXWeight
	GateWmg, UpWmg, DownWmg *nvidia.GPUMLXWeight
	RouterWmg               *nvidia.GPUMLXWeight
	// MLX on CPU
	QWm, KWm, VWm, OWm   *mlx.QuantWeight
	GateWm, UpWm, DownWm *mlx.QuantWeight
	// Gemma4 per-layer input gating on GPU (raw row-major F32 weights)
	PLIGate, PLIProj, PLIPostNorm *nvidia.DevBuf
}

func gpuMLXWeightDims(w *nvidia.GPUMLXWeight, outDim, inDim int) bool {
	return w != nil && w.OutDim == outDim && w.InDim == inDim
}

func gpuQ4WeightDims(w *nvidia.GPUQuantWeight, outDim, inDim int) bool {
	return w != nil && w.OutDim == outDim && w.InDim == inDim
}

func cpuQ4WeightDims(w *QuantWeight, outDim, inDim int) bool {
	return w != nil && w.OutDim == outDim && w.InDim == inDim
}

func freeDevBufs(bufs ...*nvidia.DevBuf) {
	for _, b := range bufs {
		if b != nil {
			b.Free()
		}
	}
}

func (gl *gpuLayerBufs) free() {
	if gl == nil {
		return
	}
	freeDevBufs(gl.QW, gl.KW, gl.VW, gl.OW, gl.QB, gl.KB, gl.VB, gl.QNorm, gl.KNorm,
		gl.GateW, gl.UpW, gl.DownW, gl.InputNorm, gl.PostNorm, gl.PreFFNNorm, gl.PostFFNNorm,
		gl.PLIGate, gl.PLIProj, gl.PLIPostNorm)
	for _, qw := range []*nvidia.GPUQuantWeight{gl.QWg, gl.KWg, gl.VWg, gl.OWg, gl.GateWg, gl.UpWg, gl.DownWg} {
		if qw != nil {
			qw.Free()
		}
	}
	for _, mw := range []*nvidia.GPUMLXWeight{gl.QWmg, gl.KWmg, gl.VWmg, gl.OWmg, gl.GateWmg, gl.UpWmg, gl.DownWmg, gl.RouterWmg} {
		if mw != nil {
			mw.Free()
		}
	}
}

// Close releases GPU-side resources owned by the model.
// CPU-side weights/tensors remain owned by Go.
func (g *GPUModel) Close() {
	if g == nil {
		return
	}
	nvidia.SyncAll()
	freeDevBufs(g.hidden, g.residual, g.normed, g.q, g.k, g.v, g.attnOut, g.oOut, g.gate, g.up, g.down,
		g.perLayerProjBuf, g.perLayerEmbedBuf, g.pliGateBuf, g.pliProjBuf, g.perLayerModelProj, g.perLayerProjNorm,
		g.ropeCosSin, g.ropeCosSinSWA, g.ropeCosSinFull, g.lmHeadGPU, g.normGPU, g.logitsGPU)
	if g.lmHeadMLXGPU != nil {
		g.lmHeadMLXGPU.Free()
		g.lmHeadMLXGPU = nil
	}
	for _, b := range g.kvGPU_K {
		if b != nil {
			b.Free()
		}
	}
	for _, b := range g.kvGPU_V {
		if b != nil {
			b.Free()
		}
	}
	for i := range g.Layers {
		g.Layers[i].free()
	}
}

// LoadGPUModel uploads model weights to GPU using DevBuf.
func LoadGPUModel(m *LlamaModel) (*GPUModel, error) {
	return LoadGPUModelWithLayers(m, 0)
}

// LoadGPUModelWithLayers uploads model weights to GPU using DevBuf, limiting
// GPU-resident transformer layers when gpuLayers > 0. Passing the layer budget
// before upload avoids allocating all layers only to override GPULayers later.
func LoadGPUModelWithLayers(m *LlamaModel, gpuLayers int) (*GPUModel, error) {
	runtime.LockOSThread()
	defer runtime.UnlockOSThread()
	start := time.Now()

	cfg := m.Config
	h := cfg.HiddenSize
	inter := cfg.Intermediate

	if gpuLayers < 0 {
		gpuLayers = 0
	}
	g := &GPUModel{
		CPU:       m,
		Config:    cfg,
		GPULayers: gpuLayers,
		vocabSize: cfg.VocabSize,
	}

	// Work buffers — sized for the maximum effective per-layer dimensions.
	maxQDim := 1
	maxKVDim := 1
	// Max intermediate (Gemma4 double-wide MLP for shared layers)
	maxInter := inter
	for l, layer := range m.Layers {
		layerHeadDim, err := m.LayerHeadDim(l)
		if err != nil {
			return nil, err
		}
		qDim, ok := checkedProduct(cfg.NumHeads, layerHeadDim)
		if !ok || qDim <= 0 {
			return nil, fmt.Errorf("invalid GPU Q dim layer %d heads=%d headDim=%d", l, cfg.NumHeads, layerHeadDim)
		}
		if qDim > maxQDim {
			maxQDim = qDim
		}
		kvDim, err := m.LayerKVDim(l)
		if err != nil {
			return nil, err
		}
		if kvDim > maxKVDim {
			maxKVDim = kvDim
		}
		if layer.GateWm != nil && layer.GateWm.OutDim > maxInter {
			maxInter = layer.GateWm.OutDim
		}
		if layer.GateW != nil {
			s := layer.GateW.Shape()
			if len(s) > 0 && s[0] > maxInter {
				maxInter = s[0]
			}
		}
	}

	g.hidden = nvidia.NewDevBuf(h)
	g.residual = nvidia.NewDevBuf(h)
	g.normed = nvidia.NewDevBuf(h)
	g.q = nvidia.NewDevBuf(maxQDim)
	g.k = nvidia.NewDevBuf(maxKVDim)
	g.v = nvidia.NewDevBuf(maxKVDim)
	g.attnOut = nvidia.NewDevBuf(maxQDim)
	g.oOut = nvidia.NewDevBuf(h)
	g.gate = nvidia.NewDevBuf(maxInter)
	g.up = nvidia.NewDevBuf(maxInter)
	g.down = nvidia.NewDevBuf(h)

	// Gemma4 per-layer work buffers
	if cfg.ModelType == "gemma4_text" && cfg.HiddenPerLayer > 0 {
		totalDim := cfg.NumLayers * cfg.HiddenPerLayer
		g.perLayerProjBuf = nvidia.NewDevBuf(totalDim)
		g.perLayerEmbedBuf = nvidia.NewDevBuf(totalDim)
		g.pliGateBuf = nvidia.NewDevBuf(cfg.HiddenPerLayer)
		g.pliProjBuf = nvidia.NewDevBuf(h)
	}

	// Try to move work buffers to GPU
	useGPU := true
	for _, buf := range []*nvidia.DevBuf{g.hidden, g.residual, g.normed, g.q, g.k, g.v, g.attnOut, g.oOut, g.gate, g.up, g.down, g.perLayerProjBuf, g.perLayerEmbedBuf, g.pliGateBuf, g.pliProjBuf} {
		if buf == nil {
			continue
		}
		if err := buf.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload GPU work buffer: %w", err)
		}
	}

	// Upload per-layer weights
	var uploadErr error
	uploadDevBuf := func(b *nvidia.DevBuf) *nvidia.DevBuf {
		if useGPU && uploadErr == nil {
			if err := b.ToGPU(); err != nil {
				uploadErr = err
			}
		}
		return b
	}
	wrapTensor := func(t *tensor.Tensor) *nvidia.DevBuf {
		if t == nil {
			return nil
		}
		return uploadDevBuf(nvidia.NewDevBufFrom(t.Data()))
	}
	wrapSlice := func(x []float32) *nvidia.DevBuf {
		if x == nil {
			return nil
		}
		return uploadDevBuf(nvidia.NewDevBufFrom(x))
	}

	g.Layers = make([]gpuLayerBufs, len(m.Layers))
	nvidia.InitAllKernels()

	// Determine how many layers go on GPU
	gpuLayerCount := len(m.Layers)
	if g.GPULayers > 0 && g.GPULayers < gpuLayerCount {
		gpuLayerCount = g.GPULayers
	}
	g.GPULayers = gpuLayerCount

	for i, layer := range m.Layers {
		if i >= gpuLayerCount {
			break // remaining layers stay on CPU
		}
		gl := gpuLayerBufs{
			InputNorm: wrapTensor(layer.InputNorm),
			PostNorm:  wrapTensor(layer.PostNorm),
		}

		if layer.QWq != nil {
			gl.QWq = layer.QWq
			gl.KWq = layer.KWq
			gl.VWq = layer.VWq
			gl.OWq = layer.OWq
			gl.GateWq = layer.GateWq
			gl.UpWq = layer.UpWq
			gl.DownWq = layer.DownWq
			uq := func(name string, qw *QuantWeight) *nvidia.GPUQuantWeight {
				if uploadErr != nil || qw == nil {
					return nil
				}
				w, err := nvidia.UploadQuantWeight(qw.QWeight, qw.GIdx, qw.Scales, qw.InDim, qw.OutDim)
				if err != nil {
					uploadErr = fmt.Errorf("layer %d %s Q4 upload: %w", i, name, err)
				}
				return w
			}
			if nvidia.Q4Ready() {
				gl.QWg = uq("q_proj", layer.QWq)
				gl.KWg = uq("k_proj", layer.KWq)
				if !(cfg.AttentionKEqV && (layer.VWq == nil || layer.VWq == layer.KWq)) {
					gl.VWg = uq("v_proj", layer.VWq)
				}
				gl.OWg = uq("o_proj", layer.OWq)
				gl.GateWg = uq("gate_proj", layer.GateWq)
				gl.UpWg = uq("up_proj", layer.UpWq)
				gl.DownWg = uq("down_proj", layer.DownWq)
			}
		} else if layer.QWm != nil {
			// MLX quantized: upload to GPU
			gl.QWm = layer.QWm
			gl.KWm = layer.KWm
			gl.VWm = layer.VWm
			gl.OWm = layer.OWm
			gl.GateWm = layer.GateWm
			gl.UpWm = layer.UpWm
			gl.DownWm = layer.DownWm
			if nvidia.SgemmReady() {
				wantNativeMLX := cfg.ModelType == "gemma4_text" || cfg.ModelType == "gemma3_text"
				um := func(qw *mlx.QuantWeight) *nvidia.GPUMLXWeight {
					w, err := nvidia.UploadMLXWeight(qw.Weight, qw.Scales, qw.Biases, qw.InDim, qw.OutDim, qw.GroupSize, wantNativeMLX)
					if err != nil && i == 0 {
						loaderDebugf("[gpu] MLX upload %dx%d: %v\n", qw.OutDim, qw.InDim, err)
					}
					return w
				}
				gl.QWmg = um(layer.QWm)
				gl.KWmg = um(layer.KWm)
				if !(cfg.AttentionKEqV && (layer.VWm == nil || layer.VWm == layer.KWm)) {
					gl.VWmg = um(layer.VWm)
				}
				gl.OWmg = um(layer.OWm)
				if layer.GateWm != nil {
					gl.GateWmg = um(layer.GateWm)
					gl.UpWmg = um(layer.UpWm)
					gl.DownWmg = um(layer.DownWm)
				}
			}
		} else {
			gl.QW = wrapTensor(layer.QW)
			gl.KW = wrapTensor(layer.KW)
			if !(cfg.AttentionKEqV && (layer.VW == nil || layer.VW == layer.KW)) {
				gl.VW = wrapTensor(layer.VW)
			}
			gl.OW = wrapTensor(layer.OW)
			gl.GateW = wrapTensor(layer.GateW)
			gl.UpW = wrapTensor(layer.UpW)
			gl.DownW = wrapTensor(layer.DownW)
		}

		if layer.RouterW != nil && nvidia.SgemmReady() && uploadErr == nil {
			var err error
			gl.RouterWmg, err = nvidia.UploadMLXWeightNative(layer.RouterW.Weight, layer.RouterW.Scales, layer.RouterW.Biases, layer.RouterW.InDim, layer.RouterW.OutDim, layer.RouterW.GroupSize)
			if err != nil {
				uploadErr = fmt.Errorf("layer %d router MLX upload: %w", i, err)
			}
		}

		gl.PreFFNNorm = wrapTensor(layer.PreFFNNorm)
		gl.PostFFNNorm = wrapTensor(layer.PostFFNNorm)
		gl.QB = wrapTensor(layer.QB)
		gl.KB = wrapTensor(layer.KB)
		gl.VB = wrapTensor(layer.VB)
		gl.QNorm = wrapTensor(layer.QNorm)
		gl.KNorm = wrapTensor(layer.KNorm)
		gl.PLIGate = wrapSlice(layer.PLIGate)
		gl.PLIProj = wrapSlice(layer.PLIProj)
		gl.PLIPostNorm = wrapSlice(layer.PLIPostNorm)

		g.Layers[i] = gl
	}

	// Gemma4 model-level per-layer input gating weights
	g.perLayerModelProj = wrapSlice(m.PerLayerModelProj)
	g.perLayerProjNorm = wrapSlice(m.PerLayerProjNorm)

	// KV cache (per-layer effective KV width for Gemma4 full/sliding layers).
	g.kvCacheK = make([][]float32, len(m.Layers))
	g.kvCacheV = make([][]float32, len(m.Layers))
	for l := range g.kvCacheK {
		lkv, err := m.LayerKVDim(l)
		if err != nil {
			g.Close()
			return nil, err
		}
		capHint, ok := checkedProduct(2048, lkv)
		if !ok {
			g.Close()
			return nil, fmt.Errorf("invalid CPU KV cache capacity layer %d seq=2048 kvDim=%d", l, lkv)
		}
		g.kvCacheK[l] = make([]float32, 0, capHint)
		g.kvCacheV[l] = make([]float32, 0, capHint)
	}

	// Final layers stay CPU
	g.normWeight = m.Norm.Data()
	if m.LMHead != nil {
		g.lmHead = m.LMHead.Data()
	} else {
		g.lmHead = m.EmbedTokens.Data()
	}

	// Upload final norm + logits buffer to GPU (small, before weights)
	if useGPU && nvidia.SgemmReady() {
		g.normGPU = nvidia.NewDevBuf(len(g.normWeight))
		copy(g.normGPU.Data(), g.normWeight)
		g.normGPU.MarkDirty()
		if err := g.normGPU.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload final norm buffer: %w", err)
		}

		g.logitsGPU = nvidia.NewDevBuf(cfg.VocabSize)
		if err := g.logitsGPU.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload logits buffer: %w", err)
		}
	}

	// Gemma4: precompute dual RoPE tables
	if cfg.ModelType == "gemma4_text" && m.RopeFreqsSWA != nil {
		g.ropeHalfSWA = m.RopeHalfSWA
		g.ropeHalfFull = m.RopeHalfFull
		// Upload SWA table
		g.ropeCosSinSWA = nvidia.NewDevBufFrom(m.RopeFreqsSWA)
		if err := g.ropeCosSinSWA.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload Gemma4 SWA RoPE table: %w", err)
		}
		// Upload Full table
		g.ropeCosSinFull = nvidia.NewDevBufFrom(m.RopeFreqsFull)
		if err := g.ropeCosSinFull.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload Gemma4 full RoPE table: %w", err)
		}
	}

	device := "CPU"
	// Precompute RoPE cos/sin table for GPU kernel
	// m.RopeFreqs is interleaved [cos, sin, cos, sin, ...] at (pos*halfDim + i) * 2
	// GPU kernel expects [cos0, sin0, cos1, sin1, ...] per position, headDim stride
	{
		headDimL := cfg.HeadDim
		halfDim := headDimL / 2
		maxSeqL := ropePositions(m.RopeFreqs, halfDim)
		csData := make([]float32, maxSeqL*headDimL)
		for p := 0; p < maxSeqL; p++ {
			for i := 0; i < halfDim; i++ {
				srcOff := (p*halfDim + i) * 2
				csData[p*headDimL+i*2] = m.RopeFreqs[srcOff]     // cos
				csData[p*headDimL+i*2+1] = m.RopeFreqs[srcOff+1] // sin
			}
		}
		g.ropeCosSin = nvidia.NewDevBufFrom(csData)
		if err := g.ropeCosSin.ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload RoPE table: %w", err)
		}
	}

	// GPU KV cache: allocate device-side KV only for GPU-resident layers.
	// CPU-resident layers keep using the CPU float KV caches above. Allocating
	// all 60 Gemma4-31B layers here costs ~3.5GiB at seq=2048 and crowds out
	// transformer layers/compact LM head on 12GB GPUs. The sequence horizon is
	// configurable for prompt/prefill smokes where a shorter KV horizon allows
	// more layers to remain resident.
	maxSeq := gpuKVMaxSeqFromEnv(2048)
	g.kvGPU_K = make([]*nvidia.DevBuf, len(m.Layers))
	g.kvGPU_V = make([]*nvidia.DevBuf, len(m.Layers))
	for i := 0; i < g.GPULayers && i < len(g.kvGPU_K); i++ {
		lkv, err := m.LayerKVDim(i)
		if err != nil {
			g.Close()
			return nil, err
		}
		if lkv == 0 {
			continue
		}
		bufElems, ok := checkedProduct(maxSeq, lkv)
		if !ok {
			g.Close()
			return nil, fmt.Errorf("invalid GPU KV cache capacity layer %d seq=%d kvDim=%d", i, maxSeq, lkv)
		}
		g.kvGPU_K[i] = nvidia.NewDevBuf(bufElems)
		g.kvGPU_V[i] = nvidia.NewDevBuf(bufElems)
		if err := g.kvGPU_K[i].ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload GPU KV key buffer layer %d: %w", i, err)
		}
		if err := g.kvGPU_V[i].ToGPU(); err != nil {
			g.Close()
			return nil, fmt.Errorf("upload GPU KV value buffer layer %d: %w", i, err)
		}
	}
	if uploadErr != nil {
		g.Close()
		return nil, fmt.Errorf("upload GPU layer weights: %w", uploadErr)
	}

	// Upload LM head to GPU. The F32 LM-head kernel is faster for moderate heads,
	// but very large vocab×hidden matrices are bandwidth-heavy and may not leave
	// enough VRAM; use compact MLX there when available.
	if useGPU && nvidia.SgemmReady() {
		free, _ := nvidia.MemInfo()
		lmBytes := uint64(len(g.lmHead)) * 4
		if shouldUseCompactMLXLMHead(m.LMHeadMLX != nil, lmBytes, free) {
			loaderDebugf("[model] trying compact MLX LM head (packed %.0f MB, f32 %.0f MB, free %.0f MB, in=%d out=%d group=%d)\n", float64(uint64(len(m.LMHeadMLX.Weight))*4)/1e6, float64(lmBytes)/1e6, float64(free)/1e6, m.LMHeadMLX.InDim, m.LMHeadMLX.OutDim, m.LMHeadMLX.GroupSize)
			if w, err := nvidia.UploadMLXWeight(m.LMHeadMLX.Weight, m.LMHeadMLX.Scales, m.LMHeadMLX.Biases, m.LMHeadMLX.InDim, m.LMHeadMLX.OutDim, m.LMHeadMLX.GroupSize, false); err == nil {
				g.lmHeadMLXGPU = w
				loaderDebugf("[model] MLX LM head on GPU (packed %.0f MB, f32 %.0f MB)\n", float64(uint64(len(m.LMHeadMLX.Weight))*4)/1e6, float64(lmBytes)/1e6)
			} else {
				loaderDebugf("[model] MLX LM head GPU upload failed: %v\n", err)
			}
		}
		if g.lmHeadMLXGPU == nil {
			if free > lmBytes+64*1024*1024 { // need LM head + 64MB headroom
				g.lmHeadGPU = nvidia.NewDevBuf(len(g.lmHead))
				copy(g.lmHeadGPU.Data(), g.lmHead)
				g.lmHeadGPU.MarkDirty()
				if err := g.lmHeadGPU.ToGPU(); err == nil {
					loaderDebugf("[model] LM head on GPU (%.0f MB)\n", float64(lmBytes)/1e6)
				} else {
					g.lmHeadGPU = nil
				}
			} else if m.LMHeadMLX != nil {
				if w, err := nvidia.UploadMLXWeight(m.LMHeadMLX.Weight, m.LMHeadMLX.Scales, m.LMHeadMLX.Biases, m.LMHeadMLX.InDim, m.LMHeadMLX.OutDim, m.LMHeadMLX.GroupSize, false); err == nil {
					g.lmHeadMLXGPU = w
					loaderDebugf("[model] MLX LM head on GPU (packed %.0f MB; F32 need %.0f MB, free %.0f MB)\n", float64(uint64(len(m.LMHeadMLX.Weight))*4)/1e6, float64(lmBytes)/1e6, float64(free)/1e6)
				}
			} else {
				loaderDebugf("[model] LM head stays on CPU (need %.0f MB, free %.0f MB)\n", float64(lmBytes)/1e6, float64(free)/1e6)
			}
		}
	}

	elapsed := time.Since(start)
	if useGPU {
		device = "GPU"
	}
	loaderDebugf("[model] Weights on %s (%d/%d layers, %v)\n", device, g.GPULayers, len(g.Layers), elapsed.Round(time.Millisecond))

	// Initialize MoE expert pool if model has experts
	if cfg.NumExperts > 0 {
		// Estimate expert VRAM budget: use remaining VRAM after attention weights
		free, _ := nvidia.MemInfo()
		expertBudgetMB := int64(free) / (1024 * 1024)
		if expertBudgetMB > 512 {
			expertBudgetMB -= 256 // reserve headroom
		}
		expertSizeBytes := int64(3 * cfg.MoEIntermediate * cfg.HiddenSize / 2) // gate+up+down MLX4
		expertSlots := 0
		if expertSizeBytes > 0 {
			expertSlots = int(expertBudgetMB * 1024 * 1024 / expertSizeBytes)
		}
		if expertSlots > cfg.NumExperts*cfg.NumLayers {
			expertSlots = cfg.NumExperts * cfg.NumLayers
		}
		expertPolicy := gpuExpertCachePolicyFromEnv()
		g.Experts = nvidia.NewExpertPoolWithPolicy(expertSlots, nil, expertPolicy)
		loaderDebugf("[model] Expert pool: %d slots (policy=%s, %.0f MB budget, %.1f KB/expert)\n",
			expertSlots, expertPolicy, float64(expertBudgetMB), float64(expertSizeBytes)/1024)
	}

	// Print budget summary
	if cfg.NumExperts > 0 || g.GPULayers > 0 {
		free2, total := nvidia.MemInfo()
		loaderDebugf("[budget] GPU VRAM: %.0f/%.0f MB used (%.0f MB free)\n",
			float64(total-free2)/(1024*1024), float64(total)/(1024*1024), float64(free2)/(1024*1024))
	}

	return g, nil
}

func (g *GPUModel) gemv(out, x, W *nvidia.DevBuf, inDim, outDim int) {
	if g.CPU.Large {
		nvidia.DevGemv(out, x, W, outDim, inDim) // W is [outDim, inDim]
	} else {
		nvidia.DevGemvNN(out, x, W, inDim, outDim) // W is [inDim, outDim] (pre-transposed)
	}
}

// GenerateFromEmbeddingsUntil runs a caller-prepared row-major prompt through
// the resident GPU decode graph and stops before stopToken. Returned IDs contain
// generated tokens only, matching GPUModel.Generate's accounting.
func (g *GPUModel) GenerateFromEmbeddingsUntil(tokenIDs []int, embeddings []float32, maxTokens, stopToken int) ([]int, error) {
	if g == nil || g.CPU == nil {
		return nil, fmt.Errorf("GPU generate from embeddings: nil model")
	}
	h := g.Config.HiddenSize
	if len(tokenIDs) == 0 || h <= 0 || len(embeddings) != len(tokenIDs)*h {
		return nil, fmt.Errorf("GPU generate from embeddings: ids=%d embeddings=%d want=%d", len(tokenIDs), len(embeddings), len(tokenIDs)*h)
	}
	if maxTokens < 0 || (g.Config.MaxSeqLen > 0 && len(tokenIDs)+maxTokens > g.Config.MaxSeqLen) {
		return nil, fmt.Errorf("GPU generate from embeddings: sequence=%d+%d exceeds context=%d", len(tokenIDs), maxTokens, g.Config.MaxSeqLen)
	}
	g.promptEmbeddings = embeddings
	g.stopToken = stopToken
	defer func() {
		g.promptEmbeddings = nil
		g.stopToken = -1
	}()
	generated := g.Generate(tokenIDs, maxTokens)
	if len(generated) > 0 && stopToken >= 0 && generated[len(generated)-1] == stopToken {
		generated = generated[:len(generated)-1]
	}
	return generated, nil
}

// Generate produces tokens with GPU-resident forward pass.
func (g *GPUModel) Generate(tokenIDs []int, maxTokens int) []int {
	runtime.LockOSThread()
	defer runtime.UnlockOSThread()
	cfg := g.Config
	// Prepend BOS token if model requires it (Gemma)
	if cfg.BOSTokenID > 0 && (cfg.ModelType == "gemma3_text" || cfg.ModelType == "gemma4_text") {
		tokenIDs = append([]int{cfg.BOSTokenID}, tokenIDs...)
	}
	if g.promptEmbeddings == nil && cfg.ModelType == "gemma4_text" && g.CPU != nil && g.CPU.Tok != nil {
		turnStart, turnEnd := -1, -1
		newlineID := -1
		for id, tok := range g.CPU.Tok.InvVocab {
			if tok == "<|turn>" {
				turnStart = id
			}
			if tok == "<turn|>" {
				turnEnd = id
			}
			if tok == "\n" {
				newlineID = id
			}
		}
		if turnStart >= 0 && turnEnd >= 0 && newlineID >= 0 {
			user := g.CPU.Tok.Encode("user")
			mdl := g.CPU.Tok.Encode("model")
			wrapped := []int{cfg.BOSTokenID, turnStart}
			wrapped = append(wrapped, user...)
			wrapped = append(wrapped, newlineID)
			wrapped = append(wrapped, tokenIDs[1:]...)
			wrapped = append(wrapped, turnEnd)
			wrapped = append(wrapped, newlineID)
			wrapped = append(wrapped, turnStart)
			wrapped = append(wrapped, mdl...)
			wrapped = append(wrapped, newlineID)
			tokenIDs = wrapped
		}
	}
	// Qwen3/Qwen3-MoE instruct chat template
	if g.promptEmbeddings == nil && (cfg.ModelType == "qwen3" || cfg.ModelType == "qwen3_moe") && g.CPU != nil && g.CPU.Tok != nil {
		imStart, imEnd, nlID := -1, -1, -1
		for id, tok := range g.CPU.Tok.InvVocab {
			if tok == "<|im_start|>" {
				imStart = id
			}
			if tok == "<|im_end|>" {
				imEnd = id
			}
			if tok == "\n" || tok == "\u010a" {
				nlID = id
			}
		}
		if imStart >= 0 && imEnd >= 0 && nlID >= 0 {
			user := g.CPU.Tok.Encode("user")
			assistant := g.CPU.Tok.Encode("assistant")
			wrapped := []int{imStart}
			wrapped = append(wrapped, user...)
			wrapped = append(wrapped, nlID)
			wrapped = append(wrapped, tokenIDs...)
			wrapped = append(wrapped, imEnd, nlID, imStart)
			wrapped = append(wrapped, assistant...)
			wrapped = append(wrapped, nlID)
			tokenIDs = wrapped
		}
	}
	h := cfg.HiddenSize
	numHeads := cfg.NumHeads
	inter := cfg.Intermediate
	m := g.CPU

	output := make([]int, len(tokenIDs), len(tokenIDs)+maxTokens)
	copy(output, tokenIDs)
	forceCPUAttnEnv := (cfg.ModelType == "gemma4_text" && os.Getenv("GEMMA4_CPU_ATTN") == "1") || os.Getenv("GO_PHERENCE_GPU_CPU_ATTN") == "1"
	forceCPUAttnLayers := make([]bool, len(g.Layers))
	if forceCPUAttnEnv {
		for i := range forceCPUAttnLayers {
			forceCPUAttnLayers[i] = true
		}
	}
	forceFastDown := cfg.ModelType == "gemma4_text" && os.Getenv("GEMMA4_FAST_DOWN") == "1"
	syncDebug := cfg.ModelType == "gemma4_text" && os.Getenv("GEMMA4_GPU_SYNC_DEBUG") == "1"
	profileDecode := os.Getenv("GO_PHERENCE_PROFILE_DECODE") != ""
	var totalLayerTime, totalLogitTime time.Duration
	logitSteps := 0
	gpuStatsStart := nvidia.Stats{}
	if profileDecode {
		previousStatsEnabled := nvidia.SetStatsEnabled(true)
		defer nvidia.SetStatsEnabled(previousStatsEnabled)
		gpuStatsStart = nvidia.StatsSnapshot()
	}
	var expertStartHits, expertStartMisses, expertStartEvicts uint64
	var expertDecodeStartHits, expertDecodeStartMisses, expertDecodeStartEvicts uint64
	expertDecodeStartCaptured := false
	if profileDecode && g.Experts != nil {
		expertStartHits = g.Experts.Hits.Load()
		expertStartMisses = g.Experts.Misses.Load()
		expertStartEvicts = g.Experts.Evicts.Load()
	}
	profileStart := func() time.Time {
		if !profileDecode {
			return time.Time{}
		}
		nvidia.SyncForTiming()
		return time.Now()
	}
	profileAdd := func(acc *time.Duration, start time.Time) {
		if !profileDecode || start.IsZero() {
			return
		}
		nvidia.SyncForTiming()
		*acc += time.Since(start)
	}
	checkGPU := func(stage string) {
		if !syncDebug {
			return
		}
		if err := nvidia.SyncErr(); err != nil {
			panic(fmt.Sprintf("gpu sync %s: %v", stage, err))
		}
	}

	// Temp CPU buffers for RoPE + attention (sequential ops)
	var kd, vd []float32
	logits := make([]float32, g.vocabSize)

	// Batched prefill: process all prompt tokens at once
	prefillStart := 0
	if len(tokenIDs) > 1 && nvidia.BatchGEMMReady() && cfg.ModelType != "gemma4_text" && attentionLogitSoftcap(cfg) <= 0 {
		if lastHidden := g.prefillGPU(tokenIDs); lastHidden != nil {
			// Prefill succeeded — skip to decode phase
			prefillStart = len(tokenIDs) - 1 // skip all but last prompt token
			// Set up hidden state from prefill result
			copy(g.hidden.Data(), lastHidden)
			g.hidden.MarkDirty()
		}
	}

generationLoop:
	for step := prefillStart; step < len(tokenIDs)+maxTokens-1; step++ {
		if profileDecode && g.Experts != nil && !expertDecodeStartCaptured && step >= len(tokenIDs) {
			expertDecodeStartHits = g.Experts.Hits.Load()
			expertDecodeStartMisses = g.Experts.Misses.Load()
			expertDecodeStartEvicts = g.Experts.Evicts.Load()
			expertDecodeStartCaptured = true
		}
		var tokID int
		if step < len(tokenIDs) {
			tokID = tokenIDs[step]
		} else {
			tokID = output[len(output)-1]
		}
		pos := step

		skipLayers := (step == prefillStart && prefillStart > 0)
		var hd []float32

		layerTimer := profileStart()
		if !skipLayers {
			// Embedding input. Multimodal callers provide exact prepared rows for
			// prompt positions; generated positions continue with tied token lookup.
			hd = g.hidden.Data()
			if g.promptEmbeddings != nil && step < len(tokenIDs) {
				copy(hd, g.promptEmbeddings[step*h:(step+1)*h])
			} else {
				embData := m.EmbedTokens.Data()
				copy(hd, embData[tokID*h:(tokID+1)*h])
			}
			g.hidden.MarkDirty()
			// Gemma3/4: scale embeddings by sqrt(hidden_size)
			if cfg.ModelType == "gemma3_text" || cfg.ModelType == "gemma4_text" {
				scale := float32(math.Sqrt(float64(h)))
				for i := range hd {
					hd[i] *= scale
				}
				g.hidden.MarkDirty()
				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.hidden, h)
				}
			}
			if debugOpHook != nil {
				debugOpHook("gpu", step, 0, "embed_scaled", g.hidden.Data()[:h])
			}

			// Gemma4: per-layer input gating (GPU path with CPU fallback)
			var perLayerInputs [][]float32
			perLayerProjPtr := (*nvidia.Buffer)(nil)
			if g.perLayerProjBuf != nil {
				perLayerProjPtr = g.perLayerProjBuf.GPUPtr()
			}
			usePLIGPU := cfg.ModelType == "gemma4_text" && g.perLayerModelProj != nil && g.perLayerProjNorm != nil && g.perLayerProjBuf != nil && perLayerProjPtr != nil
			if cfg.ModelType == "gemma4_text" && m.PerLayerModelProj != nil && cfg.HiddenPerLayer > 0 {
				hpl := cfg.HiddenPerLayer
				nl := cfg.NumLayers
				totalDim := nl * hpl
				if usePLIGPU {
					nvidia.DevGemv(g.perLayerProjBuf, g.hidden, g.perLayerModelProj, totalDim, h)
					nvidia.DevScale(g.perLayerProjBuf, g.perLayerProjBuf, m.PerLayerProjScale)
					allSliceNormsGPU := true
					for ll := 0; ll < nl; ll++ {
						sl := g.perLayerProjBuf.Slice(ll*hpl, hpl)
						if !nvidia.DevRMSNormOK(sl, sl, g.perLayerProjNorm, float32(cfg.RMSNormEps)) {
							allSliceNormsGPU = false
						}
					}
					if allSliceNormsGPU {
						g.perLayerProjBuf.MarkOnGPU()
					} else {
						g.perLayerProjBuf.MarkDirty()
					}
					if m.EmbedPerLayer != nil && tokID < cfg.VocabPerLayer {
						embRow := m.EmbedPerLayer[tokID*totalDim : (tokID+1)*totalDim]
						copy(g.perLayerEmbedBuf.Data(), embRow)
						g.perLayerEmbedBuf.MarkDirty()
						nvidia.DevScale(g.perLayerEmbedBuf, g.perLayerEmbedBuf, m.EmbedPerLayerScale)
						nvidia.DevAdd(g.perLayerProjBuf, g.perLayerProjBuf, g.perLayerEmbedBuf)
						nvidia.DevScale(g.perLayerProjBuf, g.perLayerProjBuf, m.PerLayerInputScale)
					}
					g.perLayerProjBuf.MarkOnGPU()
					checkGPU(fmt.Sprintf("step=%d pli_model_proj", step))
					if debugOpHook != nil && nl > 0 {
						debugOpHook("gpu", step, 0, "pli0_input", g.perLayerProjBuf.Data()[:hpl])
					}
				} else {
					proj := make([]float32, totalDim)
					hd2 := g.hidden.Data()
					gemvNT(proj, hd2, m.PerLayerModelProj, h, totalDim)
					for i := range proj {
						proj[i] *= m.PerLayerProjScale
					}
					for ll := 0; ll < nl; ll++ {
						sl := proj[ll*hpl : (ll+1)*hpl]
						rmsNormInPlace(sl, m.PerLayerProjNorm, float32(cfg.RMSNormEps))
					}
					if m.EmbedPerLayer != nil && tokID < cfg.VocabPerLayer {
						embRow := m.EmbedPerLayer[tokID*totalDim : (tokID+1)*totalDim]
						for i := range proj {
							proj[i] = (proj[i] + embRow[i]*m.EmbedPerLayerScale) * m.PerLayerInputScale
						}
					}
					perLayerInputs = make([][]float32, nl)
					for ll := 0; ll < nl; ll++ {
						perLayerInputs[ll] = proj[ll*hpl : (ll+1)*hpl]
					}
					if debugOpHook != nil && len(perLayerInputs) > 0 {
						debugOpHook("gpu", step, 0, "pli0_input", perLayerInputs[0])
					}
				}
			}

			useDirectMLX := cfg.ModelType == "gemma4_text" || cfg.ModelType == "gemma3_text"
			for l := 0; l < len(g.Layers); l++ {
				// Hybrid forward: CPU fallback for layers beyond GPULayers
				if g.GPULayers > 0 && l >= g.GPULayers {
					// Download hidden state from GPU
					nvidia.Sync()
					hidden := append([]float32(nil), g.hidden.Data()[:h]...)
					// Run remaining layers on CPU
					for cl := l; cl < len(m.Layers); cl++ {
						hidden = g.CPU.ForwardLayer(hidden, cl, step, pos, g.kvCacheK, g.kvCacheV)
					}
					// Upload result back to GPU hidden buffer
					copy(g.hidden.Data(), hidden)
					g.hidden.MarkDirty()
					break // all remaining layers handled
				}

				layer := &g.Layers[l]
				cpuLayer := &m.Layers[l]
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "hidden_in", g.hidden.Data()[:h])
				}

				// Per-layer dims
				layerHeadDim, err := m.LayerHeadDim(l)
				if err != nil {
					return nil
				}
				layerKVHeads := gemmacfg.LayerKVHeads(cfg, l)
				qDim, okQDim := checkedProduct(numHeads, layerHeadDim)
				layerKVDim, okKVDim := checkedProduct(layerKVHeads, layerHeadDim)
				if layerKVHeads <= 0 || !okQDim || !okKVDim {
					return nil
				}
				layerInter := inter
				if cpuLayer.GateWm != nil {
					layerInter = cpuLayer.GateWm.OutDim
				}

				// Save residual
				nvidia.DevCopy(g.residual, g.hidden)

				// RMSNorm (GPU kernel with CPU fallback)
				nvidia.DevRMSNorm(g.normed, g.hidden, layer.InputNorm, float32(cfg.RMSNormEps))
				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.normed, h)
				}
				checkGPU(fmt.Sprintf("step=%d layer=%d inputnorm", step, l))
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "normed", g.normed.Data()[:h])
				}

				if l == 0 && step == 0 {
					// nvidia.Sync() — removed, all on GPU
				}
				// Q projection (always)
				if layer.QWmg != nil {
					if !gpuMLXWeightDims(layer.QWmg, qDim, h) {
						return nil
					}
					if useDirectMLX {
						nvidia.GemvMLXDirect(g.q, g.normed, layer.QWmg)
					} else {
						nvidia.GemvMLX(g.q, g.normed, layer.QWmg)
					}
				} else if layer.QWg != nil {
					if !gpuQ4WeightDims(layer.QWg, qDim, h) {
						return nil
					}
					nvidia.GemvQ4(g.q, g.normed, layer.QWg)
				} else if layer.QWq != nil {
					if !cpuQ4WeightDims(layer.QWq, qDim, h) {
						return nil
					}
					nd := g.normed.Data()
					qd := g.q.Data()
					if !simdq4.GemvSymTo(qd, nd, layer.QWq.QWeight, layer.QWq.GIdx, layer.QWq.Scales, layer.QWq.InDim, layer.QWq.OutDim) {
						return nil
					}
					g.q.MarkDirty()
				} else if layer.QW != nil {
					g.gemv(g.q, g.normed, layer.QW, h, qDim)
				}

				// K/V projections (only for HasKV layers)
				if cpuLayer.HasKV {
					if layer.KWmg != nil {
						if !gpuMLXWeightDims(layer.KWmg, layerKVDim, h) {
							return nil
						}
						if useDirectMLX {
							nvidia.GemvMLXDirect(g.k, g.normed, layer.KWmg)
						} else {
							nvidia.GemvMLX(g.k, g.normed, layer.KWmg)
						}
						if cfg.AttentionKEqV && (layer.VWmg == nil || layer.VWmg == layer.KWmg) {
							nvidia.DevCopyN(g.v, g.k, layerKVDim)
						} else if layer.VWmg != nil {
							if !gpuMLXWeightDims(layer.VWmg, layerKVDim, h) {
								return nil
							}
							if useDirectMLX {
								nvidia.GemvMLXDirect(g.v, g.normed, layer.VWmg)
							} else {
								nvidia.GemvMLX(g.v, g.normed, layer.VWmg)
							}
						} else {
							return nil
						}
					} else if layer.KWg != nil {
						if !gpuQ4WeightDims(layer.KWg, layerKVDim, h) {
							return nil
						}
						nvidia.GemvQ4(g.k, g.normed, layer.KWg)
						if cfg.AttentionKEqV && (layer.VWg == nil || layer.VWg == layer.KWg) {
							nvidia.DevCopyN(g.v, g.k, layerKVDim)
						} else if layer.VWg != nil {
							if !gpuQ4WeightDims(layer.VWg, layerKVDim, h) {
								return nil
							}
							nvidia.GemvQ4(g.v, g.normed, layer.VWg)
						} else {
							return nil
						}
					} else if layer.KWq != nil {
						if !cpuQ4WeightDims(layer.KWq, layerKVDim, h) {
							return nil
						}
						nd := g.normed.Data()
						kd := g.k.Data()
						vd := g.v.Data()
						if !simdq4.GemvSymTo(kd, nd, layer.KWq.QWeight, layer.KWq.GIdx, layer.KWq.Scales, layer.KWq.InDim, layer.KWq.OutDim) {
							return nil
						}
						if cfg.AttentionKEqV && (layer.VWq == nil || layer.VWq == layer.KWq) {
							copy(vd[:layerKVDim], kd[:layerKVDim])
						} else if layer.VWq != nil {
							if !cpuQ4WeightDims(layer.VWq, layerKVDim, h) {
								return nil
							}
							if !simdq4.GemvSymTo(vd, nd, layer.VWq.QWeight, layer.VWq.GIdx, layer.VWq.Scales, layer.VWq.InDim, layer.VWq.OutDim) {
								return nil
							}
						} else {
							return nil
						}
						g.k.MarkDirty()
						g.v.MarkDirty()
					} else if layer.KW != nil {
						g.gemv(g.k, g.normed, layer.KW, h, layerKVDim)
						if cfg.AttentionKEqV && (layer.VW == nil || layer.VW == layer.KW) {
							nvidia.DevCopyN(g.v, g.k, layerKVDim)
						} else if layer.VW != nil {
							g.gemv(g.v, g.normed, layer.VW, h, layerKVDim)
						} else {
							return nil
						}
					}
				}

				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.q, qDim)
					if cpuLayer.HasKV {
						nvidia.DevToBF16(g.k, layerKVDim)
						nvidia.DevToBF16(g.v, layerKVDim)
					}
				}
				checkGPU(fmt.Sprintf("step=%d layer=%d qkv_proj", step, l))
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "q", g.q.Data()[:qDim])
					if cpuLayer.HasKV {
						debugOpHook("gpu", step, l, "k", g.k.Data()[:layerKVDim])
						debugOpHook("gpu", step, l, "v", g.v.Data()[:layerKVDim])
					}
				}

				// Bias (Qwen2 only)
				if layer.QB != nil {
					nvidia.DevAdd(g.q, g.q, layer.QB)
					if cpuLayer.HasKV {
						nvidia.DevAdd(g.k, g.k, layer.KB)
						nvidia.DevAdd(g.v, g.v, layer.VB)
					}
				}

				// V norm (Gemma4: RMSNormNoScale — no learned weight)
				if cfg.ModelType == "gemma4_text" && cpuLayer.HasKV {
					eps := float32(cfg.RMSNormEps)
					for head := 0; head < layerKVHeads; head++ {
						vSlice := g.v.Slice(head*layerHeadDim, layerHeadDim)
						nvidia.DevRMSNormNoScale(vSlice, vSlice, eps)
					}
					g.v.MarkOnGPU()
				}

				// QK-Norm: RMSNorm each head
				if layer.QNorm != nil {
					for head := 0; head < numHeads; head++ {
						qSlice := g.q.Slice(head*layerHeadDim, layerHeadDim)
						nvidia.DevRMSNorm(qSlice, qSlice, layer.QNorm, float32(cfg.RMSNormEps))
						if cfg.ModelType == "gemma4_text" {
							nvidia.DevToBF16(qSlice, layerHeadDim)
						}
					}
					g.q.MarkOnGPU()
					if cpuLayer.HasKV {
						for head := 0; head < layerKVHeads; head++ {
							kSlice := g.k.Slice(head*layerHeadDim, layerHeadDim)
							nvidia.DevRMSNorm(kSlice, kSlice, layer.KNorm, float32(cfg.RMSNormEps))
							if cfg.ModelType == "gemma4_text" {
								nvidia.DevToBF16(kSlice, layerHeadDim)
							}
						}
						g.k.MarkOnGPU()
					}
				}
				checkGPU(fmt.Sprintf("step=%d layer=%d qk_norm", step, l))
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "q_qknorm", g.q.Data()[:qDim])
					if cpuLayer.HasKV {
						debugOpHook("gpu", step, l, "k_qknorm", g.k.Data()[:layerKVDim])
						debugOpHook("gpu", step, l, "v_attn", g.v.Data()[:layerKVDim])
					}
				}

				// RoPE: device tables remain bounded; positions beyond them fall back
				// to the concurrency-safe, on-demand CPU tables.
				if cfg.ModelType == "gemma4_text" && g.ropeCosSinSWA != nil {
					isSWA := gemma4LayerUsesSWA(cfg.LayerTypes, l)
					deviceFreqs := g.ropeCosSinSWA
					if !isSWA {
						deviceFreqs = g.ropeCosSinFull
					}
					freqs, rotHalf := m.ensureGemma4RoPE(l, pos)
					if !nvidia.DevRoPEPartial(g.q, deviceFreqs, pos, numHeads, layerHeadDim, rotHalf) {
						qd := g.q.Data()
						applyRoPEPartial(qd, freqs, pos, numHeads, layerHeadDim, rotHalf)
						g.q.MarkDirty()
					}
					if cpuLayer.HasKV && !nvidia.DevRoPEPartial(g.k, deviceFreqs, pos, layerKVHeads, layerHeadDim, rotHalf) {
						kd := g.k.Data()
						applyRoPEPartial(kd, freqs, pos, layerKVHeads, layerHeadDim, rotHalf)
						g.k.MarkDirty()
					}
				} else {
					freqs := m.ensureRoPE(pos)
					deviceReady := g.ropeCosSin != nil && g.ropeCosSin.GPUPtr() != nil
					if !deviceReady || !nvidia.DevRoPE(g.q, g.ropeCosSin, pos, numHeads, layerHeadDim) {
						qd := g.q.Data()
						applyRoPE(qd, freqs, pos, numHeads, layerHeadDim)
						g.q.MarkDirty()
					}
					if cpuLayer.HasKV && (!deviceReady || !nvidia.DevRoPE(g.k, g.ropeCosSin, pos, layerKVHeads, layerHeadDim)) {
						kd := g.k.Data()
						applyRoPE(kd, freqs, pos, layerKVHeads, layerHeadDim)
						g.k.MarkDirty()
					}
				}

				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "q_attn", g.q.Data()[:qDim])
					if cpuLayer.HasKV {
						debugOpHook("gpu", step, l, "k_attn", g.k.Data()[:layerKVDim])
						debugOpHook("gpu", step, l, "v_attn", g.v.Data()[:layerKVDim])
					}
				}

				// KV cache: HasKV layers append, shared layers reuse source
				kvLayer := l
				if !cpuLayer.HasKV {
					kvLayer = cpuLayer.KVSourceLayer
				}
				seqLen := pos + 1

				// The device attention kernels do not yet expose pre-softmax logit
				// softcapping. Keep Gemma2 correctness by using the CPU attention
				// path while retaining GPU projections and the CPU KV shadow.
				forceLayerCPUAttn := attentionLogitSoftcap(cfg) > 0 || (l < len(forceCPUAttnLayers) && forceCPUAttnLayers[l])
				if kvLayer >= 0 && kvLayer < len(forceCPUAttnLayers) && forceCPUAttnLayers[kvLayer] {
					forceLayerCPUAttn = true
				}
				var kvKPtr, kvVPtr *nvidia.Buffer
				if !forceLayerCPUAttn && cpuLayer.HasKV && g.kvGPU_K[l] != nil {
					kvKPtr = g.kvGPU_K[l].GPUPtr()
				}
				if !forceLayerCPUAttn && cpuLayer.HasKV && g.kvGPU_V[l] != nil {
					kvVPtr = g.kvGPU_V[l].GPUPtr()
				}
				if !forceLayerCPUAttn && cpuLayer.HasKV && kvKPtr != nil && kvVPtr != nil && g.k.ToGPU() == nil && g.v.ToGPU() == nil {
					kPtr := g.k.GPUPtr()
					vPtr := g.v.GPUPtr()
					copyOK := kPtr != nil && vPtr != nil
					if copyOK {
						kvBytes, kOff, ok := kvCopyByteRange(pos, layerKVDim, kvKPtr.Size)
						_, _, okV := kvCopyByteRange(pos, layerKVDim, kvVPtr.Size)
						if !ok || !okV || kPtr.Size < int(kvBytes) || vPtr.Size < int(kvBytes) {
							copyOK = false
						} else if err := nvidia.CopyDtoD(kvKPtr.Ptr+kOff, kPtr.Ptr, kvBytes); err != nil {
							copyOK = false
						}
						if copyOK {
							if err := nvidia.CopyDtoD(kvVPtr.Ptr+kOff, vPtr.Ptr, kvBytes); err != nil {
								copyOK = false
							}
						}
					}
					if !copyOK {
						if !forceLayerCPUAttn {
							// A failed GPU KV append leaves the GPU cache unusable for this layer's
							// current and future attention. Rebuild the CPU shadow prefix from the
							// GPU cache before switching this layer to CPU attention so sequence
							// length remains correct instead of globally forcing unrelated layers to
							// use incomplete CPU shadows.
							prefix, okPrefix := checkedProduct(pos, layerKVDim)
							if okPrefix && prefix > 0 {
								kg := g.kvGPU_K[l].Data()
								vg := g.kvGPU_V[l].Data()
								if len(kg) >= prefix && len(vg) >= prefix {
									g.kvCacheK[l] = append(g.kvCacheK[l][:0], kg[:prefix]...)
									g.kvCacheV[l] = append(g.kvCacheV[l][:0], vg[:prefix]...)
								}
							}
							forceCPUAttnLayers[l] = true
							forceLayerCPUAttn = true
						}
						kd = g.k.Data()
						vd = g.v.Data()
						g.kvCacheK[l] = append(g.kvCacheK[l], kd[:layerKVDim]...)
						g.kvCacheV[l] = append(g.kvCacheV[l], vd[:layerKVDim]...)
					}
				} else if cpuLayer.HasKV {
					kd = g.k.Data()
					vd = g.v.Data()
					g.kvCacheK[l] = append(g.kvCacheK[l], kd[:layerKVDim]...)
					g.kvCacheV[l] = append(g.kvCacheV[l], vd[:layerKVDim]...)
				}

				// Attention (with per-layer headDim and scale)
				attnScale := attentionScale(cfg, layerHeadDim)

				var attnKVPtr *nvidia.Buffer
				if !forceLayerCPUAttn && g.kvGPU_K[kvLayer] != nil {
					attnKVPtr = g.kvGPU_K[kvLayer].GPUPtr()
				}
				if !forceLayerCPUAttn && attnKVPtr != nil && g.kvGPU_V[kvLayer] != nil && g.kvGPU_V[kvLayer].GPUPtr() != nil {
					nvidia.DevAttention(g.attnOut, g.q, g.kvGPU_K[kvLayer], g.kvGPU_V[kvLayer], seqLen, numHeads, layerKVHeads, layerHeadDim, attnScale)
				} else {
					qd := g.q.Data()
					attnCPU := gqaAttentionScaleSoftcap(qd[:qDim], g.kvCacheK[kvLayer], g.kvCacheV[kvLayer], seqLen, numHeads, layerKVHeads, layerHeadDim, attnScale, attentionLogitSoftcap(cfg))
					copy(g.attnOut.Data(), attnCPU)
					g.attnOut.MarkDirty()
				}
				checkGPU(fmt.Sprintf("step=%d layer=%d attention", step, l))
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "attn", g.attnOut.Data()[:qDim])
				}

				// Output projection
				if layer.OWmg != nil {
					if !gpuMLXWeightDims(layer.OWmg, h, qDim) {
						return nil
					}
					if useDirectMLX {
						nvidia.GemvMLXDirect(g.oOut, g.attnOut, layer.OWmg)
					} else {
						nvidia.GemvMLX(g.oOut, g.attnOut, layer.OWmg)
					}
				} else if layer.OWg != nil {
					if !gpuQ4WeightDims(layer.OWg, h, qDim) {
						return nil
					}
					g.attnOut.ToGPU()
					nvidia.GemvQ4(g.oOut, g.attnOut, layer.OWg)
				} else if layer.OWq != nil {
					if !cpuQ4WeightDims(layer.OWq, h, qDim) {
						return nil
					}
					ad := g.attnOut.Data()
					od := g.oOut.Data()
					if !simdq4.GemvSymTo(od, ad, layer.OWq.QWeight, layer.OWq.GIdx, layer.OWq.Scales, layer.OWq.InDim, layer.OWq.OutDim) {
						return nil
					}
					g.oOut.MarkDirty()
				} else if layer.OW != nil {
					g.gemv(g.oOut, g.attnOut, layer.OW, qDim, h)
				}

				checkGPU(fmt.Sprintf("step=%d layer=%d o_proj", step, l))
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "o", g.oOut.Data()[:h])
				}

				// Gemma3/4: post-attn norm before residual, separate pre-FFN norm
				if layer.PreFFNNorm != nil {
					nvidia.DevRMSNorm(g.oOut, g.oOut, layer.PostNorm, float32(cfg.RMSNormEps))
					nvidia.DevAdd(g.hidden, g.residual, g.oOut)
					nvidia.DevCopy(g.residual, g.hidden)
					nvidia.DevRMSNorm(g.normed, g.hidden, layer.PreFFNNorm, float32(cfg.RMSNormEps))
					if cfg.ModelType == "gemma3_text" || cfg.ModelType == "gemma4_text" {
						nvidia.DevToBF16(g.normed, h)
					}
				} else {
					nvidia.DevAdd(g.hidden, g.residual, g.oOut)
					nvidia.DevCopy(g.residual, g.hidden)
					nvidia.DevRMSNorm(g.normed, g.hidden, layer.PostNorm, float32(cfg.RMSNormEps))
				}

				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "mlp_input", g.normed.Data()[:h])
				}

				// MLP: gate + up projections (or MoE for expert layers)
				if cpuLayer.IsMoE && cpuLayer.ExpertGateW != nil {
					// MoE: router + expert MLPs (GPU-cached or CPU fallback)
					var down []float32
					if g.Experts != nil && g.Experts.Slots() > 0 {
						down = moeForwardGPU(g.down, g.normed, cpuLayer, cfg, g.Experts, l, layer.RouterWmg)
					} else {
						mlpIn := append([]float32(nil), g.normed.Data()[:h]...)
						down = moeForward(mlpIn, cpuLayer, cfg)
					}
					if down != nil {
						copy(g.down.Data()[:h], down)
						g.down.MarkDirty()
					}
				}

				// MLP: gate + up projections (skip for MoE layers)
				if !cpuLayer.IsMoE {
					if layer.GateWg != nil {
						if !gpuQ4WeightDims(layer.GateWg, layerInter, h) || !gpuQ4WeightDims(layer.UpWg, layerInter, h) {
							return nil
						}
						g.normed.ToGPU()
						nvidia.GemvQ4(g.gate, g.normed, layer.GateWg)
						nvidia.GemvQ4(g.up, g.normed, layer.UpWg)
					} else if layer.GateWmg != nil {
						if !gpuMLXWeightDims(layer.GateWmg, layerInter, h) || !gpuMLXWeightDims(layer.UpWmg, layerInter, h) {
							return nil
						}
						if useDirectMLX {
							nvidia.GemvMLXDirect(g.gate, g.normed, layer.GateWmg)
						} else {
							nvidia.GemvMLX(g.gate, g.normed, layer.GateWmg)
						}
						if useDirectMLX {
							nvidia.GemvMLXDirect(g.up, g.normed, layer.UpWmg)
						} else {
							nvidia.GemvMLX(g.up, g.normed, layer.UpWmg)
						}
					} else if layer.GateWq != nil {
						if !cpuQ4WeightDims(layer.GateWq, layerInter, h) || !cpuQ4WeightDims(layer.UpWq, layerInter, h) {
							return nil
						}
						nd := g.normed.Data()
						gd := g.gate.Data()
						ud := g.up.Data()
						if !simdq4.GemvSymTo(gd, nd, layer.GateWq.QWeight, layer.GateWq.GIdx, layer.GateWq.Scales, layer.GateWq.InDim, layer.GateWq.OutDim) {
							return nil
						}
						if !simdq4.GemvSymTo(ud, nd, layer.UpWq.QWeight, layer.UpWq.GIdx, layer.UpWq.Scales, layer.UpWq.InDim, layer.UpWq.OutDim) {
							return nil
						}
						g.gate.MarkDirty()
						g.up.MarkDirty()
					} else {
						g.gemv(g.gate, g.normed, layer.GateW, h, inter)
						g.gemv(g.up, g.normed, layer.UpW, h, inter)
					}

					if cfg.ModelType == "gemma4_text" {
						nvidia.DevToBF16(g.gate, layerInter)
						nvidia.DevToBF16(g.up, layerInter)
					}
					checkGPU(fmt.Sprintf("step=%d layer=%d gate_up_proj", step, l))
					if debugOpHook != nil {
						debugOpHook("gpu", step, l, "gate_pre", g.gate.Data()[:layerInter])
						debugOpHook("gpu", step, l, "up", g.up.Data()[:layerInter])
					}

					// Activation(gate) * up
					if cfg.HiddenAct == "gelu_pytorch_tanh" {
						// GELU (Gemma3/4) — GPU kernel
						nvidia.DevGELUTanhMul(g.gate, g.up, layerInter)
						if cfg.ModelType == "gemma4_text" {
							nvidia.DevToBF16(g.gate, layerInter)
						}
					} else {
						nvidia.DevSiLUMul(g.gate, g.gate, g.up)
					}
					checkGPU(fmt.Sprintf("step=%d layer=%d gate_act", step, l))
					if debugOpHook != nil {
						debugOpHook("gpu", step, l, "gate_act", g.gate.Data()[:layerInter])
					}

					// Down projection
					if layer.DownWmg != nil {
						if !gpuMLXWeightDims(layer.DownWmg, h, layerInter) {
							return nil
						}
						if useDirectMLX && !forceFastDown {
							nvidia.GemvMLXDirect(g.down, g.gate, layer.DownWmg)
						} else {
							nvidia.GemvMLX(g.down, g.gate, layer.DownWmg)
						}
					} else if layer.DownWg != nil {
						if !gpuQ4WeightDims(layer.DownWg, h, layerInter) {
							return nil
						}
						g.gate.ToGPU()
						nvidia.GemvQ4(g.down, g.gate, layer.DownWg)
					} else if layer.DownWq != nil {
						if !cpuQ4WeightDims(layer.DownWq, h, layerInter) {
							return nil
						}
						gd := g.gate.Data()
						dd := g.down.Data()
						if !simdq4.GemvSymTo(dd, gd, layer.DownWq.QWeight, layer.DownWq.GIdx, layer.DownWq.Scales, layer.DownWq.InDim, layer.DownWq.OutDim) {
							return nil
						}
						g.down.MarkDirty()
					} else {
						g.gemv(g.down, g.gate, layer.DownW, layerInter, h)
					}
				} // end !cpuLayer.IsMoE

				checkGPU(fmt.Sprintf("step=%d layer=%d down_raw", step, l))

				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.down, h)
					checkGPU(fmt.Sprintf("step=%d layer=%d down_bf16", step, l))
				}
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "down", g.down.Data()[:h])
				}

				// Post-FFN norm (Gemma3/4)
				if layer.PostFFNNorm != nil {
					nvidia.DevRMSNorm(g.down, g.down, layer.PostFFNNorm, float32(cfg.RMSNormEps))
					if cfg.ModelType == "gemma4_text" {
						nvidia.DevToBF16(g.down, h)
					}
				}
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "down_postffn", g.down.Data()[:h])
				}

				// Residual add
				nvidia.DevAdd(g.hidden, g.residual, g.down)
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "hidden_post_ffn", g.hidden.Data()[:h])
				}

				// Per-layer input gating (Gemma4, GPU path with CPU fallback)
				if layer.PLIGate != nil && usePLIGPU {
					hpl := cfg.HiddenPerLayer
					pliSlice := g.perLayerProjBuf.Slice(l*hpl, hpl)
					nvidia.DevGemv(g.pliGateBuf, g.hidden, layer.PLIGate, hpl, h)
					nvidia.DevGELUTanhMul(g.pliGateBuf, pliSlice, hpl)
					nvidia.DevGemv(g.pliProjBuf, g.pliGateBuf, layer.PLIProj, h, hpl)
					nvidia.DevRMSNorm(g.pliProjBuf, g.pliProjBuf, layer.PLIPostNorm, float32(cfg.RMSNormEps))
					nvidia.DevAdd(g.hidden, g.hidden, g.pliProjBuf)
				} else if cpuLayer.PLIGate != nil && perLayerInputs != nil && l < len(perLayerInputs) {
					hpl := cfg.HiddenPerLayer
					pli := perLayerInputs[l]
					hd3 := g.hidden.Data()
					gate2 := make([]float32, hpl)
					gemvNT(gate2, hd3, cpuLayer.PLIGate, h, hpl)
					simd.GELUTanhMul(gate2, gate2, pli)
					proj2 := make([]float32, h)
					gemvNT(proj2, gate2, cpuLayer.PLIProj, hpl, h)
					rmsNormInPlace(proj2, cpuLayer.PLIPostNorm, float32(cfg.RMSNormEps))
					for i := range hd3 {
						hd3[i] += proj2[i]
					}
					g.hidden.MarkDirty()
				}
				if debugOpHook != nil {
					debugOpHook("gpu", step, l, "hidden_post_pli", g.hidden.Data()[:h])
				}

				// Layer scalar (Gemma4) — GPU path
				if cpuLayer.LayerScalar != 1.0 {
					nvidia.DevScale(g.hidden, g.hidden, cpuLayer.LayerScalar)
				}
				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.hidden, h)
				}
				if debugLayerHook != nil {
					debugLayerHook("gpu", step, l, g.hidden.Data())
				}
			}

		} // end !skipLayers
		profileAdd(&totalLayerTime, layerTimer)

		// Prompt-only positions only need to update hidden/KV state. Avoid the
		// large-vocab LM-head projection until the last prompt token or decode.
		if step < len(tokenIDs)-1 {
			continue
		}

		// Sync GPU → CPU for final norm + sampling or prompt-context capture.
		nvidia.Sync() // drain all queued GPU work before readback
		if g.capturePromptContext && step == len(tokenIDs)-1 {
			if g.normGPU != nil {
				nvidia.DevRMSNorm(g.hidden, g.hidden, g.normGPU, float32(cfg.RMSNormEps))
				if cfg.ModelType == "gemma4_text" {
					nvidia.DevToBF16(g.hidden, h)
				}
				nvidia.Sync()
			} else {
				hd = g.hidden.Data()
				if activation, err := m.FinishCPUActivation(hd); err == nil {
					copy(hd, activation)
				}
			}
			g.lastActivation = append(g.lastActivation[:0], g.hidden.Data()[:h]...)
			g.lastPromptTokens = append(g.lastPromptTokens[:0], tokenIDs...)
			g.lastLogits = g.lastLogits[:0]
			g.lastToken = -1
			continue
		}

		logitTimer := profileStart()
		if g.lmHeadMLXGPU != nil || g.lmHeadGPU != nil {
			// GPU path: RMSNorm + GEMV on GPU, download logits
			nvidia.DevRMSNorm(g.hidden, g.hidden, g.normGPU, float32(cfg.RMSNormEps))
			if cfg.ModelType == "gemma4_text" {
				nvidia.DevToBF16(g.hidden, h)
			}
			if g.lmHeadMLXGPU != nil {
				if !gpuMLXWeightDims(g.lmHeadMLXGPU, g.vocabSize, h) {
					return nil
				}
				nvidia.GemvMLX(g.logitsGPU, g.hidden, g.lmHeadMLXGPU)
			} else {
				// logits = lmHead[vocab,h] × hidden[h] → [vocab]
				nvidia.DevLMHead(g.logitsGPU, g.hidden, g.lmHeadGPU, g.vocabSize, h)
			}
			nvidia.Sync()
			copy(logits, g.logitsGPU.Data())
		} else {
			hd = g.hidden.Data()
			rmsNormInPlace(hd, g.normWeight, float32(cfg.RMSNormEps))
			// Try chunked GPU LM head, fall back to parallel SIMD
			if !nvidia.ChunkedLMHead(logits, hd, g.lmHead, g.vocabSize, h) {
				gemvNTParallel(logits, hd, g.lmHead, h, g.vocabSize)
			}
		}
		profileAdd(&totalLogitTime, logitTimer)
		if profileDecode {
			logitSteps++
		}

		// Greedy sampling
		if step >= len(tokenIDs)-1 {
			g.lastActivation = append(g.lastActivation[:0], g.hidden.Data()[:h]...)
			g.lastLogits = append(g.lastLogits[:0], logits...)
			bestID := 0
			bestVal := logits[0]
			for j := 1; j < g.vocabSize; j++ {
				if logits[j] > bestVal {
					bestVal = logits[j]
					bestID = j
				}
			}
			if debugLogitsHook != nil {
				debugLogitsHook("gpu", step, g.hidden.Data(), logits)
			}
			g.lastToken = bestID
			output = append(output, bestID)
			if g.stopToken >= 0 && bestID == g.stopToken {
				break generationLoop
			}
		}
	}
	g.lastPromptTokens = append(g.lastPromptTokens[:0], tokenIDs...)

	if profileDecode {
		steps := len(tokenIDs) + maxTokens - 1 - prefillStart
		if steps < 0 {
			steps = 0
		}
		fmt.Printf("[decode-profile] steps=%d logit_steps=%d layers=%s logits=%s total=%s\n", steps, logitSteps, totalLayerTime.Round(time.Millisecond), totalLogitTime.Round(time.Millisecond), (totalLayerTime + totalLogitTime).Round(time.Millisecond))
		gpuStatsEnd := nvidia.StatsSnapshot()
		fmt.Printf("[decode-profile] gpu_ops kernels=%d h2d=%d d2h=%d d2d=%d syncs=%d\n",
			gpuStatsEnd.KernelLaunches-gpuStatsStart.KernelLaunches,
			gpuStatsEnd.HostToDevice-gpuStatsStart.HostToDevice,
			gpuStatsEnd.DeviceToHost-gpuStatsStart.DeviceToHost,
			gpuStatsEnd.DeviceToDevice-gpuStatsStart.DeviceToDevice,
			gpuStatsEnd.Syncs-gpuStatsStart.Syncs)
		if g.Experts != nil {
			hits := g.Experts.Hits.Load()
			misses := g.Experts.Misses.Load()
			evicts := g.Experts.Evicts.Load()
			if !expertDecodeStartCaptured {
				expertDecodeStartHits = hits
				expertDecodeStartMisses = misses
				expertDecodeStartEvicts = evicts
			}
			fmt.Printf("[decode-profile] expert_delta hits=%d misses=%d evicts=%d prompt_hits=%d prompt_misses=%d prompt_evicts=%d decode_hits=%d decode_misses=%d decode_evicts=%d; %s\n",
				hits-expertStartHits, misses-expertStartMisses, evicts-expertStartEvicts,
				expertDecodeStartHits-expertStartHits, expertDecodeStartMisses-expertStartMisses, expertDecodeStartEvicts-expertStartEvicts,
				hits-expertDecodeStartHits, misses-expertDecodeStartMisses, evicts-expertDecodeStartEvicts, g.Experts.Report())
		}
	}
	if len(output) > len(tokenIDs)+1 {
	}
	return output[len(tokenIDs):]
}
