wb_dma_ch_pri_enc/wire_pri27_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.354922 -3.853086 0.397811 -2.297529 2.112196 -1.263249 -3.228527 -1.288351 1.733943 -1.164945 -0.063981 0.696054 -1.840831 -0.601164 0.680164 2.244107 1.350961 -0.423088 2.339107 2.425844
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.851599 2.695150 -1.798991 -1.182516 3.252301 0.028893 -1.500866 1.489194 2.113725 1.229630 0.423339 2.345118 -0.740529 -3.738557 1.900962 -0.307140 1.832654 -0.639187 0.489725 0.674158
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.057767 1.681988 1.060497 1.497151 -1.330521 0.203235 3.521327 -0.974505 1.065510 0.908307 2.604910 -0.175878 -1.743933 -0.799189 -1.269904 -1.545235 -2.261447 0.395586 0.375135 -2.086787
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.108351 -1.456888 1.048381 -2.583856 0.147994 1.939487 0.520867 -0.101104 -1.081835 -3.513992 1.506937 4.595697 0.014529 -1.197385 -1.628841 1.469316 -0.298565 0.666561 0.437508 -3.094610
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_rf/assign_1_ch_adr0 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_rf/reg_ch_busy 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
wb_dma_wb_slv/always_5 -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_wb_slv/always_4 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_wb_slv/always_3 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
wb_dma_wb_slv/always_1 1.434712 3.335017 -0.469021 -0.370277 -3.495945 -3.215326 0.076893 0.814135 0.582346 -0.845291 0.552703 3.059733 4.222923 -2.070977 4.481140 -2.631562 -4.487812 -2.184452 4.888652 3.281829
wb_dma_ch_sel/always_44/case_1/cond -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma_rf/wire_ch0_csr 4.289912 3.270711 -3.372818 0.755708 1.764326 -0.747055 -0.192033 5.195191 2.120802 3.580821 -2.629207 -2.960364 1.438838 -1.193366 1.581054 -3.444497 -1.750163 2.260712 1.449592 0.381571
wb_dma_de/wire_done 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_pri_enc/wire_pri11_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.083354 1.537201 -0.258356 -0.440362 5.030816 2.187715 -2.512545 3.100995 0.039912 1.553459 1.173662 -1.093234 -1.014813 0.155833 -3.905406 -2.169466 -0.464209 1.107290 0.674303 -2.068356
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma_de/always_13/stmt_1 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_de/always_4/if_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_arb/input_req 1.513827 -2.522693 -0.743268 -0.982709 -1.321403 2.683130 1.573337 2.688583 -1.976949 -2.282852 -3.504566 1.428759 0.623224 0.302983 -2.407823 2.043473 1.103678 -1.341504 2.700983 -4.380666
wb_dma_ch_pri_enc/wire_pri20_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_rf/always_26/if_1/if_1 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.054495 -1.829104 3.071189 1.364217 -0.559223 0.492791 0.908196 -1.706252 2.028410 1.266386 3.791147 0.283355 -1.131200 0.338243 0.941954 -0.667481 -1.917550 -0.657842 0.256232 2.826521
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_ch_sel/wire_ch_sel 1.149703 3.511503 -1.547156 -2.800531 -1.521874 1.553295 2.891664 3.034738 1.809429 -1.873297 -3.084532 -1.092833 0.348562 -2.402221 0.293457 -0.140353 2.236172 -0.060995 0.118257 -4.857931
wb_dma_rf/inst_u19 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u18 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u17 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u16 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u15 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u14 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u13 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u12 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u11 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u10 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.756461 5.935046 2.608460 0.401764 -0.541000 4.873086 -1.816872 1.461091 -3.011398 2.210699 2.791779 -0.072210 -0.529574 2.629698 1.174726 -0.584891 1.229043 0.703143 1.171196 -0.428029
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.347636 -4.184451 -0.656745 2.076630 -2.531147 2.773017 1.591133 -1.468949 0.644874 3.727848 -0.969773 2.066241 -1.421671 -0.017925 1.832880 4.552010 3.076868 -1.203225 2.671609 2.375526
wb_dma/input_wb1_ack_i 0.372768 0.012421 -1.485681 2.398216 0.615332 0.140752 -0.409142 2.269096 -2.029970 -0.352013 1.054536 2.573864 -1.071587 -1.404309 0.383866 -1.005891 -1.998590 -1.369255 -0.009588 -0.799590
wb_dma/wire_slv0_we 1.718536 2.399139 -2.491345 -3.450347 -1.617481 -0.239889 -0.151402 0.472307 -3.349852 -3.656373 -3.430332 -0.571453 1.461060 0.665600 0.697263 0.820001 0.910620 1.044836 2.321681 -3.772112
wb_dma_ch_rf/reg_ch_sz_inf 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_rf -0.061713 3.932752 -1.789457 -2.284530 -2.353318 0.288537 -0.233133 -0.116543 -0.655366 -1.554655 -1.521243 -1.164826 1.896211 -0.964386 1.936402 0.213114 2.986283 1.126927 0.246160 -1.173964
wb_dma_ch_sel/wire_gnt_p1_d 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.261662 -0.796811 1.129159 -3.451594 3.220364 1.192913 -3.221977 0.609249 1.964754 -0.842566 -0.724181 -2.787519 -2.420483 0.225282 -1.860407 0.434440 2.840617 0.256707 1.655108 -0.092282
wb_dma_ch_sel/input_ch1_txsz 1.381381 -2.959272 0.343124 -1.093605 2.893365 -1.110403 -2.163960 0.095199 1.061361 0.462719 1.257584 3.596456 0.096806 -0.768670 1.091072 -0.028959 -2.894607 -0.698188 1.009159 3.096084
wb_dma/wire_ch3_txsz 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/assign_7_pri2 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_pri_enc/inst_u30 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/assign_3_dma_nd 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_rf/assign_6_pointer 1.690753 -0.301935 6.456938 -2.478467 -1.447687 3.442160 1.026590 -0.919766 2.347472 1.333218 -1.078582 1.724864 -0.338105 1.787873 -1.912632 1.696354 0.078207 -1.004093 3.330493 1.597941
wb_dma_ch_rf/wire_ch_adr0_dewe -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_pri_enc/always_2/if_1/cond 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_sel/input_ch0_txsz 0.212775 -1.076949 0.474228 -1.644317 3.626533 0.420287 -3.496612 1.144718 2.121526 0.265056 -0.745717 -2.983111 -2.879073 -0.140525 0.221961 0.177429 2.151895 -0.291120 2.029111 1.366765
wb_dma_ch_sel/always_2 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/always_3 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_rf/input_de_txsz_we 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/assign_145_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/always_3/if_1/if_1/cond -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_rf/always_1/case_1 -1.205041 4.426856 2.471601 -0.378665 -0.585586 -1.329137 3.192348 -2.452851 2.015077 2.454768 2.624051 0.312181 -1.268683 -0.199706 -1.605594 -2.471093 -3.186994 0.932833 0.661417 0.225598
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.847225 2.042346 0.633629 1.741219 -0.202983 -1.778064 1.249849 -2.809702 1.285158 2.012127 2.130290 1.067075 -3.579129 -2.299955 2.200451 -0.625112 -1.465049 -0.551420 2.691198 1.456713
wb_dma_ch_sel/assign_99_valid/expr_1 -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_wb_slv/reg_slv_adr 1.434712 3.335017 -0.469021 -0.370277 -3.495945 -3.215326 0.076893 0.814135 0.582346 -0.845291 0.552703 3.059733 4.222923 -2.070977 4.481140 -2.631562 -4.487812 -2.184452 4.888652 3.281829
wb_dma_ch_sel/assign_8_pri2 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_wb_mast/wire_wb_cyc_o 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_paused -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/wire_ch1_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.479531 1.493038 -3.453373 -0.212779 0.359740 1.619923 0.414775 3.495346 0.270631 1.678077 -2.324706 1.303901 2.825974 -0.782168 -0.969464 1.474312 3.218240 -0.870459 0.909008 -2.200697
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.406061 -1.717534 -0.857116 0.441887 -2.227547 1.407290 -0.536099 1.724259 -2.033940 -3.388675 -0.731520 -0.812238 0.842502 0.900061 -1.296659 2.382989 1.947212 0.403756 4.765160 -3.671316
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/always_39/case_1/stmt_4 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_pri_enc/wire_pri14_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_39/case_1/stmt_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_rf/wire_ch6_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.587767 0.968492 -0.597419 2.520185 -0.140969 0.581074 -0.682793 2.889755 0.267812 0.039147 3.419642 -1.545624 0.103697 -0.341504 1.660104 -2.048952 -2.023893 -0.773559 5.277193 -0.319603
wb_dma_wb_if/input_wb_we_i 2.341461 0.731042 -2.473062 5.795560 -0.511704 0.118324 -2.374102 1.975114 -3.175363 2.154681 2.933997 1.552614 0.566013 -0.065869 5.842474 0.072720 -1.376955 -0.889679 2.126351 2.427841
wb_dma_ch_sel/assign_141_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.098578 -0.920920 -3.155686 2.405586 -0.362183 0.799672 3.040495 4.044904 1.123219 0.247874 1.573298 -1.583702 3.033834 0.521062 1.769728 0.169059 -1.819895 0.856481 2.537421 -3.691661
wb_dma_ch_sel_checker 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_rf/reg_ch_dis 1.045335 1.456174 -2.348412 -0.946126 2.092324 -0.475143 -1.426839 2.383420 0.393135 -1.052663 -3.607282 0.636903 -2.037140 -2.767547 3.550110 1.961687 2.715092 -0.278044 1.767738 -1.260122
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_rf/wire_pointer_we 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_sel/always_46/case_1/stmt_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_wb_slv/always_3/stmt_1 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
wb_dma_ch_rf/always_2/if_1/if_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_pri_enc_sub/assign_1_pri_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/input_ch0_adr0 -0.513607 0.205350 -0.060346 0.215908 -2.086909 -2.381809 2.026075 -1.800435 2.953483 0.403858 1.131842 0.322779 1.179122 -0.079556 3.108554 2.338561 -0.701508 1.932052 2.717047 1.150465
wb_dma_ch_sel/input_ch0_adr1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_wb_slv/assign_4 -2.120843 -2.339805 -1.727399 3.323142 -2.895758 -2.306338 1.397244 -0.909043 0.082388 1.615122 5.000657 0.181797 -0.588654 1.448307 -2.892713 -0.534947 -3.028826 0.545132 1.044794 0.151792
wb_dma_wb_mast/input_wb_data_i 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma_de/wire_adr1_cnt_next1 -1.777629 -0.057820 -1.265421 0.700263 3.342426 -0.484935 -1.976318 0.251779 -0.176225 1.180363 3.140851 0.368694 2.982065 1.806298 -2.913426 0.639908 -1.413389 4.095308 0.770854 -1.682708
wb_dma_ch_sel/inst_u2 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/inst_u1 0.434282 -1.869293 -0.992228 -1.750610 0.022333 0.739162 0.789677 1.979475 -0.578957 -2.330827 -2.943421 -0.568514 2.518513 2.626745 -0.846934 4.340199 1.317610 2.509636 2.422081 -5.193312
wb_dma_ch_sel/inst_u0 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_adr0 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma/wire_adr1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_rf/assign_18_pointer_we 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/wire_req_p0 0.719874 -3.384016 -0.398554 -0.857053 -0.967897 1.746814 1.852364 2.182795 -0.829572 -2.066105 -3.703481 -1.299451 0.099733 1.950129 -2.401784 3.083714 1.488276 -0.185177 2.587211 -4.911485
wb_dma_ch_sel/wire_req_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/wire_ndnr 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_de/reg_mast0_drdy_r 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_sel/assign_137_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_rf/wire_pointer2 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_rf/wire_pointer3 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_rf/wire_pointer0 0.344596 -0.608646 5.981916 -2.621983 -1.740979 4.100742 0.315776 0.111252 2.181603 -0.423195 0.343169 1.176242 -0.474141 0.801073 -2.834830 0.166627 0.955499 -2.462326 3.208231 1.171360
wb_dma_rf/wire_pointer1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_rf/wire_sw_pointer0 -0.727190 0.838699 1.117813 0.128488 0.781579 -2.533733 0.707895 -2.227946 0.142134 -1.667327 3.033854 1.749405 -1.588774 -0.684880 0.800199 0.278598 -2.451615 1.834044 -0.251446 -1.005089
wb_dma_de/always_21/stmt_1 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.980847 -4.475229 -1.175288 -4.369157 3.051987 0.740611 -4.169384 1.121659 0.945820 -1.961828 -0.898095 0.089986 0.452583 0.881691 -1.424576 3.129666 2.503523 0.065967 4.126265 -0.238750
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.129802 0.778688 1.190580 0.806684 0.342744 0.241361 -2.169904 1.750012 1.515050 0.318255 1.492803 -1.416605 -1.556780 -0.684149 2.966129 -1.415087 -0.809389 -1.413204 4.643505 2.554681
wb_dma_ch_arb/input_advance 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_de/always_7/stmt_1 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/always_3/if_1/cond -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.098578 -0.920920 -3.155686 2.405586 -0.362183 0.799672 3.040495 4.044904 1.123219 0.247874 1.573298 -1.583702 3.033834 0.521062 1.769728 0.169059 -1.819895 0.856481 2.537421 -3.691661
wb_dma_ch_sel/assign_101_valid -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_sel/assign_98_valid -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_rf/wire_ch7_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_sel/reg_csr 5.345661 0.416192 -0.420514 0.984715 1.021158 3.602268 0.032419 5.562046 1.313459 2.373929 -1.250830 -2.303743 2.784193 0.915201 4.020775 -1.183913 -0.948623 0.548303 0.080048 0.537166
wb_dma_de/reg_next_state -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.160496 1.858993 3.360222 -2.109703 -1.888499 6.602480 1.401475 1.861565 0.477934 4.074793 0.268199 -0.226915 2.042392 4.699102 1.854968 1.799276 -0.324156 0.998843 3.406403 0.311422
wb_dma_de/always_11/stmt_1/expr_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_rf/input_ptr_set 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/assign_12_pri3 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_de/assign_65_done/expr_1/expr_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.098578 -0.920920 -3.155686 2.405586 -0.362183 0.799672 3.040495 4.044904 1.123219 0.247874 1.573298 -1.583702 3.033834 0.521062 1.769728 0.169059 -1.819895 0.856481 2.537421 -3.691661
assert_wb_dma_ch_sel/input_valid 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma/input_wb0_stb_i -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma/wire_ch1_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_rf/assign_5_pause_req 1.040097 2.791160 0.651222 0.937106 -0.397183 1.143636 3.889102 1.278994 1.426084 2.123022 -2.377670 2.315241 -3.011608 -3.027784 0.852873 -0.500149 -0.539889 -2.159022 0.903659 -1.475672
wb_dma_de/always_12/stmt_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_wb_if/wire_wb_ack_o -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_rf/always_5/if_1/block_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_arb/assign_1_gnt 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_rf/input_dma_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma/wire_wb0_addr_o -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/assign_73_dma_busy/expr_1 1.211529 1.328055 2.522602 -1.674948 0.472074 0.963473 3.639225 -0.360918 3.767989 0.846184 -0.059612 -1.828889 -5.367315 -1.913278 -2.684928 -2.105937 -0.744260 -0.873935 -0.108319 -2.213874
wb_dma/input_dma_nd_i 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_3_pri0 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_de/always_23/block_1/stmt_8 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_arb/always_2/block_1/stmt_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_de/always_23/block_1/stmt_1 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_de/always_23/block_1/stmt_2 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_de/always_23/block_1/stmt_4 0.973814 -1.136481 0.345072 -1.956838 1.176912 -0.032576 0.151056 0.562479 3.051018 0.274008 -2.833507 -2.074734 -2.748472 -0.304840 2.642352 2.316205 2.148314 -0.331975 1.601802 0.115212
wb_dma_de/always_23/block_1/stmt_5 4.781590 -1.827237 1.474586 1.133119 -0.566803 4.565875 -0.091122 4.326397 -1.112589 1.034505 0.029274 -1.523174 0.997627 3.496456 2.161152 0.035639 -1.520498 -1.231408 3.988739 0.119027
wb_dma_de/always_23/block_1/stmt_6 0.587767 0.968492 -0.597419 2.520185 -0.140969 0.581074 -0.682793 2.889755 0.267812 0.039147 3.419642 -1.545624 0.103697 -0.341504 1.660104 -2.048952 -2.023893 -0.773559 5.277193 -0.319603
wb_dma_rf/inst_u25 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_wb_mast/input_mast_go 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.081220 1.470945 0.501244 1.722051 1.105417 0.053605 -1.062054 1.153161 1.155933 0.713347 2.601839 -2.826064 -1.663766 -0.409545 0.784476 -2.250074 -0.711547 -0.014530 1.812018 0.599186
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.838267 1.873918 0.226455 2.482883 -0.464034 -0.678554 2.688551 -1.194919 1.929667 2.866695 2.608365 0.668467 -1.992700 -1.780142 -0.559364 -1.215962 -1.402017 -0.401644 0.879678 -0.155454
wb_dma_ch_sel/assign_151_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.174350 -2.633853 -2.074993 -0.966413 1.697807 0.978230 -1.241813 3.186585 0.014755 -1.724702 -1.028279 2.414880 0.238129 -1.365740 1.834939 2.294619 0.709355 -0.915686 3.678726 -1.522439
wb_dma_wb_mast/reg_mast_dout 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_100_valid -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_sel/assign_131_req_p0 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_rf/input_dma_done_all 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_pri_enc_sub/wire_pri_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/input_wb_rf_din 2.123881 -0.016057 0.889286 -1.802937 -4.097267 0.411528 -4.282043 0.007177 0.340539 -2.523348 2.696780 -2.168246 2.515164 1.510359 2.495066 -0.408528 2.031638 -1.103976 5.609380 4.861096
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/assign_139_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/always_38/case_1 -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma/constraint_wb0_cyc_o 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/input_wb0_addr_i 1.170849 2.386102 -1.849646 1.254641 -4.322780 -4.226297 -0.147510 2.238927 -0.011150 -1.287893 0.612407 3.380772 2.432957 -2.667485 4.374979 -2.766774 -5.115564 -3.459307 2.688117 2.803541
wb_dma_de/input_mast1_drdy 0.622737 1.200063 -0.857657 0.980398 0.701184 0.905801 -0.080519 1.519017 -1.259642 -0.110278 1.715609 2.787072 0.803993 -1.458355 0.787149 -1.106318 -1.564972 -0.243886 0.603065 -0.578445
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_wb_if/input_wb_ack_i 1.893650 -5.973419 -2.914255 -0.044518 0.274753 0.857127 -0.721472 2.549910 -0.130557 1.855642 -3.941383 2.478320 -1.537539 0.390913 1.783866 3.262924 0.750141 -3.780516 1.227347 2.226125
wb_dma_ch_sel/wire_pri_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_3_ch_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_rf/input_ch_sel 3.012372 -2.314876 -0.204357 -2.408288 -0.421357 -1.493451 5.099027 -0.066155 6.865016 2.042821 -2.991410 -2.928555 -2.799532 -2.175478 0.240795 -0.202458 -1.087133 -0.637007 0.345918 -0.552116
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.831525 0.418853 -0.614353 0.189849 -2.100087 2.046185 4.515785 -0.798176 1.687987 0.968433 3.293578 -0.681081 -2.322117 -0.806710 3.734020 0.874185 1.809399 -0.297555 -2.831047 -1.582617
wb_dma_de/always_23/block_1/case_1 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma/wire_pause_req 1.040097 2.791160 0.651222 0.937106 -0.397183 1.143636 3.889102 1.278994 1.426084 2.123022 -2.377670 2.315241 -3.011608 -3.027784 0.852873 -0.500149 -0.539889 -2.159022 0.903659 -1.475672
wb_dma_wb_if/input_mast_go 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/input_de_csr 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/input_mast0_din 3.083827 -5.337132 -0.693007 -0.616618 -0.221598 -0.091195 0.884591 1.475297 2.089772 1.365468 -1.977921 0.522082 2.130648 1.657406 3.723279 2.992550 -1.586628 -0.666513 3.311337 1.877540
wb_dma_pri_enc_sub/always_3 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_pri_enc_sub/always_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/reg_adr0 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma_ch_sel/reg_adr1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/assign_1_pri0 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_pri_enc/wire_pri26_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.782097 2.146256 1.573670 1.526255 -0.738793 -1.070531 -1.483804 0.847068 2.481207 1.740811 -0.085304 -0.491613 2.849945 1.310059 2.459536 1.724921 -0.349959 1.899116 4.083480 1.298819
wb_dma/wire_ptr_set 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma_de/reg_ptr_set -2.138070 -0.470508 -1.037511 -3.429319 2.717723 -2.912869 -1.906069 -2.007240 5.004540 -0.641258 0.966988 0.031990 -1.727048 -2.336551 3.616821 3.208980 3.238034 1.848205 0.251097 1.378716
wb_dma/wire_dma_nd 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_rf/assign_3_csr -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_rf/assign_4_dma_abort 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_123_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.315405 -0.362364 -2.188472 2.124689 1.194494 2.257063 0.842243 4.364024 0.020043 0.604249 2.780492 -2.031847 3.146563 1.449291 -0.260901 -1.017089 -1.673400 1.527277 2.165263 -3.356007
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_rf/wire_ch4_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_pri_enc/wire_pri0_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_10_ch_enable -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma_wb_slv/reg_slv_we 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
wb_dma_de/input_txsz 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_wb_if/wire_mast_dout 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_rf/wire_ch_enable -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma_rf/wire_csr_we 3.809757 2.441204 1.484476 -0.497997 -0.903960 1.114132 2.910036 0.818238 0.511018 -0.288588 -2.480811 0.526148 -3.298378 -1.682018 3.040782 -0.189091 -1.054167 -1.018661 1.401910 -1.561911
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel_checker/input_dma_busy 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_9_ch_txsz 2.075460 0.648325 1.458917 -5.209507 2.142033 1.294705 -4.422335 0.764872 -0.252530 -2.767292 -0.048334 0.345722 -0.804937 -0.808193 -1.676988 -1.843102 0.269412 -0.890138 3.217586 0.962094
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/assign_65_done 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.200087 -1.211647 -2.771053 0.555583 1.672785 -2.603595 -1.402193 0.301875 -0.812411 -0.317220 -3.185801 4.018938 -0.483395 -1.771150 2.315278 4.166914 0.626085 0.333044 3.126958 -0.621612
wb_dma_de/always_2/if_1/if_1 -1.210436 -0.695122 -1.522841 0.414802 0.572073 0.170144 0.987747 -1.424985 0.585571 0.494082 5.027278 2.219276 2.822231 0.912634 2.554383 2.853798 -0.190622 4.108510 -2.338229 -1.513247
wb_dma_wb_mast/assign_2_mast_pt_out -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_112_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_de/always_23/block_1/case_1/block_8 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_de/always_23/block_1/case_1/block_9 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/assign_28_this_ptr_set 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_rf/always_22 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_de/always_23/block_1/case_1/block_1 -0.409376 3.380637 -3.341905 -1.420874 3.092064 2.021391 -1.992095 4.801822 -0.354540 2.129815 -4.058537 0.392421 1.824961 -0.720287 1.328038 0.628790 2.948788 -1.035264 2.465216 -1.214947
wb_dma_de/always_23/block_1/case_1/block_2 -1.838267 1.873918 0.226455 2.482883 -0.464034 -0.678554 2.688551 -1.194919 1.929667 2.866695 2.608365 0.668467 -1.992700 -1.780142 -0.559364 -1.215962 -1.402017 -0.401644 0.879678 -0.155454
wb_dma_de/always_23/block_1/case_1/block_3 1.272637 4.340601 -0.868185 -2.146002 2.571757 3.712905 -2.332330 4.308976 -1.206841 1.210553 1.323091 -0.123174 4.349245 2.034073 -1.328053 -1.576421 -0.201248 2.023782 1.432994 -2.379560
wb_dma_de/always_23/block_1/case_1/block_4 1.160041 3.428029 -1.286598 -3.557524 3.018957 3.797709 -1.154837 4.296243 0.462672 1.276490 2.324650 0.712018 4.645558 1.224743 0.228001 -1.850303 -0.712312 1.392721 0.099753 -1.691412
wb_dma_ch_rf/always_27 1.045335 1.456174 -2.348412 -0.946126 2.092324 -0.475143 -1.426839 2.383420 0.393135 -1.052663 -3.607282 0.636903 -2.037140 -2.767547 3.550110 1.961687 2.715092 -0.278044 1.767738 -1.260122
wb_dma_de/always_23/block_1/case_1/block_7 0.031907 -4.912087 -1.349024 -1.153605 -0.019174 -0.302679 -0.982633 -1.957626 2.348827 1.804240 -1.413795 1.392968 -0.901330 -0.571520 2.108770 4.541484 3.012710 -0.560030 2.537478 3.253623
wb_dma/assign_4_dma_rest 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_ch_rf/always_23/if_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/reg_ndr_r 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_de/assign_66_dma_done/expr_1 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_ch_sel/reg_req_r 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_rf/reg_pointer_r -0.049330 -2.841237 3.039230 0.207173 -1.808143 0.882298 1.776529 -4.058035 1.397135 0.653613 4.396670 0.412926 -1.276656 0.728674 -0.002818 0.064521 -1.610236 0.609676 -0.463211 1.882761
wb_dma_ch_sel/assign_105_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_pri_enc/wire_pri5_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_39/case_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/always_6 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_sel/always_7 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/always_4 -0.475121 2.659220 -2.470788 -0.884792 2.146880 -0.500509 -2.225620 1.862319 0.372291 -1.421665 -0.861024 0.193056 -1.538759 -2.977387 2.621587 0.918150 2.889445 0.453680 2.002065 -1.441361
wb_dma_ch_sel/always_5 -1.851599 2.695150 -1.798991 -1.182516 3.252301 0.028893 -1.500866 1.489194 2.113725 1.229630 0.423339 2.345118 -0.740529 -3.738557 1.900962 -0.307140 1.832654 -0.639187 0.489725 0.674158
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.149703 3.511503 -1.547156 -2.800531 -1.521874 1.553295 2.891664 3.034738 1.809429 -1.873297 -3.084532 -1.092833 0.348562 -2.402221 0.293457 -0.140353 2.236172 -0.060995 0.118257 -4.857931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/always_1 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/always_8 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_sel/always_9 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/assign_67_dma_done_all 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_ch_rf/wire_ch_txsz 2.075460 0.648325 1.458917 -5.209507 2.142033 1.294705 -4.422335 0.764872 -0.252530 -2.767292 -0.048334 0.345722 -0.804937 -0.808193 -1.676988 -1.843102 0.269412 -0.890138 3.217586 0.962094
wb_dma_ch_sel/assign_99_valid -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.591244 0.280231 -4.028143 -1.016400 -1.853635 0.993496 -0.089816 4.419989 -1.370713 -1.149312 -2.192374 -0.792580 4.540896 1.170013 -0.106944 0.588260 1.539971 0.393873 2.995607 -2.333797
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.600521 1.190776 -0.355711 4.282432 -0.989537 -1.269425 -2.800429 0.438870 -0.708153 -1.039344 1.589179 1.128908 -1.803294 -3.352418 2.640347 -0.348900 0.679554 -0.057280 2.472619 1.886898
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma/wire_ch2_txsz 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.160041 3.428029 -1.286598 -3.557524 3.018957 3.797709 -1.154837 4.296243 0.462672 1.276490 2.324650 0.712018 4.645558 1.224743 0.228001 -1.850303 -0.712312 1.392721 0.099753 -1.691412
wb_dma_de/always_23/block_1 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_ch_rf/always_22/if_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_de/wire_mast1_dout 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_de/always_8/stmt_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_rf/wire_ch_done_we 1.620579 0.208446 -1.361188 -0.744656 2.420207 2.016096 -0.770147 4.069190 0.819175 -0.482096 -1.348083 0.526717 -1.249967 -1.818593 1.672522 0.734952 1.259839 -0.833502 3.074458 -2.074057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_wb_slv/wire_wb_ack_o -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma_de/reg_ld_desc_sel -0.452593 3.991119 0.219691 -0.911994 -0.134238 5.088594 3.557571 1.791995 1.872638 3.149859 1.257271 -4.782093 -2.191699 1.489717 0.596438 0.063185 3.277472 0.701203 -0.046733 -4.137462
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/assign_83_wr_ack 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma/wire_dma_done_all 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
assert_wb_dma_rf/input_ch0_am1 -0.727190 0.838699 1.117813 0.128488 0.781579 -2.533733 0.707895 -2.227946 0.142134 -1.667327 3.033854 1.749405 -1.588774 -0.684880 0.800199 0.278598 -2.451615 1.834044 -0.251446 -1.005089
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_sel/input_ch0_csr 1.313483 3.569988 -0.785097 1.376628 4.093720 0.532136 -2.448403 6.377622 1.343938 1.290906 -2.640783 -0.655307 2.434542 -1.437607 4.861146 -1.107057 0.251311 0.321413 -0.251593 0.329302
wb_dma_ch_arb/reg_state 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.272637 4.340601 -0.868185 -2.146002 2.571757 3.712905 -2.332330 4.308976 -1.206841 1.210553 1.323091 -0.123174 4.349245 2.034073 -1.328053 -1.576421 -0.201248 2.023782 1.432994 -2.379560
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_wb_mast 1.038244 -4.612498 -3.008308 2.441328 -0.069407 -0.645991 -2.068470 2.635430 -1.976201 0.765780 -3.864597 1.787163 -0.001298 1.010732 1.279450 3.266740 0.281395 -2.488257 3.233760 1.263983
wb_dma_ch_sel/assign_124_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_de/always_18/stmt_1 -2.195608 -3.620730 -0.649472 2.804268 -1.083538 -0.182606 -2.093035 -2.305642 -0.394260 1.229418 2.097953 -1.550597 -1.004133 1.421752 -1.272597 2.700232 2.774858 0.523405 3.217469 1.820717
wb_dma_ch_rf/wire_ch_csr_dewe 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_ch_pri_enc/input_pri2 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_pri_enc/input_pri3 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_pri_enc/input_pri0 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_pri_enc/input_pri1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_if/input_slv_pt_in -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma/wire_de_adr1_we -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_sel/assign_6_pri1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_rf/wire_csr -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.005679 -3.364961 -1.595851 -1.451535 0.886069 -2.116773 -2.437588 -0.363963 1.035715 -2.166090 0.109794 3.320101 -0.625421 -2.801565 3.142303 1.875981 0.541320 -1.590127 2.099884 2.526014
wb_dma_ch_sel/always_37/if_1 1.583445 2.110099 -1.322241 -5.089563 -1.186463 2.042989 3.961418 2.057574 3.482893 -1.224329 -2.603538 0.597167 1.313707 -2.499301 0.252562 0.267510 1.475975 0.083065 -1.031527 -4.039355
wb_dma_de/always_6/if_1/cond 0.915692 -1.713401 0.599150 -0.839112 2.457520 -0.849366 -4.029038 1.103858 2.351502 0.082856 -0.237573 -2.162823 -2.354881 -0.569764 1.472971 -0.245854 0.642874 -1.393532 4.141033 3.236132
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.272637 4.340601 -0.868185 -2.146002 2.571757 3.712905 -2.332330 4.308976 -1.206841 1.210553 1.323091 -0.123174 4.349245 2.034073 -1.328053 -1.576421 -0.201248 2.023782 1.432994 -2.379560
wb_dma_ch_rf/always_8/stmt_1 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
wb_dma_ch_sel/assign_108_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_pri_enc/wire_pri9_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/wire_pri2 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/wire_pri3 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/wire_pri0 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/wire_pri1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_rf/input_ptr_set 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_rf/always_2/if_1/if_1 1.715762 2.928653 1.868960 1.245426 -0.399597 1.518686 2.455156 0.757709 0.137206 1.831954 -2.371091 2.797913 -2.966379 -2.091284 4.063953 0.442196 -0.365056 -2.318553 2.241700 0.346891
wb_dma_de/assign_77_read_hold 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_pri_enc_sub/input_valid 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.353534 -1.952172 -2.462438 1.602345 1.539766 3.053464 0.309676 5.153662 -0.003732 0.160293 1.615396 -1.730157 3.345099 1.634397 0.194873 0.308538 -0.721685 1.578628 2.555540 -3.559200
wb_dma_ch_rf/always_27/stmt_1 1.045335 1.456174 -2.348412 -0.946126 2.092324 -0.475143 -1.426839 2.383420 0.393135 -1.052663 -3.607282 0.636903 -2.037140 -2.767547 3.550110 1.961687 2.715092 -0.278044 1.767738 -1.260122
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.406679 -3.851241 -3.148358 1.243930 2.570200 -0.894426 -0.630886 3.590341 0.174251 1.515661 1.293734 0.581636 3.803176 0.004741 -3.614092 -3.610415 -5.027378 -0.566301 0.867322 0.584401
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_sel/wire_valid -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/wire_chunk_cnt_is_0_d 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/assign_109_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.226055 3.058625 -0.570512 3.674165 -3.748458 -1.864745 2.383386 -0.559862 -0.329859 -1.026450 1.735552 -1.595207 -2.149941 -1.780913 2.185900 -0.937139 -1.394796 -0.538792 4.960533 -2.020378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_de/assign_75_mast1_dout 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma/constraint_csr 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_rf/always_5/if_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_pri_enc/wire_pri21_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_157_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_wb_mast/assign_1/expr_1 0.497454 -2.433768 -1.992025 2.831055 2.751837 -1.518352 -5.091024 1.661479 -2.464054 1.565874 0.968997 3.131401 3.732130 1.613093 -0.860966 1.168226 -2.798295 1.145836 4.488424 1.919715
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/reg_mast1_adr -3.246940 -1.489298 -4.757086 2.773947 1.573711 -3.038129 3.394635 0.693020 1.212022 1.909342 0.732384 1.555536 2.568101 -0.103291 1.240120 2.659834 -2.226738 2.160970 0.702285 -3.451601
wb_dma_ch_pri_enc/wire_pri17_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/input_ch2_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_rf/assign_13_ch_txsz_we -0.261662 -0.796811 1.129159 -3.451594 3.220364 1.192913 -3.221977 0.609249 1.964754 -0.842566 -0.724181 -2.787519 -2.420483 0.225282 -1.860407 0.434440 2.840617 0.256707 1.655108 -0.092282
wb_dma_ch_sel/assign_130_req_p0 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_ch_arb/always_1/if_1/stmt_2 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_sel/assign_106_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_pri_enc/wire_pri28_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_11/if_1/if_1 0.141633 1.105362 -1.809894 1.866384 2.441154 2.136797 -0.063502 3.794103 -1.185003 -0.119450 2.346431 1.534189 0.088006 -1.432510 -1.401876 -0.997261 -1.242690 0.540937 2.912086 -4.052829
wb_dma_wb_if/wire_slv_adr 1.434712 3.335017 -0.469021 -0.370277 -3.495945 -3.215326 0.076893 0.814135 0.582346 -0.845291 0.552703 3.059733 4.222923 -2.070977 4.481140 -2.631562 -4.487812 -2.184452 4.888652 3.281829
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/input_ch1_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/wire_pt1_sel_i 0.412452 -3.753805 -1.657936 0.248413 2.503407 -0.767919 -2.259979 2.181405 0.833658 1.766099 0.982746 -0.989053 3.691609 3.667946 0.001200 1.303361 -2.537917 1.642842 2.950610 0.871515
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma/wire_pt1_sel_o 1.212333 -1.379959 1.677669 0.074319 2.962730 1.588774 0.025668 0.142917 -0.116022 0.290177 3.020469 2.975436 1.071807 -0.775366 -1.097814 -1.908625 -2.991518 0.125891 -0.898027 0.582074
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_pri_enc/inst_u16 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/always_48/case_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_sel/input_ch7_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
assert_wb_dma_rf/input_ch0_txsz 0.267241 -0.818109 1.365846 -0.148267 -0.635938 -1.621421 -1.985702 -2.085408 -0.927685 -2.714822 3.412935 -0.502996 -1.416895 0.232485 0.325000 -0.646403 -1.687592 0.276071 3.167387 0.860231
assert_wb_dma_rf -0.459595 0.952332 1.097375 -0.194252 0.057747 -3.155725 -1.329452 -2.399714 -0.683634 -2.990744 3.191284 1.072933 -1.410739 -0.688727 1.462116 -0.148634 -2.154313 1.149278 1.872078 0.263599
wb_dma_ch_rf/reg_ch_am0_r 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_rf/always_4/if_1 -0.049330 -2.841237 3.039230 0.207173 -1.808143 0.882298 1.776529 -4.058035 1.397135 0.653613 4.396670 0.412926 -1.276656 0.728674 -0.002818 0.064521 -1.610236 0.609676 -0.463211 1.882761
wb_dma_de/always_4/if_1/if_1/stmt_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_de/always_14/stmt_1/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/wire_use_ed 5.003839 1.081810 1.912462 -1.847178 -0.934251 5.949010 2.487233 3.119906 1.471149 4.316849 0.646808 -0.815787 2.673034 4.530835 3.974585 1.118353 -1.334378 0.587804 2.523966 0.294009
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.838267 1.873918 0.226455 2.482883 -0.464034 -0.678554 2.688551 -1.194919 1.929667 2.866695 2.608365 0.668467 -1.992700 -1.780142 -0.559364 -1.215962 -1.402017 -0.401644 0.879678 -0.155454
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/input_nd_i 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
assert_wb_dma_ch_sel/input_req_i 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/reg_ch_rl -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_de/reg_paused -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_wb_if/wire_mast_drdy 0.429389 -4.836815 -3.532866 1.208699 -0.336029 5.416823 -1.242566 2.084033 -1.331977 1.292189 1.401382 2.250467 0.088001 -1.605588 0.856173 1.665938 4.625151 -2.769736 0.578461 1.734640
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.477858 -1.911645 -0.878352 0.769651 -1.021212 0.209370 2.688455 -0.123527 1.859397 -0.711033 1.093267 -0.088041 -2.060953 -0.679236 2.320206 3.608711 1.389615 0.905923 2.506583 -2.979790
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/assign_100_valid/expr_1 -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_wb_if/inst_u1 -0.598353 -0.061905 -2.293446 -2.226294 -2.004066 -0.970992 -0.229642 -0.295602 -2.025784 -2.241713 -1.381241 3.671981 4.098484 -1.527895 -1.598494 0.089888 -0.463627 -0.577292 1.853376 -0.857620
wb_dma_wb_if/inst_u0 1.038244 -4.612498 -3.008308 2.441328 -0.069407 -0.645991 -2.068470 2.635430 -1.976201 0.765780 -3.864597 1.787163 -0.001298 1.010732 1.279450 3.266740 0.281395 -2.488257 3.233760 1.263983
wb_dma_ch_sel 0.395182 3.333692 -1.880514 -0.891582 0.278190 2.243698 0.869556 2.918271 1.203552 1.656125 -3.241009 -0.988463 0.553266 -1.519173 1.032384 0.284087 3.314580 -0.300354 -0.332477 -1.763061
wb_dma_rf/input_de_csr_we 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_rf/wire_ch0_adr0 0.284785 1.585999 -0.912609 1.473032 -2.762131 0.375608 2.137867 -0.256135 2.534655 2.066998 4.318828 -0.996771 1.697826 0.383309 6.032638 0.995208 -0.110029 1.301062 1.438393 1.267159
wb_dma_rf/wire_ch0_adr1 -1.159504 -0.034173 1.267859 1.173106 -0.862596 -1.777662 -3.016473 -2.179081 -1.791215 -3.005328 2.647254 -1.578303 -1.653636 0.397047 -0.493149 0.111728 0.080546 0.597481 3.953390 0.145909
wb_dma_de/always_9/stmt_1/expr_1 -0.949168 -0.044372 -0.804289 1.034465 4.556746 0.381753 -2.587975 2.662358 1.724978 1.740913 1.521212 -4.872191 -1.361984 0.741815 -0.990235 -2.006088 0.208364 0.686333 1.232905 -0.090423
wb_dma_ch_sel/always_42/case_1/cond 2.498567 -0.913403 0.604780 -1.139931 1.417019 1.139691 2.759947 1.103093 3.047358 0.919608 -1.948050 0.808364 -2.706856 -1.919671 2.889127 1.204557 0.401563 -0.565498 -1.610058 -0.664511
wb_dma_wb_slv/input_wb_cyc_i -0.548742 -5.869174 -3.304944 3.335949 0.760375 -3.024894 0.229921 3.389291 0.583299 -1.833185 -0.683745 -2.861666 4.286559 -0.703301 0.306111 -1.716069 -2.489006 -1.559609 2.798422 0.100941
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_de/reg_tsz_cnt 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_sel/reg_ndr 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_de/assign_83_wr_ack/expr_1 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_de/reg_de_txsz_we 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_ch_rf/reg_pointer_sr 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf/input_de_adr1_we -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.160041 3.428029 -1.286598 -3.557524 3.018957 3.797709 -1.154837 4.296243 0.462672 1.276490 2.324650 0.712018 4.645558 1.224743 0.228001 -1.850303 -0.712312 1.392721 0.099753 -1.691412
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_43/case_1/cond 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_rf/reg_ch_adr0_r 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_pri_enc/input_valid 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_pri_enc/reg_pri_out1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.608974 -4.756757 -0.957346 1.533305 -0.779902 0.573058 -0.588964 -2.130386 0.834062 2.401032 2.192416 0.178207 -0.105530 1.320109 -0.569283 2.979269 1.928259 0.042140 1.785838 2.426309
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.108351 -1.456888 1.048381 -2.583856 0.147994 1.939487 0.520867 -0.101104 -1.081835 -3.513992 1.506937 4.595697 0.014529 -1.197385 -1.628841 1.469316 -0.298565 0.666561 0.437508 -3.094610
wb_dma_ch_sel/input_req_i 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_rf/assign_4_dma_abort/expr_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/always_1/case_1/stmt_8 -0.262205 2.084593 2.031121 -1.846024 0.214518 1.132119 2.195164 -1.116903 2.479934 1.719139 2.743834 -0.292640 -0.784679 0.953517 1.077675 0.295907 -0.331199 1.751717 -0.410301 0.203136
wb_dma_ch_rf/wire_ptr_inv 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.515461 0.599692 -0.451799 1.095857 0.240153 0.272986 -1.429730 1.793092 -0.802752 -0.319300 1.958168 2.616917 0.981499 -1.449356 1.777832 -1.426542 -2.207572 -1.186854 3.051594 1.280371
wb_dma_ch_sel/assign_138_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_rf/always_1/case_1/stmt_1 -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_rf/always_1/case_1/stmt_6 -0.014057 0.414945 -0.813736 1.813479 -2.513351 -0.552327 3.417907 -1.280711 0.302206 1.194609 4.697334 -0.537833 0.672318 0.081156 -2.657046 -2.792644 -3.498343 1.306065 2.205636 -1.302981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/always_43/case_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_sel/assign_9_pri2 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_pri_enc_sub/always_1/case_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_rf/always_2/if_1 1.715762 2.928653 1.868960 1.245426 -0.399597 1.518686 2.455156 0.757709 0.137206 1.831954 -2.371091 2.797913 -2.966379 -2.091284 4.063953 0.442196 -0.365056 -2.318553 2.241700 0.346891
wb_dma/wire_dma_abort 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_if/input_wb_stb_i -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_rf/input_de_txsz 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_ch_pri_enc/wire_pri3_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/wire_gnt_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/wire_gnt_p0 0.434282 -1.869293 -0.992228 -1.750610 0.022333 0.739162 0.789677 1.979475 -0.578957 -2.330827 -2.943421 -0.568514 2.518513 2.626745 -0.846934 4.340199 1.317610 2.509636 2.422081 -5.193312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma/input_wb0_err_i 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.646974 -1.935262 -0.082415 0.494679 -1.332759 0.623671 4.529386 -1.163383 0.675971 -0.100399 2.860751 2.004895 0.678990 0.795208 0.321749 2.269350 -1.457084 1.756659 -1.002730 -3.340434
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.513607 0.205350 -0.060346 0.215908 -2.086909 -2.381809 2.026075 -1.800435 2.953483 0.403858 1.131842 0.322779 1.179122 -0.079556 3.108554 2.338561 -0.701508 1.932052 2.717047 1.150465
wb_dma_wb_mast/wire_wb_data_o 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_de/always_6/if_1/if_1/stmt_1 0.083354 1.537201 -0.258356 -0.440362 5.030816 2.187715 -2.512545 3.100995 0.039912 1.553459 1.173662 -1.093234 -1.014813 0.155833 -3.905406 -2.169466 -0.464209 1.107290 0.674303 -2.068356
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/always_38/case_1/cond -0.475121 2.659220 -2.470788 -0.884792 2.146880 -0.500509 -2.225620 1.862319 0.372291 -1.421665 -0.861024 0.193056 -1.538759 -2.977387 2.621587 0.918150 2.889445 0.453680 2.002065 -1.441361
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.354922 -3.853086 0.397811 -2.297529 2.112196 -1.263249 -3.228527 -1.288351 1.733943 -1.164945 -0.063981 0.696054 -1.840831 -0.601164 0.680164 2.244107 1.350961 -0.423088 2.339107 2.425844
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_de/assign_4_use_ed 5.003839 1.081810 1.912462 -1.847178 -0.934251 5.949010 2.487233 3.119906 1.471149 4.316849 0.646808 -0.815787 2.673034 4.530835 3.974585 1.118353 -1.334378 0.587804 2.523966 0.294009
assert_wb_dma_wb_if/assert_a_wb_stb 0.306807 -2.748318 2.034678 0.928589 2.099999 1.269923 0.740918 -0.280853 0.606348 0.692863 3.405192 1.147378 1.369217 0.839849 -1.682591 -0.936042 -2.636495 0.529817 -0.465459 0.405842
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.190896 1.355442 -0.167731 0.897819 2.740975 2.175707 -0.759504 2.972325 1.322438 0.574304 1.781641 -2.798048 -2.465987 -0.539123 -0.413546 -0.705656 1.023487 0.791008 3.023358 -2.673285
wb_dma_ch_sel/assign_132_req_p0 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_rf/always_25/if_1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_de/wire_rd_ack 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma/wire_slv0_adr 1.933507 4.490233 1.414712 -1.414354 -2.864747 -2.814988 -0.809852 0.433746 1.363915 -1.218128 0.657336 1.429748 3.521746 -1.523217 3.299296 -3.406295 -3.885853 -1.580580 4.628508 3.404239
wb_dma_wb_slv/input_wb_stb_i -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_ch_sel/assign_96_valid/expr_1 3.137822 3.780269 -3.538908 3.383599 -2.200301 0.978118 -0.586494 -0.097428 -1.618969 2.125622 -1.514151 0.514205 -1.311687 -2.172594 4.947015 3.214768 3.567335 2.274095 2.959437 0.080509
wb_dma_ch_sel/always_4/stmt_1 -0.475121 2.659220 -2.470788 -0.884792 2.146880 -0.500509 -2.225620 1.862319 0.372291 -1.421665 -0.861024 0.193056 -1.538759 -2.977387 2.621587 0.918150 2.889445 0.453680 2.002065 -1.441361
wb_dma_rf/wire_pointer2_s 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_de/reg_chunk_dec 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/reg_chunk_cnt_is_0_r 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/wire_wb0_cyc_o 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.213455 -0.993713 -3.608603 -2.023642 -1.443452 0.324262 2.761983 2.141638 1.203973 0.931825 -3.382469 2.530081 3.298877 0.290933 -1.407009 3.548849 0.948110 0.579242 0.131144 -3.550593
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.133670 -1.658805 0.596097 -3.612573 -1.217150 4.188350 1.955641 3.753079 1.135949 -3.551653 -2.949802 -0.401411 1.835666 -0.255056 -0.549928 0.955805 1.727888 -0.488300 0.984166 -3.887869
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_rf/reg_ch_adr1_r -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma/input_wb0_cyc_i 0.229909 -3.671366 -4.736665 1.986048 -0.920449 -4.713337 -0.647894 3.757870 1.158921 1.227830 -0.968931 -2.174763 1.301443 1.681219 -0.169410 -0.285756 -3.828151 -0.419030 4.336691 0.523054
wb_dma_ch_sel/always_8/stmt_1 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_wb_slv -0.598353 -0.061905 -2.293446 -2.226294 -2.004066 -0.970992 -0.229642 -0.295602 -2.025784 -2.241713 -1.381241 3.671981 4.098484 -1.527895 -1.598494 0.089888 -0.463627 -0.577292 1.853376 -0.857620
wb_dma_de/inst_u0 -1.210436 -0.695122 -1.522841 0.414802 0.572073 0.170144 0.987747 -1.424985 0.585571 0.494082 5.027278 2.219276 2.822231 0.912634 2.554383 2.853798 -0.190622 4.108510 -2.338229 -1.513247
wb_dma_de/inst_u1 -1.777629 -0.057820 -1.265421 0.700263 3.342426 -0.484935 -1.976318 0.251779 -0.176225 1.180363 3.140851 0.368694 2.982065 1.806298 -2.913426 0.639908 -1.413389 4.095308 0.770854 -1.682708
wb_dma_pri_enc_sub/input_pri_in 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/assign_101_valid/expr_1 -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/reg_de_adr1_we -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.200087 -1.211647 -2.771053 0.555583 1.672785 -2.603595 -1.402193 0.301875 -0.812411 -0.317220 -3.185801 4.018938 -0.483395 -1.771150 2.315278 4.166914 0.626085 0.333044 3.126958 -0.621612
wb_dma_ch_sel/always_46/case_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_rf/assign_11_ch_csr_we 0.591244 0.280231 -4.028143 -1.016400 -1.853635 0.993496 -0.089816 4.419989 -1.370713 -1.149312 -2.192374 -0.792580 4.540896 1.170013 -0.106944 0.588260 1.539971 0.393873 2.995607 -2.333797
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.806542 -1.974675 1.844925 -1.164894 5.101386 1.441278 -1.875263 0.998610 2.672493 1.494005 0.644355 -2.527083 -3.564461 0.583443 -1.521841 -0.332502 0.364648 0.600455 0.033429 0.300911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma/wire_de_adr0_we -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_wb_slv/wire_rf_sel -0.957254 0.297618 -0.915161 5.676829 -3.081174 -1.914936 2.832881 0.825236 -0.654652 -0.723922 0.036500 -1.825565 -3.655829 -1.765203 -0.628356 -0.853613 -1.496320 -2.492136 2.628342 -2.941490
assert_wb_dma_wb_if 0.306807 -2.748318 2.034678 0.928589 2.099999 1.269923 0.740918 -0.280853 0.606348 0.692863 3.405192 1.147378 1.369217 0.839849 -1.682591 -0.936042 -2.636495 0.529817 -0.465459 0.405842
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/assign_120_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma/wire_wb1s_data_o 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_de/wire_adr0_cnt_next1 -1.210436 -0.695122 -1.522841 0.414802 0.572073 0.170144 0.987747 -1.424985 0.585571 0.494082 5.027278 2.219276 2.822231 0.912634 2.554383 2.853798 -0.190622 4.108510 -2.338229 -1.513247
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma/wire_pt0_sel_o 0.412452 -3.753805 -1.657936 0.248413 2.503407 -0.767919 -2.259979 2.181405 0.833658 1.766099 0.982746 -0.989053 3.691609 3.667946 0.001200 1.303361 -2.537917 1.642842 2.950610 0.871515
wb_dma/wire_pt0_sel_i 1.212333 -1.379959 1.677669 0.074319 2.962730 1.588774 0.025668 0.142917 -0.116022 0.290177 3.020469 2.975436 1.071807 -0.775366 -1.097814 -1.908625 -2.991518 0.125891 -0.898027 0.582074
wb_dma_ch_rf/always_11 0.141633 1.105362 -1.809894 1.866384 2.441154 2.136797 -0.063502 3.794103 -1.185003 -0.119450 2.346431 1.534189 0.088006 -1.432510 -1.401876 -0.997261 -1.242690 0.540937 2.912086 -4.052829
wb_dma_ch_rf/always_10 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_17 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_rf/always_19 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_rf/input_de_csr_we 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_ch_sel/assign_147_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.069282 0.700069 -0.312423 1.941427 0.034553 0.394619 -0.070180 1.720484 0.239660 -0.016421 2.720522 -1.210473 -0.320936 -0.250569 0.711555 -1.296950 -1.365653 -0.087976 3.244738 -0.881841
wb_dma_wb_if/wire_slv_dout 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.428918 1.179948 -0.930552 0.052886 2.556361 0.103079 -1.786922 2.192264 1.833931 1.353834 -0.734427 1.384025 -2.224181 -3.492398 2.260578 -0.920359 1.109383 -2.655418 2.050666 2.096722
wb_dma/wire_pointer 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_de/assign_75_mast1_dout/expr_1 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma/wire_ch3_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_rf/assign_27_ptr_inv 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma_de/reg_adr1_inc -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_sel/input_ch6_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_de/input_mast0_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/assign_68_de_txsz/expr_1 -1.348405 0.129043 -0.553083 -0.921180 4.735726 -0.041797 -3.432046 1.213607 2.578856 1.174728 0.670362 -4.464430 -2.939181 -0.338284 -0.620606 -1.033142 2.044681 0.517576 1.124286 0.706368
wb_dma/wire_ch2_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf/input_ndnr 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/always_19/stmt_1 -3.246940 -1.489298 -4.757086 2.773947 1.573711 -3.038129 3.394635 0.693020 1.212022 1.909342 0.732384 1.555536 2.568101 -0.103291 1.240120 2.659834 -2.226738 2.160970 0.702285 -3.451601
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.912902 0.857262 1.382714 0.235275 0.263873 0.437672 -1.491173 0.759649 1.575567 0.414677 1.466369 -0.987665 -1.649644 -0.577915 2.862130 -0.776286 -0.217753 -0.747783 2.974574 2.269111
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.311055 4.168119 2.554977 -0.926384 1.344845 1.660339 -3.115550 -0.473869 0.413252 1.942221 1.958144 2.545390 2.818960 1.510471 1.060504 1.165855 0.364812 3.038499 2.930052 1.952203
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/assign_78_mast0_go/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma/assign_6_pt1_sel_i 0.412452 -3.753805 -1.657936 0.248413 2.503407 -0.767919 -2.259979 2.181405 0.833658 1.766099 0.982746 -0.989053 3.691609 3.667946 0.001200 1.303361 -2.537917 1.642842 2.950610 0.871515
wb_dma/wire_mast1_adr -3.246940 -1.489298 -4.757086 2.773947 1.573711 -3.038129 3.394635 0.693020 1.212022 1.909342 0.732384 1.555536 2.568101 -0.103291 1.240120 2.659834 -2.226738 2.160970 0.702285 -3.451601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/input_dma_busy 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
wb_dma_de/reg_adr1_cnt -3.007142 0.229795 -1.236519 1.674059 1.960676 -1.608514 -2.529932 -0.902296 -1.100634 0.184495 2.639823 0.130443 1.822343 1.155511 -3.508300 1.140294 -0.116195 3.462482 2.142404 -1.727850
wb_dma_ch_sel/always_42/case_1/stmt_4 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_ch_sel/always_42/case_1/stmt_2 1.450834 -2.926655 0.819750 -1.458679 3.993150 0.774848 -1.960649 1.207402 0.665911 -0.342830 0.087298 2.840433 -1.797676 -1.155558 -0.737057 0.320868 -1.195311 -0.851202 1.081698 0.549777
wb_dma_ch_sel/always_42/case_1/stmt_3 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/always_42/case_1/stmt_1 3.558763 0.208799 -0.524749 -0.128721 1.402673 4.026821 -0.811044 6.081199 2.488668 1.004597 0.725168 -5.560076 2.949106 2.009454 4.362438 -1.260561 0.885527 1.038237 0.040888 -0.174520
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.049330 -2.841237 3.039230 0.207173 -1.808143 0.882298 1.776529 -4.058035 1.397135 0.653613 4.396670 0.412926 -1.276656 0.728674 -0.002818 0.064521 -1.610236 0.609676 -0.463211 1.882761
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.165551 1.347083 1.752691 1.719282 -0.509420 -2.695410 -0.457128 0.094313 3.064750 -0.548755 -0.570074 -3.967283 1.539962 1.511705 0.616464 1.497169 -0.099285 2.867145 3.507169 -0.903518
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.716151 3.347878 2.300417 -0.253925 1.001177 1.108296 -3.048702 0.084816 1.723272 1.298330 1.515163 2.253009 4.378945 0.349270 -0.218759 0.539434 -0.024341 3.534022 3.138217 1.786301
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.315405 -0.362364 -2.188472 2.124689 1.194494 2.257063 0.842243 4.364024 0.020043 0.604249 2.780492 -2.031847 3.146563 1.449291 -0.260901 -1.017089 -1.673400 1.527277 2.165263 -3.356007
wb_dma/wire_txsz 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_de/always_14/stmt_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_wb_slv/reg_rf_ack -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.475121 2.659220 -2.470788 -0.884792 2.146880 -0.500509 -2.225620 1.862319 0.372291 -1.421665 -0.861024 0.193056 -1.538759 -2.977387 2.621587 0.918150 2.889445 0.453680 2.002065 -1.441361
wb_dma/wire_de_csr_we 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.957254 0.297618 -0.915161 5.676829 -3.081174 -1.914936 2.832881 0.825236 -0.654652 -0.723922 0.036500 -1.825565 -3.655829 -1.765203 -0.628356 -0.853613 -1.496320 -2.492136 2.628342 -2.941490
wb_dma/wire_ch1_txsz 1.381381 -2.959272 0.343124 -1.093605 2.893365 -1.110403 -2.163960 0.095199 1.061361 0.462719 1.257584 3.596456 0.096806 -0.768670 1.091072 -0.028959 -2.894607 -0.698188 1.009159 3.096084
wb_dma_rf/inst_u9 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u8 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u7 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_rf/inst_u6 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_rf/inst_u5 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_rf/inst_u4 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_rf/inst_u3 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_rf/inst_u1 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_rf/inst_u0 -0.358925 4.869895 -1.524402 -0.910678 -1.399302 0.487367 -0.013350 1.777016 0.613692 0.433914 -1.988278 -1.250918 1.852776 -1.264569 2.095795 -0.571049 2.648025 -0.219681 0.794844 -0.242608
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.272637 4.340601 -0.868185 -2.146002 2.571757 3.712905 -2.332330 4.308976 -1.206841 1.210553 1.323091 -0.123174 4.349245 2.034073 -1.328053 -1.576421 -0.201248 2.023782 1.432994 -2.379560
wb_dma_inc30r/assign_2_out -1.933514 2.531828 -0.473893 1.020774 3.249840 0.067795 -1.530267 0.090448 0.290756 2.001923 4.621110 -1.264042 2.105136 1.850563 -2.876961 -0.622050 -1.296779 5.014395 -0.500137 -1.857884
wb_dma/wire_mast1_din 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_ch_sel/assign_2_pri0 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_rf/input_de_adr0_we -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_mast/always_1/if_1/stmt_1 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_sel/always_48/case_1/cond 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_rf/input_wb_rf_we 1.718536 2.399139 -2.491345 -3.450347 -1.617481 -0.239889 -0.151402 0.472307 -3.349852 -3.656373 -3.430332 -0.571453 1.461060 0.665600 0.697263 0.820001 0.910620 1.044836 2.321681 -3.772112
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/assign_7_pt0_sel_i 1.212333 -1.379959 1.677669 0.074319 2.962730 1.588774 0.025668 0.142917 -0.116022 0.290177 3.020469 2.975436 1.071807 -0.775366 -1.097814 -1.908625 -2.991518 0.125891 -0.898027 0.582074
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma_wb_mast/wire_mast_pt_out -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
assert_wb_dma_ch_arb/input_state -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/always_8/stmt_1/expr_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma/wire_ch0_csr 1.313483 3.569988 -0.785097 1.376628 4.093720 0.532136 -2.448403 6.377622 1.343938 1.290906 -2.640783 -0.655307 2.434542 -1.437607 4.861146 -1.107057 0.251311 0.321413 -0.251593 0.329302
wb_dma_de/assign_69_de_adr0/expr_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_wb_slv/wire_pt_sel 1.406679 -3.851241 -3.148358 1.243930 2.570200 -0.894426 -0.630886 3.590341 0.174251 1.515661 1.293734 0.581636 3.803176 0.004741 -3.614092 -3.610415 -5.027378 -0.566301 0.867322 0.584401
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.365469 1.976359 1.047556 2.496988 0.669099 2.632055 2.164207 1.766526 1.007444 3.698801 -1.598737 3.513793 -2.104428 -2.051140 2.995362 1.783381 1.605496 -1.963904 1.156857 0.340144
wb_dma_ch_sel/wire_de_start -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_wb_mast/assign_3_mast_drdy 0.429389 -4.836815 -3.532866 1.208699 -0.336029 5.416823 -1.242566 2.084033 -1.331977 1.292189 1.401382 2.250467 0.088001 -1.605588 0.856173 1.665938 4.625151 -2.769736 0.578461 1.734640
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/always_5/stmt_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/input_mast1_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/reg_mast0_adr -2.195608 -3.620730 -0.649472 2.804268 -1.083538 -0.182606 -2.093035 -2.305642 -0.394260 1.229418 2.097953 -1.550597 -1.004133 1.421752 -1.272597 2.700232 2.774858 0.523405 3.217469 1.820717
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_ch_rf/assign_15_ch_am0_we 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf/inst_u2 1.696180 -0.352106 -1.454155 -3.205696 -0.863211 3.192818 -0.528337 1.013417 -0.605450 -1.004747 -2.394538 -0.281405 1.928453 0.541450 0.878557 2.512115 3.788993 1.408853 -0.350883 -1.873732
wb_dma_ch_rf/wire_ch_adr1_dewe -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_rf/always_17/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_de/assign_71_de_csr 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/always_42/case_1 5.345661 0.416192 -0.420514 0.984715 1.021158 3.602268 0.032419 5.562046 1.313459 2.373929 -1.250830 -2.303743 2.784193 0.915201 4.020775 -1.183913 -0.948623 0.548303 0.080048 0.537166
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_sel/always_6/stmt_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/reg_ch_chk_sz_r 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_sel/always_3/stmt_1 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma/wire_pointer2_s 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.766448 -1.501930 -0.257422 3.293053 -0.221911 -0.668500 1.891674 0.072097 0.729195 1.978635 2.262283 0.701274 -2.610911 -0.185492 -3.389943 -0.187374 -1.919065 -0.475968 -0.130850 -1.471159
wb_dma_ch_rf/input_de_txsz 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_if/input_pt_sel_i 0.562789 -3.494102 -1.106632 1.605332 4.587139 0.999529 -2.505785 2.259687 -1.260692 0.599360 1.871628 1.675533 5.779778 1.010321 -0.126970 -0.892460 -2.811533 0.715498 1.639923 1.199732
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.643541 -6.680421 -0.990481 0.134875 -0.088014 3.859583 -2.699706 -0.037078 -0.390821 1.059422 1.207810 0.705038 -0.163768 0.955409 -0.405640 3.102575 4.075503 -1.345224 2.144950 2.948456
wb_dma/wire_mast0_go 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_1/stmt_1 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_ch_rf/always_10/if_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_165_req_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.496847 -4.209652 0.425986 -0.555519 4.509174 1.122417 -1.886670 1.427447 1.462445 0.681927 0.580693 -1.329993 -1.777210 1.274931 -1.524533 1.120490 -0.058540 0.731107 1.024502 -0.441397
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/always_2/stmt_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/assign_115_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.640969 2.776001 -0.203070 -4.689496 3.872763 4.015179 1.302854 2.393364 0.688632 3.240155 0.540947 1.617536 0.360528 1.584715 1.395512 -0.679156 -0.793866 -0.078942 -1.814412 -1.319865
wb_dma/wire_de_txsz -1.348405 0.129043 -0.553083 -0.921180 4.735726 -0.041797 -3.432046 1.213607 2.578856 1.174728 0.670362 -4.464430 -2.939181 -0.338284 -0.620606 -1.033142 2.044681 0.517576 1.124286 0.706368
wb_dma_wb_slv/input_slv_pt_in -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
assert_wb_dma_ch_sel/input_ch0_csr 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.876545 -5.199685 -1.076421 -1.671359 1.366824 0.893790 -4.108022 -1.524976 1.031067 0.621112 0.944081 1.139188 -0.669646 -0.327582 -0.323887 2.894885 3.767137 -0.757017 2.285288 3.887565
wb_dma_ch_sel/assign_149_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/wire_adr0_cnt_next -1.210436 -0.695122 -1.522841 0.414802 0.572073 0.170144 0.987747 -1.424985 0.585571 0.494082 5.027278 2.219276 2.822231 0.912634 2.554383 2.853798 -0.190622 4.108510 -2.338229 -1.513247
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.409376 3.380637 -3.341905 -1.420874 3.092064 2.021391 -1.992095 4.801822 -0.354540 2.129815 -4.058537 0.392421 1.824961 -0.720287 1.328038 0.628790 2.948788 -1.035264 2.465216 -1.214947
wb_dma_ch_rf/always_23/if_1/block_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_rf/wire_ch0_txsz 2.130189 0.009946 1.465824 -3.842835 2.818455 -0.520052 -4.438798 0.608458 0.716462 -2.873915 -0.151063 -4.172403 -3.130213 0.311479 1.327090 -1.851856 0.199292 -0.439859 2.902195 1.548149
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.628651 -1.107718 0.554573 -0.902711 -1.095474 -1.961698 1.218312 -2.984037 2.731502 0.373027 -1.458969 1.628806 -3.443901 -1.795695 4.178205 3.893093 1.316252 -0.020387 1.802613 1.609207
wb_dma_de/always_6/if_1/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_sel/assign_128_req_p0 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_de/assign_77_read_hold/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/wire_de_adr0 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_de/wire_de_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_wb_mast/always_4 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_mast/always_1 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_rf/wire_ch3_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_rf/reg_ptr_valid 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/always_9/stmt_1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_rf/assign_6_csr_we/expr_1 3.809757 2.441204 1.484476 -0.497997 -0.903960 1.114132 2.910036 0.818238 0.511018 -0.288588 -2.480811 0.526148 -3.298378 -1.682018 3.040782 -0.189091 -1.054167 -1.018661 1.401910 -1.561911
wb_dma_ch_sel/assign_154_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma/wire_ch5_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_pri_enc/wire_pri10_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_20_ch_done_we 1.620579 0.208446 -1.361188 -0.744656 2.420207 2.016096 -0.770147 4.069190 0.819175 -0.482096 -1.348083 0.526717 -1.249967 -1.818593 1.672522 0.734952 1.259839 -0.833502 3.074458 -2.074057
wb_dma_wb_mast/input_wb_ack_i 1.893650 -5.973419 -2.914255 -0.044518 0.274753 0.857127 -0.721472 2.549910 -0.130557 1.855642 -3.941383 2.478320 -1.537539 0.390913 1.783866 3.262924 0.750141 -3.780516 1.227347 2.226125
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_rf/input_dma_rest 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_ch_sel/always_5/stmt_1 -1.851599 2.695150 -1.798991 -1.182516 3.252301 0.028893 -1.500866 1.489194 2.113725 1.229630 0.423339 2.345118 -0.740529 -3.738557 1.900962 -0.307140 1.832654 -0.639187 0.489725 0.674158
wb_dma_ch_sel/always_40/case_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma/wire_de_csr 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.409376 3.380637 -3.341905 -1.420874 3.092064 2.021391 -1.992095 4.801822 -0.354540 2.129815 -4.058537 0.392421 1.824961 -0.720287 1.328038 0.628790 2.948788 -1.035264 2.465216 -1.214947
wb_dma_ch_sel/always_37/if_1/if_1 1.583445 2.110099 -1.322241 -5.089563 -1.186463 2.042989 3.961418 2.057574 3.482893 -1.224329 -2.603538 0.597167 1.313707 -2.499301 0.252562 0.267510 1.475975 0.083065 -1.031527 -4.039355
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/always_10/if_1/if_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/input_ch3_adr0 -0.646974 -1.935262 -0.082415 0.494679 -1.332759 0.623671 4.529386 -1.163383 0.675971 -0.100399 2.860751 2.004895 0.678990 0.795208 0.321749 2.269350 -1.457084 1.756659 -1.002730 -3.340434
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_de/wire_de_txsz -1.348405 0.129043 -0.553083 -0.921180 4.735726 -0.041797 -3.432046 1.213607 2.578856 1.174728 0.670362 -4.464430 -2.939181 -0.338284 -0.620606 -1.033142 2.044681 0.517576 1.124286 0.706368
wb_dma_rf/input_de_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_rf/input_de_adr0 -0.831525 0.418853 -0.614353 0.189849 -2.100087 2.046185 4.515785 -0.798176 1.687987 0.968433 3.293578 -0.681081 -2.322117 -0.806710 3.734020 0.874185 1.809399 -0.297555 -2.831047 -1.582617
wb_dma_de/always_2/if_1 -1.300586 1.809680 -1.010859 -0.509725 -1.861119 -0.110190 3.184482 -1.691853 2.122879 0.228296 3.507589 1.122679 1.242068 -0.552554 4.208491 2.459313 0.980031 2.675341 -1.196944 -1.574614
wb_dma_ch_sel/assign_102_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.454754 -1.711396 -4.523842 -1.155105 -2.460289 -0.310231 0.375998 3.228653 -0.461691 -0.766783 -1.467336 1.496436 5.173331 0.702335 0.149292 1.671838 0.602187 0.499043 2.541538 -1.056883
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_mast/assign_4_mast_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_ch_rf/always_2/if_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma/input_wb1_err_i 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_sel/assign_121_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_sel/assign_4_pri1 0.749708 -0.401533 0.597056 0.178037 3.849107 1.826747 -0.059895 1.627838 0.313056 0.352498 2.031027 2.417698 -2.245780 -1.628782 -1.988832 -0.772278 -1.604671 0.347210 0.573548 -2.228009
wb_dma_de/always_2/if_1/cond -2.805406 1.066296 -2.565480 1.266406 0.978524 -2.746567 1.165200 -1.523306 1.764320 0.724158 2.159153 1.859933 -0.255735 -1.698896 3.035944 3.175970 0.570981 2.788434 0.873770 -1.589849
wb_dma_ch_rf/reg_ch_csr_r -2.102481 -0.648488 -3.035241 -0.168203 -0.580601 0.742127 1.786912 1.381739 0.714743 2.775644 -2.118571 4.225389 3.510325 -0.533943 -0.595103 3.155170 1.536156 -0.712264 0.704865 -1.022749
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_wb_if/wire_slv_we 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
wb_dma_de/assign_70_de_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_sel/always_38/case_1/stmt_4 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/reg_ch_sel_r 1.583445 2.110099 -1.322241 -5.089563 -1.186463 2.042989 3.961418 2.057574 3.482893 -1.224329 -2.603538 0.597167 1.313707 -2.499301 0.252562 0.267510 1.475975 0.083065 -1.031527 -4.039355
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.053718 2.708551 -0.710898 -0.559248 2.568756 -2.773723 -1.241008 0.418713 3.243059 0.791386 -1.625888 -1.892430 -2.188759 -1.696356 1.167701 1.251573 2.644419 0.164608 2.767830 -0.497627
wb_dma_ch_sel/always_38/case_1/stmt_3 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/always_38/case_1/stmt_2 1.450834 -2.926655 0.819750 -1.458679 3.993150 0.774848 -1.960649 1.207402 0.665911 -0.342830 0.087298 2.840433 -1.797676 -1.155558 -0.737057 0.320868 -1.195311 -0.851202 1.081698 0.549777
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_pri_enc/wire_pri30_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/reg_ch_sel_d 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_rf/assign_14_ch_adr0_we 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_rf/wire_ch1_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.329734 1.395019 2.020784 -2.354058 0.298294 -0.660367 -3.028785 -3.118919 2.292749 -0.391240 4.402966 1.513898 3.588073 1.339719 -0.282182 2.822913 0.769147 5.002065 2.461257 1.482014
wb_dma_rf/wire_pause_req 1.040097 2.791160 0.651222 0.937106 -0.397183 1.143636 3.889102 1.278994 1.426084 2.123022 -2.377670 2.315241 -3.011608 -3.027784 0.852873 -0.500149 -0.539889 -2.159022 0.903659 -1.475672
wb_dma_ch_sel/assign_95_valid 0.373943 3.422783 -4.454172 -0.086487 -0.681093 1.872672 -3.132643 2.099107 -0.262310 -0.460682 0.992591 -2.056899 -0.090775 -2.715041 4.432247 0.509468 5.708041 0.380019 2.263171 0.366316
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma_ch_rf/reg_ch_stop 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_146_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/input_dma_abort 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/input_adr1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/input_adr0 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma_ch_arb/reg_next_state 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_wb_mast/input_wb_err_i 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_wb_if/wire_wbs_data_o 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_de/assign_73_dma_busy 1.211529 1.328055 2.522602 -1.674948 0.472074 0.963473 3.639225 -0.360918 3.767989 0.846184 -0.059612 -1.828889 -5.367315 -1.913278 -2.684928 -2.105937 -0.744260 -0.873935 -0.108319 -2.213874
wb_dma_de/always_22/if_1 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_rf/wire_ch2_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_de/input_de_start -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_pri_enc_sub/always_3/if_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.081220 1.470945 0.501244 1.722051 1.105417 0.053605 -1.062054 1.153161 1.155933 0.713347 2.601839 -2.826064 -1.663766 -0.409545 0.784476 -2.250074 -0.711547 -0.014530 1.812018 0.599186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_rf/always_25/if_1/if_1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_sel/assign_98_valid/expr_1 -2.113524 2.649822 -2.544081 -0.077874 -3.274002 0.546737 -0.092153 0.187245 -0.383459 -1.925545 0.105501 -1.963501 1.060483 -0.650684 1.534518 2.442310 5.053676 1.271109 2.623512 -2.710155
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.479531 1.493038 -3.453373 -0.212779 0.359740 1.619923 0.414775 3.495346 0.270631 1.678077 -2.324706 1.303901 2.825974 -0.782168 -0.969464 1.474312 3.218240 -0.870459 0.909008 -2.200697
wb_dma_ch_sel/reg_pointer 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_wb_if/input_wb_err_i 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/input_de_csr 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/input_de_adr0_we -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_sel/assign_161_req_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.102481 -0.648488 -3.035241 -0.168203 -0.580601 0.742127 1.786912 1.381739 0.714743 2.775644 -2.118571 4.225389 3.510325 -0.533943 -0.595103 3.155170 1.536156 -0.712264 0.704865 -1.022749
wb_dma_ch_sel/assign_129_req_p0 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_de/wire_de_ack 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb 1.520117 0.406644 -1.222958 -1.292777 -0.453102 2.430366 0.632736 3.450477 -1.698755 -3.000645 -3.438964 0.276272 1.584025 0.314966 -0.666935 2.529634 2.283134 1.036721 2.344093 -5.497668
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_pri_enc_sub/always_3/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.345389 -2.089704 1.255403 -1.278436 2.397724 2.429726 0.109647 0.504948 0.235556 -0.688080 1.374727 0.577122 -1.137013 1.146419 -3.421828 1.858050 0.200187 2.007357 1.286474 -3.702920
wb_dma/wire_de_txsz_we 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_ch_pri_enc/wire_pri16_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.141633 1.105362 -1.809894 1.866384 2.441154 2.136797 -0.063502 3.794103 -1.185003 -0.119450 2.346431 1.534189 0.088006 -1.432510 -1.401876 -0.997261 -1.242690 0.540937 2.912086 -4.052829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_pri_enc/wire_pri7_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_wb_if/wire_mast_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.261662 -0.796811 1.129159 -3.451594 3.220364 1.192913 -3.221977 0.609249 1.964754 -0.842566 -0.724181 -2.787519 -2.420483 0.225282 -1.860407 0.434440 2.840617 0.256707 1.655108 -0.092282
wb_dma_wb_if/input_wb_cyc_i -0.548742 -5.869174 -3.304944 3.335949 0.760375 -3.024894 0.229921 3.389291 0.583299 -1.833185 -0.683745 -2.861666 4.286559 -0.703301 0.306111 -1.716069 -2.489006 -1.559609 2.798422 0.100941
wb_dma_ch_sel/assign_97_valid -0.423971 3.776815 -3.551245 1.766733 -2.013990 1.075696 -1.932013 1.035575 0.155580 0.827395 1.256811 -3.020180 -0.108184 -1.208109 4.953956 1.758100 5.352742 1.255208 3.501827 0.296328
wb_dma/wire_mast0_drdy 1.168821 -3.456067 -2.140313 0.490691 -0.285663 4.233160 -0.003515 0.641633 0.405870 1.482095 1.557843 0.889703 -2.126999 -2.266537 1.048947 0.226499 4.293026 -3.027336 -0.910590 2.378214
wb_dma_ch_pri_enc/wire_pri8_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_if/wire_pt_sel_o 0.562789 -3.494102 -1.106632 1.605332 4.587139 0.999529 -2.505785 2.259687 -1.260692 0.599360 1.871628 1.675533 5.779778 1.010321 -0.126970 -0.892460 -2.811533 0.715498 1.639923 1.199732
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_pri_enc/wire_pri22_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/assign_135_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/wire_gnt_p0_d 0.434282 -1.869293 -0.992228 -1.750610 0.022333 0.739162 0.789677 1.979475 -0.578957 -2.330827 -2.943421 -0.568514 2.518513 2.626745 -0.846934 4.340199 1.317610 2.509636 2.422081 -5.193312
wb_dma_de/assign_20_adr0_cnt_next 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.306807 -2.748318 2.034678 0.928589 2.099999 1.269923 0.740918 -0.280853 0.606348 0.692863 3.405192 1.147378 1.369217 0.839849 -1.682591 -0.936042 -2.636495 0.529817 -0.465459 0.405842
wb_dma_ch_sel/assign_153_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/assign_82_rd_ack/expr_1 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.620579 0.208446 -1.361188 -0.744656 2.420207 2.016096 -0.770147 4.069190 0.819175 -0.482096 -1.348083 0.526717 -1.249967 -1.818593 1.672522 0.734952 1.259839 -0.833502 3.074458 -2.074057
wb_dma_de/reg_de_csr_we 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma/wire_wb0_ack_o -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_pri_enc/wire_pri23_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_103_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_rf/wire_ch1_txsz 1.381381 -2.959272 0.343124 -1.093605 2.893365 -1.110403 -2.163960 0.095199 1.061361 0.462719 1.257584 3.596456 0.096806 -0.768670 1.091072 -0.028959 -2.894607 -0.698188 1.009159 3.096084
wb_dma_de/always_23/block_1/stmt_13 -1.702242 -0.161982 -1.849585 -2.312469 2.768254 -4.244661 -1.921807 -1.427156 4.984511 0.179018 1.105457 -0.873166 -0.506255 -1.485728 4.358577 2.396899 1.301884 2.000921 1.142982 1.947042
wb_dma_de/always_23/block_1/stmt_14 0.746768 3.435651 1.157787 -2.730577 0.942429 6.189732 2.979199 2.030916 2.088944 2.824273 2.735963 -3.333443 -0.762310 1.717233 0.013990 -1.238408 1.929891 0.952179 -1.503870 -3.222436
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.147261 0.256574 0.298746 -1.709383 3.383487 2.570793 -1.667505 2.828492 -0.124619 -0.774680 -0.474544 0.364128 -1.036721 -0.611639 -2.324935 -0.372225 0.724933 0.228404 1.348244 -2.488728
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_ch_rf/input_ch_sel 3.012372 -2.314876 -0.204357 -2.408288 -0.421357 -1.493451 5.099027 -0.066155 6.865016 2.042821 -2.991410 -2.928555 -2.799532 -2.175478 0.240795 -0.202458 -1.087133 -0.637007 0.345918 -0.552116
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_pri_enc/wire_pri4_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/wire_ch_txsz_we -0.261662 -0.796811 1.129159 -3.451594 3.220364 1.192913 -3.221977 0.609249 1.964754 -0.842566 -0.724181 -2.787519 -2.420483 0.225282 -1.860407 0.434440 2.840617 0.256707 1.655108 -0.092282
wb_dma_de/assign_70_de_adr1/expr_1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_sel/assign_116_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.722965 -1.480120 -0.062180 -1.458897 -1.113312 -1.921809 -0.752133 -2.476910 2.112120 -1.751271 0.362018 1.624837 -2.747888 -2.505576 3.582699 2.973813 2.208983 -0.717608 2.583337 1.819596
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_wb_mast/wire_wb_addr_o -1.810008 -1.332322 -1.156538 3.675004 -1.029148 -0.586552 -0.609042 0.078349 -1.179926 -0.144816 3.203695 -1.859054 1.694973 1.841217 -1.274774 0.743246 -0.483054 1.745180 3.032323 -1.452319
wb_dma_ch_rf/reg_ch_csr_r2 0.141633 1.105362 -1.809894 1.866384 2.441154 2.136797 -0.063502 3.794103 -1.185003 -0.119450 2.346431 1.534189 0.088006 -1.432510 -1.401876 -0.997261 -1.242690 0.540937 2.912086 -4.052829
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_sel/assign_11_pri3 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_de -0.366002 3.584911 -2.659808 -0.757947 -0.326190 1.600908 1.064805 3.244026 0.208529 1.128452 -3.872274 0.044197 0.851059 -1.439903 0.778307 0.672450 2.887921 -1.302254 1.536260 -2.504451
wb_dma_wb_slv/wire_wb_data_o -1.638827 -1.223905 -0.747674 1.794831 -1.899385 -0.831649 1.981653 -1.631898 0.536780 1.762486 6.051516 0.542196 1.807894 1.056207 -3.303216 -1.723018 -3.094405 1.639529 1.626540 0.157900
wb_dma_inc30r/always_1/stmt_1 -2.077710 1.409142 0.949528 -0.913344 0.876628 -1.052887 -2.494608 -1.332582 2.715850 -0.721042 4.794879 -0.737433 3.914630 0.768298 -2.140966 0.518208 -0.132107 5.164590 0.932271 0.427703
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_127_req_p0 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_94_valid -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_pri_enc/wire_pri12_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_20/if_1/block_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.571523 -0.171546 -0.695210 -0.258593 2.524409 2.432579 -0.451036 3.405452 -0.105555 -0.951091 0.766793 2.829570 -1.229313 -1.968725 0.185919 0.841516 -0.269373 -0.146823 3.996408 -3.168496
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_wb_if/input_slv_din -1.638827 -1.223905 -0.747674 1.794831 -1.899385 -0.831649 1.981653 -1.631898 0.536780 1.762486 6.051516 0.542196 1.807894 1.056207 -3.303216 -1.723018 -3.094405 1.639529 1.626540 0.157900
wb_dma_ch_sel/assign_94_valid/expr_1 -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.129802 0.778688 1.190580 0.806684 0.342744 0.241361 -2.169904 1.750012 1.515050 0.318255 1.492803 -1.416605 -1.556780 -0.684149 2.966129 -1.415087 -0.809389 -1.413204 4.643505 2.554681
wb_dma_de/always_21 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_de/always_22 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_de/always_23 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_ch_pri_enc/wire_pri1_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/assign_78_mast0_go 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/wire_dma_done 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_rf/input_wb_rf_adr 1.933507 4.490233 1.414712 -1.414354 -2.864747 -2.814988 -0.809852 0.433746 1.363915 -1.218128 0.657336 1.429748 3.521746 -1.523217 3.299296 -3.406295 -3.885853 -1.580580 4.628508 3.404239
wb_dma_wb_if -0.710216 -0.097043 -1.698126 -1.360702 -2.036631 -1.395654 0.847646 0.046613 -2.286463 -1.831574 -2.759566 3.327269 2.570122 -0.004314 -0.519942 1.138582 -0.842233 -1.512210 1.696793 -1.230438
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_ch_pri_enc/wire_pri25_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_mast/reg_mast_cyc 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/input_wb_rf_we 0.360696 0.872119 -2.694882 -3.644202 -1.286949 -0.508990 -1.952846 1.002767 -3.251337 -4.059022 -2.122251 0.075470 2.756499 1.354595 0.042723 1.353129 1.336692 1.266944 2.495496 -2.683550
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_de/always_6/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_wb_slv/always_4/stmt_1 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_de/assign_3_ptr_valid 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_wb_mast/input_pt_sel 0.878262 -2.377081 -2.491987 0.856556 2.863244 -0.572535 -3.288812 2.678809 -0.479533 2.446066 1.585635 2.639581 4.355361 1.942016 -0.569178 0.309583 -3.713023 1.165318 3.132108 1.558788
wb_dma_ch_pri_enc/wire_pri15_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_slv/input_wb_we_i 2.341461 0.731042 -2.473062 5.795560 -0.511704 0.118324 -2.374102 1.975114 -3.175363 2.154681 2.933997 1.552614 0.566013 -0.065869 5.842474 0.072720 -1.376955 -0.889679 2.126351 2.427841
wb_dma_de/reg_tsz_cnt_is_0_r 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.886670 5.061361 0.407046 -4.369445 4.161345 4.172909 -1.731002 2.790759 0.674175 2.630474 2.852930 0.715420 1.372275 0.944702 0.751959 -2.547655 -0.441997 0.942934 -0.525617 0.041958
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_mast1_drdy 0.622737 1.200063 -0.857657 0.980398 0.701184 0.905801 -0.080519 1.519017 -1.259642 -0.110278 1.715609 2.787072 0.803993 -1.458355 0.787149 -1.106318 -1.564972 -0.243886 0.603065 -0.578445
wb_dma_ch_rf/wire_ch_csr_we 0.591244 0.280231 -4.028143 -1.016400 -1.853635 0.993496 -0.089816 4.419989 -1.370713 -1.149312 -2.192374 -0.792580 4.540896 1.170013 -0.106944 0.588260 1.539971 0.393873 2.995607 -2.333797
wb_dma_ch_pri_enc/inst_u9 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_8_ch_csr -0.207694 3.114461 -3.403043 0.051578 -1.255421 1.738614 1.166837 3.347295 0.298054 1.711017 -2.172560 -1.722860 2.698197 -0.240135 0.263812 -0.030107 2.764424 0.412783 0.594270 -2.200724
wb_dma_ch_rf/wire_this_ptr_set 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_pri_enc/inst_u5 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u4 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u7 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u6 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u0 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u3 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u2 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_de_start -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_rf/wire_ch_stop 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma/wire_mast0_dout 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_rf/input_de_adr0 -0.831525 0.418853 -0.614353 0.189849 -2.100087 2.046185 4.515785 -0.798176 1.687987 0.968433 3.293578 -0.681081 -2.322117 -0.806710 3.734020 0.874185 1.809399 -0.297555 -2.831047 -1.582617
wb_dma_ch_rf/input_de_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_if/input_wbs_data_i 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_de/reg_tsz_dec -0.949168 -0.044372 -0.804289 1.034465 4.556746 0.381753 -2.587975 2.662358 1.724978 1.740913 1.521212 -4.872191 -1.361984 0.741815 -0.990235 -2.006088 0.208364 0.686333 1.232905 -0.090423
wb_dma_ch_sel/input_ch0_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/input_ch0_am1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_sel/assign_162_req_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.496847 -4.209652 0.425986 -0.555519 4.509174 1.122417 -1.886670 1.427447 1.462445 0.681927 0.580693 -1.329993 -1.777210 1.274931 -1.524533 1.120490 -0.058540 0.731107 1.024502 -0.441397
wb_dma_rf/wire_ch5_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_rf/wire_ch_am1_we -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_inc30r/wire_out -1.299101 -1.163372 -1.294858 0.735244 0.228160 1.063599 0.426901 -0.176792 -0.342762 -0.137368 4.697721 0.940522 4.500555 2.400355 -0.409750 2.473391 -0.211679 4.474799 -1.370798 -2.871588
wb_dma_ch_pri_enc/reg_pri_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/input_wb0_we_i 2.341461 0.731042 -2.473062 5.795560 -0.511704 0.118324 -2.374102 1.975114 -3.175363 2.154681 2.933997 1.552614 0.566013 -0.065869 5.842474 0.072720 -1.376955 -0.889679 2.126351 2.427841
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.210436 -0.695122 -1.522841 0.414802 0.572073 0.170144 0.987747 -1.424985 0.585571 0.494082 5.027278 2.219276 2.822231 0.912634 2.554383 2.853798 -0.190622 4.108510 -2.338229 -1.513247
wb_dma_ch_rf/wire_ch_txsz_dewe 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_de/always_22/if_1/stmt_2 -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.587767 0.968492 -0.597419 2.520185 -0.140969 0.581074 -0.682793 2.889755 0.267812 0.039147 3.419642 -1.545624 0.103697 -0.341504 1.660104 -2.048952 -2.023893 -0.773559 5.277193 -0.319603
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma/wire_de_ack 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_wb_mast/always_1/if_1 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_wb_if/wire_wb_cyc_o 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_143_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_wb_mast/wire_mast_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma/wire_slv0_dout 0.771229 0.536173 1.063748 0.290286 -4.857699 -0.983997 -2.417132 -1.325942 1.233515 -0.224589 0.057774 -1.218397 1.922351 -0.303221 2.261987 -0.457211 1.232920 -2.394882 7.248349 5.336346
wb_dma_ch_sel/reg_am1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_sel/input_next_ch 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_de/always_9 -0.949168 -0.044372 -0.804289 1.034465 4.556746 0.381753 -2.587975 2.662358 1.724978 1.740913 1.521212 -4.872191 -1.361984 0.741815 -0.990235 -2.006088 0.208364 0.686333 1.232905 -0.090423
wb_dma_de/always_8 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_wb_mast/always_1/if_1/cond 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_rf/always_1/case_1/stmt_12 0.054495 -1.829104 3.071189 1.364217 -0.559223 0.492791 0.908196 -1.706252 2.028410 1.266386 3.791147 0.283355 -1.131200 0.338243 0.941954 -0.667481 -1.917550 -0.657842 0.256232 2.826521
wb_dma_rf/always_1/case_1/stmt_13 -0.727190 0.838699 1.117813 0.128488 0.781579 -2.533733 0.707895 -2.227946 0.142134 -1.667327 3.033854 1.749405 -1.588774 -0.684880 0.800199 0.278598 -2.451615 1.834044 -0.251446 -1.005089
wb_dma_de/always_3 -3.007142 0.229795 -1.236519 1.674059 1.960676 -1.608514 -2.529932 -0.902296 -1.100634 0.184495 2.639823 0.130443 1.822343 1.155511 -3.508300 1.140294 -0.116195 3.462482 2.142404 -1.727850
wb_dma_de/always_2 -1.300586 1.809680 -1.010859 -0.509725 -1.861119 -0.110190 3.184482 -1.691853 2.122879 0.228296 3.507589 1.122679 1.242068 -0.552554 4.208491 2.459313 0.980031 2.675341 -1.196944 -1.574614
wb_dma_de/always_5 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_de/always_4 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/always_7 0.119768 -0.819164 -0.400698 0.586094 4.272791 1.532154 -2.044215 3.096547 1.521913 1.418076 0.430830 -4.146190 -1.859105 0.859838 -0.981182 -0.805707 0.854467 0.549979 1.494460 -0.976873
wb_dma_de/always_6 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_sel/input_ch3_txsz 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_11/if_1 0.141633 1.105362 -1.809894 1.866384 2.441154 2.136797 -0.063502 3.794103 -1.185003 -0.119450 2.346431 1.534189 0.088006 -1.432510 -1.401876 -0.997261 -1.242690 0.540937 2.912086 -4.052829
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/always_45/case_1/cond -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/assign_68_de_txsz -1.348405 0.129043 -0.553083 -0.921180 4.735726 -0.041797 -3.432046 1.213607 2.578856 1.174728 0.670362 -4.464430 -2.939181 -0.338284 -0.620606 -1.033142 2.044681 0.517576 1.124286 0.706368
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/always_20/if_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma/input_wb0s_data_i 2.579560 -4.768468 0.261751 0.079086 -0.080878 -0.705091 1.786043 1.560693 1.337979 1.077143 -3.059368 0.203366 0.071825 2.806902 3.834918 3.070548 -2.272130 -1.728836 2.182503 1.143072
wb_dma_de/reg_dma_done_d 2.012790 -0.648015 -0.392122 -1.608860 2.227284 0.917951 -0.847402 2.252114 1.189848 -0.120979 -3.168985 1.308828 -2.332777 -2.171315 1.966045 0.937881 1.212641 -1.777140 1.405269 0.215137
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_wb_slv/assign_1_rf_sel -0.957254 0.297618 -0.915161 5.676829 -3.081174 -1.914936 2.832881 0.825236 -0.654652 -0.723922 0.036500 -1.825565 -3.655829 -1.765203 -0.628356 -0.853613 -1.496320 -2.492136 2.628342 -2.941490
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.715534 -4.320031 -0.135942 -0.277936 2.284054 3.028654 -0.028479 3.904473 0.876102 2.449639 -2.257014 -1.652678 1.125459 3.441971 1.515997 1.990776 -0.918616 -0.128720 2.692211 -0.084501
wb_dma_de/always_4/if_1/if_1/cond 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_sel/assign_376_gnt_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/wire_wr_ack 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.496847 -4.209652 0.425986 -0.555519 4.509174 1.122417 -1.886670 1.427447 1.462445 0.681927 0.580693 -1.329993 -1.777210 1.274931 -1.524533 1.120490 -0.058540 0.731107 1.024502 -0.441397
wb_dma_ch_arb/always_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_arb/always_2 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma/wire_ch0_txsz 0.212775 -1.076949 0.474228 -1.644317 3.626533 0.420287 -3.496612 1.144718 2.121526 0.265056 -0.745717 -2.983111 -2.879073 -0.140525 0.221961 0.177429 2.151895 -0.291120 2.029111 1.366765
wb_dma_de/always_19 -3.246940 -1.489298 -4.757086 2.773947 1.573711 -3.038129 3.394635 0.693020 1.212022 1.909342 0.732384 1.555536 2.568101 -0.103291 1.240120 2.659834 -2.226738 2.160970 0.702285 -3.451601
wb_dma_de/always_18 -2.195608 -3.620730 -0.649472 2.804268 -1.083538 -0.182606 -2.093035 -2.305642 -0.394260 1.229418 2.097953 -1.550597 -1.004133 1.421752 -1.272597 2.700232 2.774858 0.523405 3.217469 1.820717
wb_dma_de/always_15 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_de/always_14 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/always_11 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/always_13 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_de/always_12 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.875389 2.536885 -0.698433 1.639889 -1.412669 -0.916347 1.142033 0.947942 1.485349 -0.480017 1.705884 -0.088728 -2.291188 -3.696425 4.915012 -2.508151 -2.155686 -1.023542 1.835243 0.876840
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_pri_enc/wire_pri13_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/reg_read_r 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.815767 -2.703052 -0.970645 -1.081848 3.564841 1.917729 -1.775709 3.553211 -0.119224 -0.957266 -0.879514 2.552819 -0.651795 -0.980396 0.026877 1.564314 -0.111079 -0.615797 3.435942 -1.794290
wb_dma/assign_9_slv0_pt_in -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/always_17/if_1/block_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_pri_enc/wire_pri2_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_11/stmt_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_rf/wire_ch_adr1_we -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel_checker/input_ch_sel 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_sel/input_ch1_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma/wire_slv0_pt_in -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_rf/always_2/if_1/if_1/cond 3.809757 2.441204 1.484476 -0.497997 -0.903960 1.114132 2.910036 0.818238 0.511018 -0.288588 -2.480811 0.526148 -3.298378 -1.682018 3.040782 -0.189091 -1.054167 -1.018661 1.401910 -1.561911
wb_dma_pri_enc_sub/reg_pri_out_d 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/always_4/case_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/wire_pri29_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_de/wire_read_hold 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/wire_sw_pointer 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma/wire_slv0_din -1.098740 1.800168 1.086031 0.431111 -1.757523 0.547683 4.367410 -1.452425 3.280973 3.744333 2.431843 -0.799957 -0.824295 -0.613466 -3.094667 -2.450202 -1.352167 0.553420 0.871557 0.431187
wb_dma_ch_rf/input_dma_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_158_req_p1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_17_ch_am1_we -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_rf/assign_7_pointer_s 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_slv/always_5/stmt_1 -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_mast/assign_1 0.497454 -2.433768 -1.992025 2.831055 2.751837 -1.518352 -5.091024 1.661479 -2.464054 1.565874 0.968997 3.131401 3.732130 1.613093 -0.860966 1.168226 -2.798295 1.145836 4.488424 1.919715
wb_dma_ch_sel/input_de_ack 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/reg_valid_sel -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.147261 0.256574 0.298746 -1.709383 3.383487 2.570793 -1.667505 2.828492 -0.124619 -0.774680 -0.474544 0.364128 -1.036721 -0.611639 -2.324935 -0.372225 0.724933 0.228404 1.348244 -2.488728
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_wb_mast/always_4/stmt_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_375_gnt_p0 0.434282 -1.869293 -0.992228 -1.750610 0.022333 0.739162 0.789677 1.979475 -0.578957 -2.330827 -2.943421 -0.568514 2.518513 2.626745 -0.846934 4.340199 1.317610 2.509636 2.422081 -5.193312
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma/inst_u2 -0.366002 3.584911 -2.659808 -0.757947 -0.326190 1.600908 1.064805 3.244026 0.208529 1.128452 -3.872274 0.044197 0.851059 -1.439903 0.778307 0.672450 2.887921 -1.302254 1.536260 -2.504451
wb_dma/inst_u1 0.395182 3.333692 -1.880514 -0.891582 0.278190 2.243698 0.869556 2.918271 1.203552 1.656125 -3.241009 -0.988463 0.553266 -1.519173 1.032384 0.284087 3.314580 -0.300354 -0.332477 -1.763061
wb_dma/inst_u0 -0.061713 3.932752 -1.789457 -2.284530 -2.353318 0.288537 -0.233133 -0.116543 -0.655366 -1.554655 -1.521243 -1.164826 1.896211 -0.964386 1.936402 0.213114 2.986283 1.126927 0.246160 -1.173964
wb_dma/inst_u4 0.974730 -3.770961 -2.297972 3.623579 1.610709 1.439641 -1.222806 4.438190 -2.915515 -2.083127 -0.888698 1.046169 3.572289 -1.376714 1.057227 -0.740459 -0.690865 -2.381122 1.541913 -0.873662
wb_dma_ch_rf/assign_2_ch_adr1 -1.483634 0.899422 2.617748 -0.689778 -0.600185 -0.788378 -3.201418 -2.132659 -1.565187 -2.622016 2.061050 0.016696 -0.763072 0.912168 -3.731705 0.364353 0.230090 0.652869 4.765952 -0.516309
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_rf/wire_pointer_s 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_sel/always_40/case_1/stmt_1 1.113875 -2.396063 1.824317 -2.505688 1.670030 2.448509 -0.134040 0.030366 0.435855 -1.313200 0.474153 2.030496 -1.295712 0.765797 -2.440101 3.010143 0.628177 1.456161 2.509009 -3.007476
wb_dma_ch_sel/always_40/case_1/stmt_2 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/always_40/case_1/stmt_3 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_sel/always_40/case_1/stmt_4 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_pri_enc_sub 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/reg_ch_am1_r -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_de/assign_72_dma_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/reg_ptr_adr_low -1.608974 -4.756757 -0.957346 1.533305 -0.779902 0.573058 -0.588964 -2.130386 0.834062 2.401032 2.192416 0.178207 -0.105530 1.320109 -0.569283 2.979269 1.928259 0.042140 1.785838 2.426309
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/reg_state -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_ch_rf/always_26/if_1 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.640969 2.776001 -0.203070 -4.689496 3.872763 4.015179 1.302854 2.393364 0.688632 3.240155 0.540947 1.617536 0.360528 1.584715 1.395512 -0.679156 -0.793866 -0.078942 -1.814412 -1.319865
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_sel/assign_113_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_inc30r/always_1 -2.077710 1.409142 0.949528 -0.913344 0.876628 -1.052887 -2.494608 -1.332582 2.715850 -0.721042 4.794879 -0.737433 3.914630 0.768298 -2.140966 0.518208 -0.132107 5.164590 0.932271 0.427703
wb_dma_de/always_23/block_1/case_1/cond -0.242111 4.511317 -2.959396 -0.911666 2.124826 1.911739 -0.450907 4.095462 0.274736 2.877838 -4.470709 0.007351 0.382405 -1.869676 -0.478533 -0.652157 2.626158 -1.556564 2.208783 -1.656987
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.957742 0.364545 -1.514228 2.955842 1.525643 2.447251 -2.196665 4.771507 -1.342606 -0.148556 1.182479 -3.224841 0.978660 0.821166 -1.250499 -1.344930 0.381210 0.762416 4.234514 -2.554206
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.494140 -1.136622 -1.018624 0.609265 5.359489 0.688806 -1.033571 1.456348 1.920918 2.404135 1.401362 -3.220862 -1.904849 0.820697 -1.389630 -0.161795 0.722908 1.805629 -1.115142 -1.241188
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.406061 -1.717534 -0.857116 0.441887 -2.227547 1.407290 -0.536099 1.724259 -2.033940 -3.388675 -0.731520 -0.812238 0.842502 0.900061 -1.296659 2.382989 1.947212 0.403756 4.765160 -3.671316
wb_dma_ch_sel/assign_148_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma/wire_ndr 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma_rf/input_dma_done_all 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_de/assign_66_dma_done 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma/wire_ch4_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/input_ch3_csr 2.783108 0.101976 -2.639691 -0.195117 1.426420 1.235553 -3.239586 3.253722 0.876196 0.664107 -1.540071 -2.229874 1.318364 -0.469253 5.502294 1.054148 3.006264 0.572845 0.616519 2.183220
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/wire_adr1_cnt_next -1.777629 -0.057820 -1.265421 0.700263 3.342426 -0.484935 -1.976318 0.251779 -0.176225 1.180363 3.140851 0.368694 2.982065 1.806298 -2.913426 0.639908 -1.413389 4.095308 0.770854 -1.682708
wb_dma/wire_de_adr0 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/reg_adr0_cnt -1.300586 1.809680 -1.010859 -0.509725 -1.861119 -0.110190 3.184482 -1.691853 2.122879 0.228296 3.507589 1.122679 1.242068 -0.552554 4.208491 2.459313 0.980031 2.675341 -1.196944 -1.574614
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma/wire_am1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/always_22/if_1/if_1 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_de/assign_69_de_adr0 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/wire_mast0_go 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_slv/input_slv_din -1.638827 -1.223905 -0.747674 1.794831 -1.899385 -0.831649 1.981653 -1.631898 0.536780 1.762486 6.051516 0.542196 1.807894 1.056207 -3.303216 -1.723018 -3.094405 1.639529 1.626540 0.157900
wb_dma_de/always_3/if_1/if_1 -3.007142 0.229795 -1.236519 1.674059 1.960676 -1.608514 -2.529932 -0.902296 -1.100634 0.184495 2.639823 0.130443 1.822343 1.155511 -3.508300 1.140294 -0.116195 3.462482 2.142404 -1.727850
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/always_47/case_1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_sel/assign_152_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_de/reg_de_adr0_we -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_sel/assign_114_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/assign_4_ch_am1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_de/wire_dma_done_all 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_de/assign_6_adr0_cnt_next -0.289187 2.140682 1.029248 -0.126599 1.612727 1.392215 1.829837 -0.567444 1.624627 1.758860 4.513580 -0.554053 -0.715233 0.629499 0.344911 -0.593229 -1.100890 2.923216 -2.558356 -1.459136
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_wb_slv/input_wb_data_i 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_de/input_nd 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/assign_126_ch_sel 1.149703 3.511503 -1.547156 -2.800531 -1.521874 1.553295 2.891664 3.034738 1.809429 -1.873297 -3.084532 -1.092833 0.348562 -2.402221 0.293457 -0.140353 2.236172 -0.060995 0.118257 -4.857931
wb_dma/wire_mast1_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/wire_ptr_valid 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma/wire_ch_sel 3.012372 -2.314876 -0.204357 -2.408288 -0.421357 -1.493451 5.099027 -0.066155 6.865016 2.042821 -2.991410 -2.928555 -2.799532 -2.175478 0.240795 -0.202458 -1.087133 -0.637007 0.345918 -0.552116
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.869475 -2.944466 1.151265 -2.850936 -0.148660 2.078209 0.508862 -0.401012 -0.104333 -3.243506 1.018622 2.260384 -0.188120 0.594255 -1.169977 3.494240 1.147356 1.570233 1.624367 -3.424687
wb_dma_de/always_12/stmt_1/expr_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma/wire_dma_req 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_sel/assign_136_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/assign_5_sw_pointer 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_ch_sel/assign_97_valid/expr_1 -0.423971 3.776815 -3.551245 1.766733 -2.013990 1.075696 -1.932013 1.035575 0.155580 0.827395 1.256811 -3.020180 -0.108184 -1.208109 4.953956 1.758100 5.352742 1.255208 3.501827 0.296328
wb_dma_de/always_9/stmt_1 -0.949168 -0.044372 -0.804289 1.034465 4.556746 0.381753 -2.587975 2.662358 1.724978 1.740913 1.521212 -4.872191 -1.361984 0.741815 -0.990235 -2.006088 0.208364 0.686333 1.232905 -0.090423
wb_dma_de/input_pause_req 1.040097 2.791160 0.651222 0.937106 -0.397183 1.143636 3.889102 1.278994 1.426084 2.123022 -2.377670 2.315241 -3.011608 -3.027784 0.852873 -0.500149 -0.539889 -2.159022 0.903659 -1.475672
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_de/wire_dma_busy 1.211529 1.328055 2.522602 -1.674948 0.472074 0.963473 3.639225 -0.360918 3.767989 0.846184 -0.059612 -1.828889 -5.367315 -1.913278 -2.684928 -2.105937 -0.744260 -0.873935 -0.108319 -2.213874
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_pri_enc/always_2/if_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/always_6/if_1/stmt_1 -1.586647 0.635012 0.844921 -2.680983 4.217738 0.848473 -3.122391 0.572023 2.585686 0.755330 0.418940 -4.680118 -2.719949 0.405717 -3.357019 -1.430802 2.201965 0.617874 1.073435 -0.141698
wb_dma_ch_rf/input_de_txsz_we 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_if/input_wb_addr_i 1.170849 2.386102 -1.849646 1.254641 -4.322780 -4.226297 -0.147510 2.238927 -0.011150 -1.287893 0.612407 3.380772 2.432957 -2.667485 4.374979 -2.766774 -5.115564 -3.459307 2.688117 2.803541
wb_dma_ch_sel/always_7/stmt_1 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.338287 -0.617059 -3.065999 -0.789404 -1.340102 0.378454 2.165977 0.180370 0.960180 1.075994 -1.679622 4.228964 2.436871 -1.867209 -1.006807 3.550344 3.181295 -0.419291 -0.196020 -1.855553
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.973636 -2.991785 -0.607096 -0.261940 2.749826 2.854401 -0.550110 4.315337 -0.374274 1.779362 -1.816913 1.911017 1.610366 1.341314 1.466187 0.721498 -2.057783 -0.944179 1.692589 0.220438
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_rf/always_4/if_1/block_1 -0.049330 -2.841237 3.039230 0.207173 -1.808143 0.882298 1.776529 -4.058035 1.397135 0.653613 4.396670 0.412926 -1.276656 0.728674 -0.002818 0.064521 -1.610236 0.609676 -0.463211 1.882761
wb_dma_de/reg_dma_abort_r 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/input_ch2_txsz 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/input_ch5_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_sel/assign_150_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_sel/assign_155_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/always_43/case_1/stmt_4 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/always_43/case_1/stmt_3 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_sel/always_43/case_1/stmt_2 1.381381 -2.959272 0.343124 -1.093605 2.893365 -1.110403 -2.163960 0.095199 1.061361 0.462719 1.257584 3.596456 0.096806 -0.768670 1.091072 -0.028959 -2.894607 -0.698188 1.009159 3.096084
wb_dma_ch_sel/always_43/case_1/stmt_1 0.212775 -1.076949 0.474228 -1.644317 3.626533 0.420287 -3.496612 1.144718 2.121526 0.265056 -0.745717 -2.983111 -2.879073 -0.140525 0.221961 0.177429 2.151895 -0.291120 2.029111 1.366765
wb_dma_de/always_19/stmt_1/expr_1 -3.246940 -1.489298 -4.757086 2.773947 1.573711 -3.038129 3.394635 0.693020 1.212022 1.909342 0.732384 1.555536 2.568101 -0.103291 1.240120 2.659834 -2.226738 2.160970 0.702285 -3.451601
wb_dma_ch_rf/wire_ch_err_we 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.057767 1.681988 1.060497 1.497151 -1.330521 0.203235 3.521327 -0.974505 1.065510 0.908307 2.604910 -0.175878 -1.743933 -0.799189 -1.269904 -1.545235 -2.261447 0.395586 0.375135 -2.086787
wb_dma_rf/wire_ch1_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.793753 4.084597 1.393566 0.670487 -2.178267 6.446025 -0.660980 0.625501 -3.026881 4.172276 -0.318768 1.385991 -1.626415 1.811186 1.478069 1.822519 3.115726 -0.109938 2.620338 0.814803
assert_wb_dma_wb_if/input_pt_sel_i 0.306807 -2.748318 2.034678 0.928589 2.099999 1.269923 0.740918 -0.280853 0.606348 0.692863 3.405192 1.147378 1.369217 0.839849 -1.682591 -0.936042 -2.636495 0.529817 -0.465459 0.405842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.098578 -0.920920 -3.155686 2.405586 -0.362183 0.799672 3.040495 4.044904 1.123219 0.247874 1.573298 -1.583702 3.033834 0.521062 1.769728 0.169059 -1.819895 0.856481 2.537421 -3.691661
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_rf/input_paused -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma/wire_mast0_adr -2.195608 -3.620730 -0.649472 2.804268 -1.083538 -0.182606 -2.093035 -2.305642 -0.394260 1.229418 2.097953 -1.550597 -1.004133 1.421752 -1.272597 2.700232 2.774858 0.523405 3.217469 1.820717
wb_dma_ch_pri_enc/inst_u8 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.081220 1.470945 0.501244 1.722051 1.105417 0.053605 -1.062054 1.153161 1.155933 0.713347 2.601839 -2.826064 -1.663766 -0.409545 0.784476 -2.250074 -0.711547 -0.014530 1.812018 0.599186
wb_dma_ch_arb/always_2/block_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_ch_sel/always_40/case_1/cond 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_rf/assign_22_ch_err_we 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_rf/wire_pointer 1.690753 -0.301935 6.456938 -2.478467 -1.447687 3.442160 1.026590 -0.919766 2.347472 1.333218 -1.078582 1.724864 -0.338105 1.787873 -1.912632 1.696354 0.078207 -1.004093 3.330493 1.597941
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/wire_pri19_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_5_pri1 0.749708 -0.401533 0.597056 0.178037 3.849107 1.826747 -0.059895 1.627838 0.313056 0.352498 2.031027 2.417698 -2.245780 -1.628782 -1.988832 -0.772278 -1.604671 0.347210 0.573548 -2.228009
wb_dma_rf/inst_u26 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u27 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/always_23/block_1/case_1/block_10 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_de/always_23/block_1/case_1/block_11 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_rf/inst_u22 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u23 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u20 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/assign_86_de_ack 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_rf/inst_u28 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/inst_u29 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/always_1/stmt_1 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.195527 -1.182990 1.051412 -0.457176 4.610847 0.054736 -2.530070 0.679407 2.309755 1.947650 1.481189 -2.852325 -2.051703 0.971433 -1.399518 -1.250316 -0.573591 0.592934 0.727556 1.407155
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_rf/inst_check_wb_dma_rf -0.459595 0.952332 1.097375 -0.194252 0.057747 -3.155725 -1.329452 -2.399714 -0.683634 -2.990744 3.191284 1.072933 -1.410739 -0.688727 1.462116 -0.148634 -2.154313 1.149278 1.872078 0.263599
wb_dma_rf/reg_wb_rf_dout -1.205041 4.426856 2.471601 -0.378665 -0.585586 -1.329137 3.192348 -2.452851 2.015077 2.454768 2.624051 0.312181 -1.268683 -0.199706 -1.605594 -2.471093 -3.186994 0.932833 0.661417 0.225598
wb_dma/input_dma_req_i 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_de/input_am1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_de/input_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/reg_next_start -1.851599 2.695150 -1.798991 -1.182516 3.252301 0.028893 -1.500866 1.489194 2.113725 1.229630 0.423339 2.345118 -0.740529 -3.738557 1.900962 -0.307140 1.832654 -0.639187 0.489725 0.674158
wb_dma_ch_sel/input_ch4_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/assign_107_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma/wire_next_ch 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_rf/wire_ch2_txsz 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_ch_rf/wire_ch_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_rf/wire_ch_am1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma/wire_ch6_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/input_csr 3.572632 -0.239727 -1.800357 -0.219894 0.289808 2.379453 0.862170 4.493542 0.727255 3.392483 -0.505352 1.821337 4.739074 1.713592 4.415590 0.310329 -2.830477 -1.001918 2.506459 1.289095
wb_dma_de/reg_read 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma/input_wb1_cyc_i 0.306807 -2.748318 2.034678 0.928589 2.099999 1.269923 0.740918 -0.280853 0.606348 0.692863 3.405192 1.147378 1.369217 0.839849 -1.682591 -0.936042 -2.636495 0.529817 -0.465459 0.405842
wb_dma_ch_rf/wire_ch_adr0_we 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_sel/assign_140_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_rf/wire_ch3_txsz 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_rf/input_wb_rf_din 0.771229 0.536173 1.063748 0.290286 -4.857699 -0.983997 -2.417132 -1.325942 1.233515 -0.224589 0.057774 -1.218397 1.922351 -0.303221 2.261987 -0.457211 1.232920 -2.394882 7.248349 5.336346
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_pri_enc_sub/reg_pri_out_d1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_rf/always_19/if_1/block_1 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_rf/always_2 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_rf/always_1 -0.360068 1.024021 0.475353 1.317915 -0.644637 -1.258228 1.128014 -1.233604 3.426013 0.308643 2.041162 -3.059935 -3.919126 -1.626793 4.550341 0.647384 1.662768 0.412983 0.469413 0.891440
wb_dma_de/input_mast0_drdy 1.168821 -3.456067 -2.140313 0.490691 -0.285663 4.233160 -0.003515 0.641633 0.405870 1.482095 1.557843 0.889703 -2.126999 -2.266537 1.048947 0.226499 4.293026 -3.027336 -0.910590 2.378214
wb_dma_ch_rf/always_6 -2.102481 -0.648488 -3.035241 -0.168203 -0.580601 0.742127 1.786912 1.381739 0.714743 2.775644 -2.118571 4.225389 3.510325 -0.533943 -0.595103 3.155170 1.536156 -0.712264 0.704865 -1.022749
wb_dma_ch_rf/always_5 0.464117 -3.355226 1.793517 -0.191752 -0.082314 -0.207635 0.091709 -3.124270 -0.239880 -1.041104 3.180454 0.482847 -1.396352 1.177297 -0.518988 0.887937 -1.698361 1.444700 0.053778 0.301993
wb_dma_ch_rf/always_4 -0.049330 -2.841237 3.039230 0.207173 -1.808143 0.882298 1.776529 -4.058035 1.397135 0.653613 4.396670 0.412926 -1.276656 0.728674 -0.002818 0.064521 -1.610236 0.609676 -0.463211 1.882761
wb_dma_ch_rf/always_9 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_8 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
assert_wb_dma_rf/input_wb_rf_dout -0.459595 0.952332 1.097375 -0.194252 0.057747 -3.155725 -1.329452 -2.399714 -0.683634 -2.990744 3.191284 1.072933 -1.410739 -0.688727 1.462116 -0.148634 -2.154313 1.149278 1.872078 0.263599
wb_dma/wire_wb1_addr_o -0.542610 -2.111048 -1.249611 2.564827 0.042007 0.529049 0.658112 1.445492 -0.221221 0.530663 3.316298 -0.974400 3.163207 2.099611 -1.064085 0.062502 -2.162018 1.835699 1.596315 -1.720783
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.011677 0.996392 -1.303569 3.541323 -2.596148 -1.615415 -0.342777 0.653964 -0.080408 -0.878496 2.565731 -1.681467 -0.705653 -1.046460 2.651043 -0.295563 -0.210452 -0.818626 5.583868 0.033509
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.166794 1.318329 -2.363855 4.216568 -1.532358 -1.720863 -1.178779 1.373618 -2.176311 -1.608151 2.827499 2.250236 0.209720 -2.952085 2.197085 -1.230900 -1.716561 -1.162055 4.408796 -0.095519
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_slv/reg_slv_dout 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_ch_pri_enc/always_2 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/always_4 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/inst_u3 -0.710216 -0.097043 -1.698126 -1.360702 -2.036631 -1.395654 0.847646 0.046613 -2.286463 -1.831574 -2.759566 3.327269 2.570122 -0.004314 -0.519942 1.138582 -0.842233 -1.512210 1.696793 -1.230438
wb_dma_wb_slv/always_1/stmt_1 1.434712 3.335017 -0.469021 -0.370277 -3.495945 -3.215326 0.076893 0.814135 0.582346 -0.845291 0.552703 3.059733 4.222923 -2.070977 4.481140 -2.631562 -4.487812 -2.184452 4.888652 3.281829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_rf/wire_ch0_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_rf/wire_ch0_am1 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma_wb_mast/wire_mast_drdy 0.429389 -4.836815 -3.532866 1.208699 -0.336029 5.416823 -1.242566 2.084033 -1.331977 1.292189 1.401382 2.250467 0.088001 -1.605588 0.856173 1.665938 4.625151 -2.769736 0.578461 1.734640
wb_dma_wb_if/wire_mast_pt_out -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_sel/assign_95_valid/expr_1 0.373943 3.422783 -4.454172 -0.086487 -0.681093 1.872672 -3.132643 2.099107 -0.262310 -0.460682 0.992591 -2.056899 -0.090775 -2.715041 4.432247 0.509468 5.708041 0.380019 2.263171 0.366316
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.406061 -1.717534 -0.857116 0.441887 -2.227547 1.407290 -0.536099 1.724259 -2.033940 -3.388675 -0.731520 -0.812238 0.842502 0.900061 -1.296659 2.382989 1.947212 0.403756 4.765160 -3.671316
wb_dma/constraint_slv0_din -0.847225 2.042346 0.633629 1.741219 -0.202983 -1.778064 1.249849 -2.809702 1.285158 2.012127 2.130290 1.067075 -3.579129 -2.299955 2.200451 -0.625112 -1.465049 -0.551420 2.691198 1.456713
wb_dma_de/always_4/if_1/if_1 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_rf/always_2 1.715762 2.928653 1.868960 1.245426 -0.399597 1.518686 2.455156 0.757709 0.137206 1.831954 -2.371091 2.797913 -2.966379 -2.091284 4.063953 0.442196 -0.365056 -2.318553 2.241700 0.346891
wb_dma_rf/inst_u24 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/always_1 -1.205041 4.426856 2.471601 -0.378665 -0.585586 -1.329137 3.192348 -2.452851 2.015077 2.454768 2.624051 0.312181 -1.268683 -0.199706 -1.605594 -2.471093 -3.186994 0.932833 0.661417 0.225598
wb_dma_ch_sel/always_38 -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_sel/always_39 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/always_37 1.583445 2.110099 -1.322241 -5.089563 -1.186463 2.042989 3.961418 2.057574 3.482893 -1.224329 -2.603538 0.597167 1.313707 -2.499301 0.252562 0.267510 1.475975 0.083065 -1.031527 -4.039355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.160041 3.428029 -1.286598 -3.557524 3.018957 3.797709 -1.154837 4.296243 0.462672 1.276490 2.324650 0.712018 4.645558 1.224743 0.228001 -1.850303 -0.712312 1.392721 0.099753 -1.691412
wb_dma_ch_sel/assign_10_pri3 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf/inst_u21 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_rf/wire_ch3_adr0 -0.646974 -1.935262 -0.082415 0.494679 -1.332759 0.623671 4.529386 -1.163383 0.675971 -0.100399 2.860751 2.004895 0.678990 0.795208 0.321749 2.269350 -1.457084 1.756659 -1.002730 -3.340434
wb_dma_ch_rf/input_dma_busy 0.691575 2.785214 1.561899 0.963459 0.677357 0.752099 2.010870 -0.127023 2.025840 1.455199 2.627443 -3.039004 -3.129880 -0.682454 -1.677380 -3.071747 -1.449305 0.849931 -0.465662 -1.626833
wb_dma_ch_sel/assign_134_req_p0 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma/wire_wb0m_data_o -1.638827 -1.223905 -0.747674 1.794831 -1.899385 -0.831649 1.981653 -1.631898 0.536780 1.762486 6.051516 0.542196 1.807894 1.056207 -3.303216 -1.723018 -3.094405 1.639529 1.626540 0.157900
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_ch_rf/always_6/if_1 -2.102481 -0.648488 -3.035241 -0.168203 -0.580601 0.742127 1.786912 1.381739 0.714743 2.775644 -2.118571 4.225389 3.510325 -0.533943 -0.595103 3.155170 1.536156 -0.712264 0.704865 -1.022749
wb_dma -0.098060 1.520859 -1.057253 -0.719736 -0.498332 -0.068231 -0.559026 0.788322 -0.713024 0.104227 -2.805340 -1.114439 1.297645 0.169453 0.042539 -0.442990 1.514948 -0.495192 -1.320472 0.319997
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.147261 0.256574 0.298746 -1.709383 3.383487 2.570793 -1.667505 2.828492 -0.124619 -0.774680 -0.474544 0.364128 -1.036721 -0.611639 -2.324935 -0.372225 0.724933 0.228404 1.348244 -2.488728
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
assert_wb_dma_rf/input_wb_rf_adr -0.459595 0.952332 1.097375 -0.194252 0.057747 -3.155725 -1.329452 -2.399714 -0.683634 -2.990744 3.191284 1.072933 -1.410739 -0.688727 1.462116 -0.148634 -2.154313 1.149278 1.872078 0.263599
wb_dma_ch_rf/always_6/if_1/if_1 -2.102481 -0.648488 -3.035241 -0.168203 -0.580601 0.742127 1.786912 1.381739 0.714743 2.775644 -2.118571 4.225389 3.510325 -0.533943 -0.595103 3.155170 1.536156 -0.712264 0.704865 -1.022749
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_arb/wire_gnt 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.250623 -0.434481 0.117690 2.337467 0.819829 -0.868205 -0.187543 -0.962325 1.727735 2.804391 2.409227 1.169966 -1.361992 -1.181159 0.848843 0.078019 -0.310636 -0.913285 1.585054 2.467973
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_rf/always_1/case_1/cond -1.205041 4.426856 2.471601 -0.378665 -0.585586 -1.329137 3.192348 -2.452851 2.015077 2.454768 2.624051 0.312181 -1.268683 -0.199706 -1.605594 -2.471093 -3.186994 0.932833 0.661417 0.225598
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_wb_slv/assign_4/expr_1 -2.120843 -2.339805 -1.727399 3.323142 -2.895758 -2.306338 1.397244 -0.909043 0.082388 1.615122 5.000657 0.181797 -0.588654 1.448307 -2.892713 -0.534947 -3.028826 0.545132 1.044794 0.151792
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.180535 -4.361874 0.878617 -1.611386 2.948541 0.798126 -1.993857 0.803811 1.427470 -0.622449 -0.189211 0.120950 -1.817092 0.548107 0.047105 2.001162 0.427821 -0.195211 2.041883 0.480468
wb_dma_de/always_3/if_1/stmt_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_sel/assign_104_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/always_9/stmt_1 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_wb_if/input_mast_adr -1.810008 -1.332322 -1.156538 3.675004 -1.029148 -0.586552 -0.609042 0.078349 -1.179926 -0.144816 3.203695 -1.859054 1.694973 1.841217 -1.274774 0.743246 -0.483054 1.745180 3.032323 -1.452319
assert_wb_dma_ch_arb/input_req -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_wb_if/input_wbm_data_i 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_de/wire_tsz_cnt_is_0_d 1.147261 0.256574 0.298746 -1.709383 3.383487 2.570793 -1.667505 2.828492 -0.124619 -0.774680 -0.474544 0.364128 -1.036721 -0.611639 -2.324935 -0.372225 0.724933 0.228404 1.348244 -2.488728
wb_dma/wire_dma_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel_checker/input_ch_sel_r 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_sel/assign_119_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_inc30r/input_in -2.186584 -1.235732 0.438516 -1.947364 -1.664420 -0.235976 1.293820 -3.055745 1.113787 -1.945167 3.512397 3.612312 2.634238 0.733018 -0.059522 4.802318 1.453791 3.675000 0.193163 -2.072294
wb_dma_ch_pri_enc/inst_u15 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u14 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u17 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/wire_dma_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_pri_enc/inst_u11 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u10 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u13 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u12 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u19 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u18 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_110_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_rf/inst_u30 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.722965 -1.480120 -0.062180 -1.458897 -1.113312 -1.921809 -0.752133 -2.476910 2.112120 -1.751271 0.362018 1.624837 -2.747888 -2.505576 3.582699 2.973813 2.208983 -0.717608 2.583337 1.819596
wb_dma/wire_pointer3 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_pri_enc/wire_pri6_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_rf/assign_6_csr_we 3.809757 2.441204 1.484476 -0.497997 -0.903960 1.114132 2.910036 0.818238 0.511018 -0.288588 -2.480811 0.526148 -3.298378 -1.682018 3.040782 -0.189091 -1.054167 -1.018661 1.401910 -1.561911
wb_dma_de/assign_82_rd_ack 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_sel/assign_96_valid 3.137822 3.780269 -3.538908 3.383599 -2.200301 0.978118 -0.586494 -0.097428 -1.618969 2.125622 -1.514151 0.514205 -1.311687 -2.172594 4.947015 3.214768 3.567335 2.274095 2.959437 0.080509
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_de/reg_next_ch 1.054198 0.820879 -1.709664 -1.926135 3.075222 0.192640 -0.657632 1.802378 1.448794 -0.044530 -1.944089 1.935410 -1.099694 -2.423516 3.298380 1.709564 1.536049 0.370745 -0.139588 -0.725735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.191982 -1.875186 0.970297 0.260255 2.763207 0.166121 -2.975761 2.294531 1.554606 0.349960 0.091770 -3.493691 -2.004810 0.743983 -0.409958 -1.343426 -0.618728 -1.131292 3.786722 1.411211
assert_wb_dma_ch_arb -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma/wire_csr 5.345661 0.416192 -0.420514 0.984715 1.021158 3.602268 0.032419 5.562046 1.313459 2.373929 -1.250830 -2.303743 2.784193 0.915201 4.020775 -1.183913 -0.948623 0.548303 0.080048 0.537166
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_wb_if/input_mast_din 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_rf/reg_sw_pointer_r 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma_ch_sel/assign_142_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf -0.061713 3.932752 -1.789457 -2.284530 -2.353318 0.288537 -0.233133 -0.116543 -0.655366 -1.554655 -1.521243 -1.164826 1.896211 -0.964386 1.936402 0.213114 2.986283 1.126927 0.246160 -1.173964
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.289187 2.140682 1.029248 -0.126599 1.612727 1.392215 1.829837 -0.567444 1.624627 1.758860 4.513580 -0.554053 -0.715233 0.629499 0.344911 -0.593229 -1.100890 2.923216 -2.558356 -1.459136
wb_dma_de/reg_chunk_cnt 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.160041 3.428029 -1.286598 -3.557524 3.018957 3.797709 -1.154837 4.296243 0.462672 1.276490 2.324650 0.712018 4.645558 1.224743 0.228001 -1.850303 -0.712312 1.392721 0.099753 -1.691412
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.272637 4.340601 -0.868185 -2.146002 2.571757 3.712905 -2.332330 4.308976 -1.206841 1.210553 1.323091 -0.123174 4.349245 2.034073 -1.328053 -1.576421 -0.201248 2.023782 1.432994 -2.379560
wb_dma/input_wb0m_data_i 0.544649 -0.650725 -0.676525 1.115351 -5.504673 -1.627641 -0.867524 -0.965442 0.338418 0.149294 -0.555570 0.055391 2.632635 -0.345348 3.562701 0.295995 -0.031035 -2.942552 7.697011 4.782197
wb_dma_de/always_15/stmt_1 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma/wire_ch7_csr 1.145152 0.550425 -1.852742 -1.409595 0.248945 2.156227 -0.555625 2.770716 0.107358 -0.121433 -2.521918 -0.930740 2.021490 0.301322 1.396777 1.755552 3.114193 0.781665 0.050345 -1.541923
wb_dma/input_wb0_ack_i 1.544371 -4.901896 -1.562822 -1.280309 1.576970 1.305684 -0.930902 0.767639 0.241554 2.268009 -3.185445 2.984633 -0.280006 0.953040 2.056680 3.880557 1.378268 -2.170860 1.766145 2.663632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440742 0.446257 -2.317478 3.215939 -1.916936 -0.350535 -0.080260 1.634385 -1.251710 -1.010656 1.743838 -1.938573 1.161811 0.318890 0.160709 0.489779 0.473197 0.604000 4.661025 -2.515312
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.587767 0.968492 -0.597419 2.520185 -0.140969 0.581074 -0.682793 2.889755 0.267812 0.039147 3.419642 -1.545624 0.103697 -0.341504 1.660104 -2.048952 -2.023893 -0.773559 5.277193 -0.319603
wb_dma_ch_sel/assign_125_de_start -2.000468 3.271541 -2.073020 -0.047926 2.520681 -0.608181 -2.328204 1.849139 0.849975 0.366692 -0.831601 1.227505 -1.463510 -3.703502 1.443287 -0.149712 2.603048 -0.909912 2.109451 0.009921
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma_ch_sel/input_dma_busy 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_inc30r -1.299101 -1.163372 -1.294858 0.735244 0.228160 1.063599 0.426901 -0.176792 -0.342762 -0.137368 4.697721 0.940522 4.500555 2.400355 -0.409750 2.473391 -0.211679 4.474799 -1.370798 -2.871588
wb_dma_ch_sel/always_45/case_1 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/assign_117_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.625030 -3.891064 -0.842531 -1.714153 0.743239 -2.515133 -2.146147 -0.875643 2.290804 -1.850429 -0.394110 0.523703 -1.464353 -1.294685 3.271683 2.799877 1.363757 -1.026014 2.789067 2.328222
wb_dma/wire_ch3_adr0 -0.646974 -1.935262 -0.082415 0.494679 -1.332759 0.623671 4.529386 -1.163383 0.675971 -0.100399 2.860751 2.004895 0.678990 0.795208 0.321749 2.269350 -1.457084 1.756659 -1.002730 -3.340434
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_de/always_6/if_1/if_1/cond -0.949168 -0.044372 -0.804289 1.034465 4.556746 0.381753 -2.587975 2.662358 1.724978 1.740913 1.521212 -4.872191 -1.361984 0.741815 -0.990235 -2.006088 0.208364 0.686333 1.232905 -0.090423
wb_dma/wire_mast1_pt_out -0.703876 -2.454971 0.756199 2.456071 0.831985 -1.325262 -0.546190 -0.618050 0.095320 0.253045 2.270006 0.647054 -2.941263 -0.595136 -1.821885 -0.760363 -2.252197 -0.964952 0.964638 0.706857
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_sel/always_48 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_sel/always_43 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_ch_sel/always_42 5.345661 0.416192 -0.420514 0.984715 1.021158 3.602268 0.032419 5.562046 1.313459 2.373929 -1.250830 -2.303743 2.784193 0.915201 4.020775 -1.183913 -0.948623 0.548303 0.080048 0.537166
wb_dma_ch_sel/always_40 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_sel/always_47 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_sel/always_46 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/always_45 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_ch_sel/always_44 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/input_ndnr 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_de/always_4/if_1/stmt_1 1.250389 0.638039 0.655939 -0.421297 2.342406 2.416990 -0.910772 2.600057 1.779587 -0.132330 0.812366 -1.683872 -3.176706 -0.928663 0.733286 0.445154 1.572805 0.217670 3.798234 -2.001081
wb_dma_wb_if/wire_wb_addr_o -1.810008 -1.332322 -1.156538 3.675004 -1.029148 -0.586552 -0.609042 0.078349 -1.179926 -0.144816 3.203695 -1.859054 1.694973 1.841217 -1.274774 0.743246 -0.483054 1.745180 3.032323 -1.452319
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_sel/assign_111_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_wb_slv/assign_2_pt_sel 1.406679 -3.851241 -3.148358 1.243930 2.570200 -0.894426 -0.630886 3.590341 0.174251 1.515661 1.293734 0.581636 3.803176 0.004741 -3.614092 -3.610415 -5.027378 -0.566301 0.867322 0.584401
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.779077 1.291259 -1.752901 -0.995721 2.275028 -2.011977 -2.117095 0.296201 1.648754 -1.124317 -0.825913 -2.178774 -1.947691 -1.143182 2.359901 2.180602 3.109332 1.618940 2.011452 -1.207327
wb_dma_ch_sel/assign_144_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_de/input_pointer 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.605321 -5.885985 -1.425340 -0.524950 0.487614 -1.000558 -0.853597 1.338279 1.550520 -1.732206 -0.476559 0.060764 0.089310 0.337141 3.287976 3.133384 0.376991 -1.152366 2.888176 0.811856
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.628651 -1.107718 0.554573 -0.902711 -1.095474 -1.961698 1.218312 -2.984037 2.731502 0.373027 -1.458969 1.628806 -3.443901 -1.795695 4.178205 3.893093 1.316252 -0.020387 1.802613 1.609207
wb_dma_ch_rf/input_wb_rf_adr 2.638442 1.218202 -0.322112 0.829339 -0.227102 -0.784527 -5.708666 0.468038 -0.256640 -2.523725 3.088249 0.466014 3.536076 -0.718762 4.177481 0.358452 0.172785 0.627748 2.059395 2.024815
wb_dma_ch_sel/input_pointer0 1.113875 -2.396063 1.824317 -2.505688 1.670030 2.448509 -0.134040 0.030366 0.435855 -1.313200 0.474153 2.030496 -1.295712 0.765797 -2.440101 3.010143 0.628177 1.456161 2.509009 -3.007476
wb_dma_ch_sel/input_pointer1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma_ch_sel/input_pointer2 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_sel/input_pointer3 2.114543 -2.952997 1.978649 -1.036569 0.364314 1.186179 2.465709 -1.018867 2.055883 0.974631 -0.982862 2.005529 -2.546787 0.276344 1.581789 3.375281 -0.272086 0.203193 0.578356 -0.384102
wb_dma_de/reg_chunk_0 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_sel/reg_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma/assign_2_dma_req 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.108351 -1.456888 1.048381 -2.583856 0.147994 1.939487 0.520867 -0.101104 -1.081835 -3.513992 1.506937 4.595697 0.014529 -1.197385 -1.628841 1.469316 -0.298565 0.666561 0.437508 -3.094610
wb_dma_ch_rf/wire_ch_csr -0.207694 3.114461 -3.403043 0.051578 -1.255421 1.738614 1.166837 3.347295 0.298054 1.711017 -2.172560 -1.722860 2.698197 -0.240135 0.263812 -0.030107 2.764424 0.412783 0.594270 -2.200724
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.970956 -1.480909 0.197907 1.029958 -1.442981 -2.269949 -0.084024 -2.627640 1.482776 -0.117925 3.535252 1.059307 3.031563 1.494577 2.331564 2.984589 -1.332351 3.306658 2.225417 1.443991
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_sel/assign_118_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_ch_rf/input_de_adr1_we -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_wb_mast/input_mast_din 0.709442 -3.015957 -0.229235 -0.405436 2.835346 -0.043810 -2.354851 1.288862 1.285049 2.435625 1.263560 -0.881500 1.524424 2.710930 0.123340 0.195436 -2.049068 0.252655 2.443395 2.420128
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.394585 -0.083891 -2.971798 -3.470086 -2.592611 -2.761657 1.948307 -1.508116 -1.037275 -2.051745 -3.583094 -1.364581 2.336281 1.931524 0.910135 2.619407 -0.800359 2.229478 3.339826 -3.393612
wb_dma_de/always_2/if_1/stmt_1 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma_de/assign_65_done/expr_1 1.663949 -0.158743 0.023941 -0.850205 3.952287 1.890314 -1.653380 3.185862 0.802024 0.193327 -0.682856 0.826943 -2.131651 -1.572760 -0.148179 -0.389266 0.128604 -0.748451 2.009066 -0.993972
wb_dma_ch_sel/reg_de_start_r -0.475121 2.659220 -2.470788 -0.884792 2.146880 -0.500509 -2.225620 1.862319 0.372291 -1.421665 -0.861024 0.193056 -1.538759 -2.977387 2.621587 0.918150 2.889445 0.453680 2.002065 -1.441361
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/input_dma_rest 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.977264 -1.681189 2.845738 -1.537181 1.292449 2.630297 2.122911 -0.789607 1.176310 1.661608 -1.398293 2.052709 -2.316414 1.400548 -2.097951 3.414495 -0.102415 1.335700 1.258297 -2.349300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_de/wire_de_csr 1.906297 -4.421013 0.995271 -1.803597 2.011434 1.108401 0.428602 0.011279 2.308450 0.884672 -1.320097 0.614012 -1.349792 0.848821 1.014326 3.115044 0.351507 0.399055 0.566346 0.341671
wb_dma_ch_sel/reg_ndnr 0.857276 -3.234254 -0.388912 -1.722174 2.635102 2.507467 -1.613536 2.663431 0.022269 -1.184568 -0.674812 -0.766137 0.109674 1.744241 -1.752557 2.642650 1.468004 1.120087 3.158761 -3.083931
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_sel/reg_txsz 0.415774 -0.144886 0.689703 -2.979928 3.408826 1.387269 -3.657678 1.317450 0.420927 -1.116992 -0.728446 0.414892 -1.821239 -1.407319 -2.520277 -0.804401 1.502689 -0.833226 1.698042 0.185954
wb_dma_rf/always_1/case_1/stmt_10 0.267241 -0.818109 1.365846 -0.148267 -0.635938 -1.621421 -1.985702 -2.085408 -0.927685 -2.714822 3.412935 -0.502996 -1.416895 0.232485 0.325000 -0.646403 -1.687592 0.276071 3.167387 0.860231
wb_dma_ch_pri_enc/inst_u28 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u29 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_de_adr1 -0.445651 -1.157831 1.171944 -0.183304 1.243834 1.111709 -0.062707 -0.465069 -0.168881 0.078369 2.108195 0.437373 0.005455 1.414603 -3.414762 0.632436 -0.820414 1.732119 0.809255 -1.955346
wb_dma_ch_arb/always_2/block_1/case_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_de/always_18/stmt_1/expr_1 -2.195608 -3.620730 -0.649472 2.804268 -1.083538 -0.182606 -2.093035 -2.305642 -0.394260 1.229418 2.097953 -1.550597 -1.004133 1.421752 -1.272597 2.700232 2.774858 0.523405 3.217469 1.820717
wb_dma_ch_arb/always_1/if_1 1.049140 -1.252095 -1.456777 -1.571796 -0.373676 1.494193 0.641569 2.409625 -1.990705 -2.836846 -2.781615 2.418188 2.804906 0.753989 -1.029575 3.329226 0.916754 1.225427 2.048496 -4.839302
wb_dma_ch_pri_enc/inst_u20 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u21 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u22 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u23 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u24 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u25 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u26 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_pri_enc/inst_u27 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/wire_dma_busy 1.211529 1.328055 2.522602 -1.674948 0.472074 0.963473 3.639225 -0.360918 3.767989 0.846184 -0.059612 -1.828889 -5.367315 -1.913278 -2.684928 -2.105937 -0.744260 -0.873935 -0.108319 -2.213874
wb_dma_ch_sel/reg_ack_o 0.507051 -3.408896 0.053675 -2.192790 0.653340 -1.925208 -0.002053 -1.429258 3.237330 -0.059743 -2.069831 0.837849 -1.730405 -0.835601 3.272682 3.685584 0.976211 -0.279938 1.953108 1.750786
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_rf/reg_csr_r 1.715762 2.928653 1.868960 1.245426 -0.399597 1.518686 2.455156 0.757709 0.137206 1.831954 -2.371091 2.797913 -2.966379 -2.091284 4.063953 0.442196 -0.365056 -2.318553 2.241700 0.346891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.342317 1.927670 -2.024773 2.306625 -1.248252 1.140577 2.359991 2.455068 1.336449 0.249566 3.289203 -1.458623 -0.017194 -0.979979 3.654074 0.322282 0.134430 0.693041 3.572084 -2.922804
assert_wb_dma_ch_sel 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.045335 1.456174 -2.348412 -0.946126 2.092324 -0.475143 -1.426839 2.383420 0.393135 -1.052663 -3.607282 0.636903 -2.037140 -2.767547 3.550110 1.961687 2.715092 -0.278044 1.767738 -1.260122
wb_dma_ch_sel/inst_ch2 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_ch_sel/assign_122_valid 0.738313 1.194353 -0.652735 -0.112549 0.498973 1.640356 0.545214 2.386107 2.156044 -0.048838 0.399864 -1.879765 -2.017922 -1.129253 2.887050 1.161387 2.065585 0.181038 3.353236 -2.012219
wb_dma_rf/wire_dma_abort 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_de/assign_67_dma_done_all/expr_1 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
wb_dma_de/always_4/if_1/cond 1.238091 2.037462 0.067651 0.103446 2.841763 1.950733 -0.776349 2.891443 0.834678 0.109822 1.009250 1.050738 -2.676658 -2.668826 0.428893 -1.092242 0.017639 -0.524415 2.810044 -1.715221
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.777629 -0.057820 -1.265421 0.700263 3.342426 -0.484935 -1.976318 0.251779 -0.176225 1.180363 3.140851 0.368694 2.982065 1.806298 -2.913426 0.639908 -1.413389 4.095308 0.770854 -1.682708
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.466415 0.476619 -3.282001 -3.157111 -2.679041 -1.518433 1.334001 -0.804480 -2.720815 -2.774116 -3.211729 1.931799 2.476746 0.319024 1.483886 2.194033 -0.671253 1.559597 1.999755 -2.968849
assert_wb_dma_ch_arb/input_advance -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.543543 -0.314257 -0.687492 1.662221 -2.315054 -0.918855 2.273815 -0.710086 1.301011 -0.282740 2.070681 0.334876 -0.822769 -0.979334 3.324052 1.576519 -0.189604 0.031086 2.362158 -0.578338
wb_dma_ch_rf/reg_ch_tot_sz_r -1.586647 0.635012 0.844921 -2.680983 4.217738 0.848473 -3.122391 0.572023 2.585686 0.755330 0.418940 -4.680118 -2.719949 0.405717 -3.357019 -1.430802 2.201965 0.617874 1.073435 -0.141698
wb_dma_ch_rf/wire_ch_adr0 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_ch_rf/wire_ch_adr1 -1.483634 0.899422 2.617748 -0.689778 -0.600185 -0.788378 -3.201418 -2.132659 -1.565187 -2.622016 2.061050 0.016696 -0.763072 0.912168 -3.731705 0.364353 0.230090 0.652869 4.765952 -0.516309
wb_dma/wire_ch0_adr0 0.748178 -0.985036 -0.797497 1.148946 -3.487047 -0.187940 1.794805 -0.614362 2.120328 0.812903 2.955776 -0.184219 2.304166 0.764200 5.947068 2.265543 -0.237244 0.704200 2.944335 1.737690
wb_dma/wire_ch0_adr1 -1.951597 -0.382719 -0.124052 2.865105 -1.132172 -1.333439 -1.120589 -1.270092 -0.995537 -0.907356 2.746465 -1.286940 -1.123620 0.198340 -1.163739 0.412089 0.283601 0.759640 3.350538 -0.606251
wb_dma_ch_pri_enc/wire_pri24_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma/input_dma_rest_i 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_inc30r/assign_1_out 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_sel/assign_133_req_p0 0.428323 0.505623 -0.206454 0.460531 -2.421901 1.895756 -0.226721 2.103066 -1.470442 -3.532137 -1.001063 -3.091140 -0.880587 0.115168 -1.275141 0.767618 3.022654 0.008909 3.939357 -4.030988
wb_dma_ch_rf/always_23 -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_inc30r/reg_out_r -2.077710 1.409142 0.949528 -0.913344 0.876628 -1.052887 -2.494608 -1.332582 2.715850 -0.721042 4.794879 -0.737433 3.914630 0.768298 -2.140966 0.518208 -0.132107 5.164590 0.932271 0.427703
wb_dma/wire_pointer2 1.154849 -2.408297 1.423910 -0.838512 -0.889618 -0.733312 -0.049510 -1.507071 1.124215 -0.915177 1.072173 2.399309 -0.919262 -0.455476 2.422174 1.706974 -0.967261 -0.729141 2.126163 2.002085
wb_dma_ch_rf/always_20 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma/wire_pointer0 1.113875 -2.396063 1.824317 -2.505688 1.670030 2.448509 -0.134040 0.030366 0.435855 -1.313200 0.474153 2.030496 -1.295712 0.765797 -2.440101 3.010143 0.628177 1.456161 2.509009 -3.007476
wb_dma/wire_pointer1 1.402789 -2.795723 0.898744 -1.198652 1.371727 1.322635 0.282621 0.586401 1.572347 -1.015099 0.702654 1.709904 -2.333607 -0.617776 1.126556 2.799210 0.313718 0.236584 3.086456 -1.503313
wb_dma/wire_mast0_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_rf/always_26 1.718245 2.028919 -1.717432 -0.920474 2.857914 -2.613503 -1.972868 1.145279 -1.203019 -2.720213 -3.345770 0.844881 -2.508552 -2.351577 3.838074 1.227288 0.406192 0.889025 0.687559 -1.408037
wb_dma_de/always_23/block_1/case_1/block_5 1.640969 2.776001 -0.203070 -4.689496 3.872763 4.015179 1.302854 2.393364 0.688632 3.240155 0.540947 1.617536 0.360528 1.584715 1.395512 -0.679156 -0.793866 -0.078942 -1.814412 -1.319865
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/wire_ch_am0_we 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma_ch_rf/always_25 -2.004437 1.851725 -0.359072 0.033699 2.419201 -3.019320 -0.670463 -2.172852 0.260244 -0.776434 3.120642 1.052397 -0.538090 -0.387203 0.796869 0.859494 -1.275075 3.495145 -0.697907 -1.214499
wb_dma/wire_dma_rest 0.885428 -2.525046 0.997844 -0.070846 0.690296 0.334921 2.833203 -1.832369 2.610563 3.231037 0.568574 2.106699 -0.344694 0.506929 0.248586 2.461701 -1.442075 1.475509 -0.439234 0.402475
wb_dma_wb_mast/input_mast_adr -1.810008 -1.332322 -1.156538 3.675004 -1.029148 -0.586552 -0.609042 0.078349 -1.179926 -0.144816 3.203695 -1.859054 1.694973 1.841217 -1.274774 0.743246 -0.483054 1.745180 3.032323 -1.452319
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443277 -3.365596 1.014701 -2.549269 -0.886349 1.719387 1.535919 -0.614561 0.736064 -3.339139 1.753495 2.590167 -0.655325 -0.263193 1.793646 3.358950 0.778673 0.920922 0.615313 -2.260673
wb_dma_ch_sel/always_44/case_1 -1.114098 -0.934554 0.773143 -0.775550 -4.711679 -0.632741 4.100330 -2.233396 1.825284 -1.742490 1.730363 1.262249 0.943361 0.065759 2.017036 2.708410 0.315182 0.376448 1.863325 -0.944138
wb_dma/wire_ch0_am0 0.401793 -0.024966 -0.373531 2.186202 -0.550126 1.657097 0.404379 0.515810 1.213984 2.565509 4.970257 -1.284760 1.609223 1.381065 2.822514 -0.228846 -0.877725 1.170344 1.127240 1.011707
wb_dma/wire_ch0_am1 -2.360664 0.487801 -1.444714 0.574423 2.499381 -1.268612 -0.452260 -1.125367 1.228160 1.088049 2.909608 1.102843 0.319198 -0.430512 0.490473 1.816099 0.362095 3.158561 -0.315744 -1.043796
wb_dma_ch_rf/always_19/if_1 0.092811 1.026546 1.406629 0.806115 2.198857 0.436659 -1.033473 0.131682 1.771814 1.228092 2.698791 -2.440905 -2.588062 -0.306007 0.071913 -1.838709 -0.316910 0.541531 0.224529 0.863801
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.190809 0.479767 -0.045084 0.187335 -3.773529 0.884620 4.018656 -1.080138 1.813199 0.099612 3.204457 -0.129706 1.145109 0.491481 4.467573 1.850346 0.247669 1.221192 -0.203636 -0.958895
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.793753 4.084597 1.393566 0.670487 -2.178267 6.446025 -0.660980 0.625501 -3.026881 4.172276 -0.318768 1.385991 -1.626415 1.811186 1.478069 1.822519 3.115726 -0.109938 2.620338 0.814803
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.608974 -4.756757 -0.957346 1.533305 -0.779902 0.573058 -0.588964 -2.130386 0.834062 2.401032 2.192416 0.178207 -0.105530 1.320109 -0.569283 2.979269 1.928259 0.042140 1.785838 2.426309
wb_dma_de/always_3/if_1 -3.007142 0.229795 -1.236519 1.674059 1.960676 -1.608514 -2.529932 -0.902296 -1.100634 0.184495 2.639823 0.130443 1.822343 1.155511 -3.508300 1.140294 -0.116195 3.462482 2.142404 -1.727850
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_16_ch_adr1_we -2.022436 -0.300784 0.963693 0.976855 -0.133482 -0.578701 -1.842919 -1.860008 -1.495062 -1.357989 1.631343 -0.428202 -1.506730 0.598097 -4.144420 1.018243 0.980207 1.311065 3.362726 -1.685271
wb_dma_wb_if/wire_wbm_data_o -1.638827 -1.223905 -0.747674 1.794831 -1.899385 -0.831649 1.981653 -1.631898 0.536780 1.762486 6.051516 0.542196 1.807894 1.056207 -3.303216 -1.723018 -3.094405 1.639529 1.626540 0.157900
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.202227 0.049818 -1.115923 1.277704 1.802278 2.509151 -0.125755 3.419174 0.203598 -0.523847 2.418103 -1.115243 -0.946618 -0.159679 -0.407761 0.785572 0.539073 1.283018 4.591719 -4.377122
wb_dma_ch_sel/always_48/case_1/stmt_1 0.434282 -1.869293 -0.992228 -1.750610 0.022333 0.739162 0.789677 1.979475 -0.578957 -2.330827 -2.943421 -0.568514 2.518513 2.626745 -0.846934 4.340199 1.317610 2.509636 2.422081 -5.193312
wb_dma_ch_sel/always_48/case_1/stmt_2 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
assert_wb_dma_ch_arb/input_grant0 -0.264610 1.331185 -1.495828 2.491713 0.857986 1.902974 0.181290 3.321822 0.013858 0.109667 3.689413 -1.658973 0.015278 -0.146647 0.429710 -0.656534 -0.462105 1.074571 4.353908 -3.424266
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_pri_enc/wire_pri18_out 1.589307 -1.211264 0.917313 -0.899613 2.311554 1.132355 0.123803 0.820561 0.792098 -0.490974 0.818120 3.920394 -2.289896 -2.178976 0.384439 0.731838 -1.224310 -0.596301 1.611968 -0.824109
wb_dma_ch_sel/assign_156_req_p0 -0.166324 1.550573 -1.306601 0.997137 -0.758219 0.603623 -0.404511 1.989848 0.506032 -1.042979 -0.102377 -2.058351 -1.765927 -1.230156 2.060541 1.180414 2.623071 -0.134905 4.627447 -2.115932
wb_dma_ch_rf/reg_ch_err 1.071598 0.090647 -1.446127 -0.315023 0.075708 1.279495 0.870864 2.224112 0.058271 -1.321775 -0.065172 3.056359 -0.337462 -2.186206 2.108839 1.894318 0.468122 -0.344367 3.310754 -2.652904
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.694505 -1.906887 0.664394 -0.080073 2.516257 2.032272 0.347562 1.335334 1.288265 -0.443849 2.227298 0.533286 -2.568236 -0.388335 -0.614608 1.625692 -0.028458 1.121332 2.771584 -3.050453
wb_dma_wb_slv/input_wb_addr_i 1.170849 2.386102 -1.849646 1.254641 -4.322780 -4.226297 -0.147510 2.238927 -0.011150 -1.287893 0.612407 3.380772 2.432957 -2.667485 4.374979 -2.766774 -5.115564 -3.459307 2.688117 2.803541
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.639059 -0.165188 0.706523 0.706598 2.017743 0.277141 -0.141975 0.128695 0.043361 0.526120 2.715969 3.104133 -0.886414 -1.534376 -0.500202 -1.396165 -2.733568 -0.155035 0.109456 0.339527
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.228134 -1.462039 0.290764 -0.668012 3.176526 1.838501 -1.847803 2.672677 1.576769 0.415019 -0.593610 -2.574299 -2.077539 0.546684 0.193975 0.634966 1.382852 0.023985 2.465167 -0.668492
