#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/CBM.bcm
5.4012175666666664E7,5.5747172666666664E7,-1.0,1.16370222E8:not((T1_state=T1_WAIT)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.1168332333333336E7,6.0196923666666664E7,7.577797933333333E7,5.6464582333333336E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.3784633E7,7.2046359E7,4.7222369E7,1.3205801766666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T2_state=T2_WAIT)
4.3053892E7,7.078716733333333E7,7.047662966666667E7,1.15733549E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T2_state=T2_CALC))
5.4020253666666664E7,7.1899832E7,4.6002079E7,1.0619863066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T2_state=T2_CALC)))
