Protel Design System Design Rule Check
PCB File : C:\Users\ticke\OneDrive\Desktop\Altium\Altium save\PCB_Project\PCB1.PcbDoc
Date     : 5/11/2022
Time     : 5:00:15 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-10(77.905mm,99.581mm) on Top Layer And Pad U1-11(78.305mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-11(78.305mm,99.581mm) on Top Layer And Pad U1-12(78.705mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-2(74.705mm,99.581mm) on Top Layer And Pad U1-3(75.105mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-23(83.68mm,102.156mm) on Top Layer And Pad U1-24(83.68mm,102.556mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-24(83.68mm,102.556mm) on Top Layer And Pad U1-25(83.68mm,102.956mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-25(83.68mm,102.956mm) on Top Layer And Pad U1-26(83.68mm,103.356mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-26(83.68mm,103.356mm) on Top Layer And Pad U1-27(83.68mm,103.756mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-3(75.105mm,99.581mm) on Top Layer And Pad U1-4(75.505mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-31(83.68mm,105.356mm) on Top Layer And Pad U1-32(83.68mm,105.756mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-34(83.68mm,106.556mm) on Top Layer And Pad U1-35(83.68mm,106.956mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-4(75.505mm,99.581mm) on Top Layer And Pad U1-5(75.905mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-48(79.105mm,110.731mm) on Top Layer And Pad U1-49(78.705mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-49(78.705mm,110.731mm) on Top Layer And Pad U1-50(78.305mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-50(78.305mm,110.731mm) on Top Layer And Pad U1-51(77.905mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-55(76.305mm,110.731mm) on Top Layer And Pad U1-56(75.905mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-56(75.905mm,110.731mm) on Top Layer And Pad U1-57(75.505mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-57(75.505mm,110.731mm) on Top Layer And Pad U1-58(75.105mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-58(75.105mm,110.731mm) on Top Layer And Pad U1-59(74.705mm,110.731mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-63(72.53mm,108.156mm) on Top Layer And Pad U1-64(72.53mm,107.756mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-7(76.705mm,99.581mm) on Top Layer And Pad U1-8(77.105mm,99.581mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-71(72.53mm,104.956mm) on Top Layer And Pad U1-72(72.53mm,104.556mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-72(72.53mm,104.556mm) on Top Layer And Pad U1-73(72.53mm,104.156mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-73(72.53mm,104.156mm) on Top Layer And Pad U1-74(72.53mm,103.756mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-79(72.53mm,101.756mm) on Top Layer And Pad U1-80(72.53mm,101.356mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-1(65.97mm,76.726mm) on Top Layer And Pad U2-24(66.72mm,77.451mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-23(67.22mm,77.451mm) on Top Layer And Pad U2-24(66.72mm,77.451mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-24(66.72mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-8(67.22mm,73.501mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-7(66.72mm,73.501mm) on Top Layer And Pad U2-8(67.22mm,73.501mm) on Top Layer 
Rule Violations :29

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-1(65.97mm,76.726mm) on Top Layer And Pad U2-24(66.72mm,77.451mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-1(65.97mm,76.726mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-10(68.22mm,73.501mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-11(68.72mm,73.501mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-12(69.22mm,73.501mm) on Top Layer And Pad U2-13(69.97mm,74.226mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-12(69.22mm,73.501mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-13(69.97mm,74.226mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-14(69.97mm,74.726mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-15(69.97mm,75.226mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-16(69.97mm,75.726mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-17(69.97mm,76.226mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-18(69.97mm,76.726mm) on Top Layer And Pad U2-19(69.22mm,77.451mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-18(69.97mm,76.726mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-19(69.22mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-2(65.97mm,76.226mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-20(68.72mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-21(68.22mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-22(67.72mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-23(67.22mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-24(66.72mm,77.451mm) on Top Layer And Pad U2-25(67.97mm,75.476mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-3(65.97mm,75.726mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-4(65.97mm,75.226mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-5(65.97mm,74.726mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-6(65.97mm,74.226mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-7(66.72mm,73.501mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-8(67.22mm,73.501mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-25(67.97mm,75.476mm) on Top Layer And Pad U2-9(67.72mm,73.501mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-6(65.97mm,74.226mm) on Top Layer And Pad U2-7(66.72mm,73.501mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
Rule Violations :28

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (147.741mm,102.642mm) on Top Overlay And Pad Q3-1(147.807mm,101.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (44.831mm,124.587mm) on Top Overlay And Pad JP1-1(44.831mm,124.587mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Text "C3" (96.139mm,115.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Track (95.529mm,115.621mm)(98.247mm,115.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Track (95.529mm,116.789mm)(98.247mm,116.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Track (96.799mm,115.799mm)(97.003mm,115.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Track (96.799mm,116.611mm)(97.003mm,116.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C1-1(97.651mm,116.205mm) on Top Layer And Track (98.247mm,115.621mm)(98.247mm,116.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Text "C3" (96.139mm,115.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Track (95.529mm,115.621mm)(95.529mm,116.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Track (95.529mm,115.621mm)(98.247mm,115.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Track (95.529mm,116.789mm)(98.247mm,116.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Track (96.799mm,115.799mm)(97.003mm,115.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(96.151mm,116.205mm) on Top Layer And Track (96.799mm,116.611mm)(97.003mm,116.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(72.644mm,90.309mm) on Top Layer And Track (72.06mm,89.713mm)(72.06mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C14-1(72.644mm,90.309mm) on Top Layer And Track (72.06mm,89.713mm)(73.228mm,89.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-1(72.644mm,90.309mm) on Top Layer And Track (72.238mm,90.957mm)(72.238mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-1(72.644mm,90.309mm) on Top Layer And Track (73.05mm,90.957mm)(73.05mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(72.644mm,90.309mm) on Top Layer And Track (73.228mm,89.713mm)(73.228mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(72.644mm,91.809mm) on Top Layer And Track (72.06mm,89.713mm)(72.06mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C14-2(72.644mm,91.809mm) on Top Layer And Track (72.06mm,92.431mm)(73.228mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(72.644mm,91.809mm) on Top Layer And Track (72.238mm,90.957mm)(72.238mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(72.644mm,91.809mm) on Top Layer And Track (73.05mm,90.957mm)(73.05mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(72.644mm,91.809mm) on Top Layer And Track (73.228mm,89.713mm)(73.228mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Text "C13" (96.317mm,104.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Track (96.037mm,104.775mm)(96.037mm,106.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Track (96.037mm,104.775mm)(97.382mm,104.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Track (96.037mm,106.553mm)(97.382mm,106.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Track (97.557mm,104.982mm)(98.014mm,104.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(96.836mm,105.667mm) on Top Layer And Track (97.557mm,106.353mm)(98.014mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C16-1(88.531mm,88.087mm) on Top Layer And Track (87.935mm,87.503mm)(87.935mm,88.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-1(88.531mm,88.087mm) on Top Layer And Track (87.935mm,87.503mm)(90.653mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-1(88.531mm,88.087mm) on Top Layer And Track (87.935mm,88.671mm)(90.653mm,88.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-1(88.531mm,88.087mm) on Top Layer And Track (89.179mm,87.681mm)(89.383mm,87.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-1(88.531mm,88.087mm) on Top Layer And Track (89.179mm,88.494mm)(89.383mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-2(90.031mm,88.087mm) on Top Layer And Track (87.935mm,87.503mm)(90.653mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-2(90.031mm,88.087mm) on Top Layer And Track (87.935mm,88.671mm)(90.653mm,88.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(90.031mm,88.087mm) on Top Layer And Track (89.179mm,87.681mm)(89.383mm,87.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(90.031mm,88.087mm) on Top Layer And Track (89.179mm,88.494mm)(89.383mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C16-2(90.031mm,88.087mm) on Top Layer And Track (90.653mm,87.503mm)(90.653mm,88.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Text "C15" (96.19mm,107.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Track (97.312mm,107.642mm)(97.769mm,107.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Track (97.312mm,109.013mm)(97.769mm,109.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Track (97.944mm,107.442mm)(99.289mm,107.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Track (97.944mm,109.22mm)(99.289mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C17-2(98.49mm,108.328mm) on Top Layer And Track (99.289mm,107.442mm)(99.289mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-1(43.685mm,97.466mm) on Top Layer And Track (42.799mm,96.887mm)(42.799mm,98.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C19-1(43.685mm,97.466mm) on Top Layer And Track (42.799mm,98.273mm)(44.577mm,98.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(43.685mm,97.466mm) on Top Layer And Track (42.999mm,96.287mm)(42.999mm,96.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(43.685mm,97.466mm) on Top Layer And Track (44.37mm,96.287mm)(44.37mm,96.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-1(43.685mm,97.466mm) on Top Layer And Track (44.577mm,96.887mm)(44.577mm,98.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-2(43.685mm,95.566mm) on Top Layer And Track (42.799mm,94.767mm)(42.799mm,96.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(43.685mm,95.566mm) on Top Layer And Track (42.799mm,94.767mm)(44.577mm,94.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(43.685mm,95.566mm) on Top Layer And Track (42.999mm,96.287mm)(42.999mm,96.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(43.685mm,95.566mm) on Top Layer And Track (44.37mm,96.287mm)(44.37mm,96.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-2(43.685mm,95.566mm) on Top Layer And Track (44.577mm,94.767mm)(44.577mm,96.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(123.896mm,97.118mm) on Top Layer And Track (123.312mm,95.021mm)(123.312mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C20-2(123.896mm,97.118mm) on Top Layer And Track (123.312mm,97.739mm)(124.48mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-2(123.896mm,97.118mm) on Top Layer And Track (123.49mm,96.266mm)(123.49mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-2(123.896mm,97.118mm) on Top Layer And Track (124.303mm,96.266mm)(124.303mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(123.896mm,97.118mm) on Top Layer And Track (124.48mm,95.021mm)(124.48mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(96.971mm,100.835mm) on Top Layer And Track (96.164mm,101.727mm)(97.55mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(96.971mm,100.835mm) on Top Layer And Track (96.164mm,99.949mm)(96.164mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(96.971mm,100.835mm) on Top Layer And Track (96.164mm,99.949mm)(97.55mm,99.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(96.971mm,100.835mm) on Top Layer And Track (97.693mm,100.149mm)(98.15mm,100.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(96.971mm,100.835mm) on Top Layer And Track (97.693mm,101.52mm)(98.15mm,101.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-1(122.118mm,95.618mm) on Top Layer And Track (121.534mm,95.021mm)(121.534mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C21-1(122.118mm,95.618mm) on Top Layer And Track (121.534mm,95.021mm)(122.702mm,95.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-1(122.118mm,95.618mm) on Top Layer And Track (121.712mm,96.266mm)(121.712mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-1(122.118mm,95.618mm) on Top Layer And Track (122.525mm,96.266mm)(122.525mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-1(122.118mm,95.618mm) on Top Layer And Track (122.702mm,95.021mm)(122.702mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-2(122.118mm,97.118mm) on Top Layer And Track (121.534mm,95.021mm)(121.534mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C21-2(122.118mm,97.118mm) on Top Layer And Track (121.534mm,97.739mm)(122.702mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-2(122.118mm,97.118mm) on Top Layer And Track (121.712mm,96.266mm)(121.712mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-2(122.118mm,97.118mm) on Top Layer And Track (122.525mm,96.266mm)(122.525mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-2(122.118mm,97.118mm) on Top Layer And Track (122.702mm,95.021mm)(122.702mm,97.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(98.871mm,100.835mm) on Top Layer And Track (97.693mm,100.149mm)(98.15mm,100.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(98.871mm,100.835mm) on Top Layer And Track (97.693mm,101.52mm)(98.15mm,101.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(98.871mm,100.835mm) on Top Layer And Track (98.325mm,101.727mm)(99.67mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(98.871mm,100.835mm) on Top Layer And Track (98.325mm,99.949mm)(99.67mm,99.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(98.871mm,100.835mm) on Top Layer And Track (99.67mm,99.949mm)(99.67mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-1(76.612mm,75.806mm) on Top Layer And Track (76.028mm,75.209mm)(76.028mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C24-1(76.612mm,75.806mm) on Top Layer And Track (76.028mm,75.209mm)(77.196mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-1(76.612mm,75.806mm) on Top Layer And Track (76.206mm,76.454mm)(76.206mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-1(76.612mm,75.806mm) on Top Layer And Track (77.018mm,76.454mm)(77.018mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-1(76.612mm,75.806mm) on Top Layer And Track (77.196mm,75.209mm)(77.196mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-2(76.612mm,77.306mm) on Top Layer And Track (76.028mm,75.209mm)(76.028mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C24-2(76.612mm,77.306mm) on Top Layer And Track (76.028mm,77.927mm)(77.196mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-2(76.612mm,77.306mm) on Top Layer And Track (76.206mm,76.454mm)(76.206mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-2(76.612mm,77.306mm) on Top Layer And Track (77.018mm,76.454mm)(77.018mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-2(76.612mm,77.306mm) on Top Layer And Track (77.196mm,75.209mm)(77.196mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C25-1(71.972mm,75.18mm) on Top Layer And Track (71.08mm,74.373mm)(71.08mm,75.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C25-1(71.972mm,75.18mm) on Top Layer And Track (71.08mm,74.373mm)(72.858mm,74.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C25-1(71.972mm,75.18mm) on Top Layer And Track (71.286mm,75.901mm)(71.286mm,76.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C25-1(71.972mm,75.18mm) on Top Layer And Track (72.658mm,75.901mm)(72.658mm,76.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C25-1(71.972mm,75.18mm) on Top Layer And Track (72.858mm,74.373mm)(72.858mm,75.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C26-1(78.39mm,75.806mm) on Top Layer And Track (77.806mm,75.209mm)(77.806mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C26-1(78.39mm,75.806mm) on Top Layer And Track (77.806mm,75.209mm)(78.974mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C26-1(78.39mm,75.806mm) on Top Layer And Track (77.984mm,76.454mm)(77.984mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C26-1(78.39mm,75.806mm) on Top Layer And Track (78.796mm,76.454mm)(78.796mm,76.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C26-1(78.39mm,75.806mm) on Top Layer And Track (78.974mm,75.209mm)(78.974mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C27-1(38.859mm,97.339mm) on Top Layer And Track (37.973mm,96.76mm)(37.973mm,98.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C27-1(38.859mm,97.339mm) on Top Layer And Track (37.973mm,98.146mm)(39.751mm,98.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C27-1(38.859mm,97.339mm) on Top Layer And Track (38.173mm,96.16mm)(38.173mm,96.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C27-1(38.859mm,97.339mm) on Top Layer And Track (39.544mm,96.16mm)(39.544mm,96.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C27-1(38.859mm,97.339mm) on Top Layer And Track (39.751mm,96.76mm)(39.751mm,98.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C28-2(41.275mm,95.504mm) on Top Layer And Track (40.389mm,94.706mm)(40.389mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C28-2(41.275mm,95.504mm) on Top Layer And Track (40.389mm,94.706mm)(42.167mm,94.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C28-2(41.275mm,95.504mm) on Top Layer And Track (40.589mm,96.226mm)(40.589mm,96.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C28-2(41.275mm,95.504mm) on Top Layer And Track (41.961mm,96.226mm)(41.961mm,96.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C28-2(41.275mm,95.504mm) on Top Layer And Track (42.167mm,94.706mm)(42.167mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C29-1(119.99mm,94.992mm) on Top Layer And Track (119.097mm,94.185mm)(119.097mm,95.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C29-1(119.99mm,94.992mm) on Top Layer And Track (119.097mm,94.185mm)(120.875mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C29-1(119.99mm,94.992mm) on Top Layer And Track (119.304mm,95.713mm)(119.304mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C29-1(119.99mm,94.992mm) on Top Layer And Track (120.675mm,95.713mm)(120.675mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C29-1(119.99mm,94.992mm) on Top Layer And Track (120.875mm,94.185mm)(120.875mm,95.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C29-2(119.99mm,96.892mm) on Top Layer And Track (119.097mm,96.346mm)(119.097mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C29-2(119.99mm,96.892mm) on Top Layer And Track (119.097mm,97.69mm)(120.875mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C29-2(119.99mm,96.892mm) on Top Layer And Track (119.304mm,95.713mm)(119.304mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C29-2(119.99mm,96.892mm) on Top Layer And Track (120.675mm,95.713mm)(120.675mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C29-2(119.99mm,96.892mm) on Top Layer And Track (120.875mm,96.346mm)(120.875mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C30-1(117.504mm,94.992mm) on Top Layer And Track (116.611mm,94.185mm)(116.611mm,95.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C30-1(117.504mm,94.992mm) on Top Layer And Track (116.611mm,94.185mm)(118.389mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C30-1(117.504mm,94.992mm) on Top Layer And Track (116.818mm,95.713mm)(116.818mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C30-1(117.504mm,94.992mm) on Top Layer And Track (118.189mm,95.713mm)(118.189mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C30-1(117.504mm,94.992mm) on Top Layer And Track (118.389mm,94.185mm)(118.389mm,95.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C30-2(117.504mm,96.892mm) on Top Layer And Track (116.611mm,96.346mm)(116.611mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C30-2(117.504mm,96.892mm) on Top Layer And Track (116.611mm,97.69mm)(118.389mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C30-2(117.504mm,96.892mm) on Top Layer And Track (116.818mm,95.713mm)(116.818mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C30-2(117.504mm,96.892mm) on Top Layer And Track (118.189mm,95.713mm)(118.189mm,96.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C30-2(117.504mm,96.892mm) on Top Layer And Track (118.389mm,96.346mm)(118.389mm,97.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(69.469mm,121.666mm) on Multi-Layer And Track (68.199mm,119.304mm)(70.714mm,121.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(69.469mm,121.666mm) on Multi-Layer And Track (68.199mm,120.142mm)(70.561mm,122.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(69.469mm,121.666mm) on Multi-Layer And Track (68.199mm,121.031mm)(70.206mm,123.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C4-2(69.469mm,121.666mm) on Multi-Layer And Track (68.199mm,121.869mm)(69.85mm,123.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(62.808mm,109.471mm) on Top Layer And Track (62.001mm,108.585mm)(62.001mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(62.808mm,109.471mm) on Top Layer And Track (62.001mm,108.585mm)(63.387mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(62.808mm,109.471mm) on Top Layer And Track (62.001mm,110.363mm)(63.387mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(62.808mm,109.471mm) on Top Layer And Track (63.53mm,108.785mm)(63.987mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(62.808mm,109.471mm) on Top Layer And Track (63.53mm,110.156mm)(63.987mm,110.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Text "C19" (42.951mm,99.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Text "C28" (40.538mm,99.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Track (40.818mm,102.489mm)(43.332mm,99.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Track (41.656mm,102.489mm)(44.018mm,100.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Track (42.545mm,102.489mm)(44.552mm,100.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C6-2(43.18mm,101.219mm) on Multi-Layer And Track (43.383mm,102.489mm)(45.034mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Text "C17" (95.936mm,110.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Track (96.152mm,109.906mm)(98.87mm,109.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Track (96.152mm,111.074mm)(98.87mm,111.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Track (97.422mm,110.084mm)(97.626mm,110.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Track (97.422mm,110.896mm)(97.626mm,110.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C7-1(98.274mm,110.49mm) on Top Layer And Track (98.87mm,109.906mm)(98.87mm,111.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Text "C17" (95.936mm,110.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Track (96.152mm,109.906mm)(96.152mm,111.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Track (96.152mm,109.906mm)(98.87mm,109.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Track (96.152mm,111.074mm)(98.87mm,111.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Track (97.422mm,110.084mm)(97.626mm,110.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(96.774mm,110.49mm) on Top Layer And Track (97.422mm,110.896mm)(97.626mm,110.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Text "C17" (95.936mm,110.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Text "C7" (96.368mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Track (96.075mm,111.557mm)(98.793mm,111.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Track (96.075mm,112.725mm)(98.793mm,112.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Track (97.319mm,111.735mm)(97.523mm,111.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Track (97.319mm,112.547mm)(97.523mm,112.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C8-2(98.171mm,112.141mm) on Top Layer And Track (98.793mm,111.557mm)(98.793mm,112.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN1-1(95.377mm,70.358mm) on Multi-Layer And Text "R19" (91.69mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-3(57.672mm,116.861mm) on Top Layer And Track (52.022mm,118.361mm)(58.722mm,118.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-4(55.372mm,122.661mm) on Top Layer And Track (52.022mm,121.161mm)(58.722mm,121.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC2-1(57.545mm,108.691mm) on Top Layer And Track (51.895mm,107.191mm)(58.595mm,107.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC2-2(55.245mm,108.691mm) on Top Layer And Track (51.895mm,107.191mm)(58.595mm,107.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC2-3(52.945mm,108.691mm) on Top Layer And Track (51.895mm,107.191mm)(58.595mm,107.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-1(32.512mm,108.839mm) on Multi-Layer And Track (32.385mm,104.267mm)(32.385mm,112.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-3(29.972mm,103.759mm) on Multi-Layer And Track (18.542mm,104.267mm)(32.385mm,104.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (113.603mm,71.757mm)(113.603mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (113.603mm,71.757mm)(115.381mm,71.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (114.06mm,73.336mm)(114.873mm,73.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (114.073mm,73.348mm)(114.479mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (114.479mm,73.755mm)(114.886mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (114.873mm,73.336mm)(114.886mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED1-1(114.492mm,72.539mm) on Top Layer And Track (115.381mm,71.757mm)(115.381mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (113.603mm,73.943mm)(113.603mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (113.603mm,75.338mm)(115.381mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (114.035mm,73.767mm)(114.898mm,73.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (114.073mm,73.348mm)(114.479mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (114.479mm,73.755mm)(114.886mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED1-2(114.492mm,74.539mm) on Top Layer And Track (115.381mm,73.943mm)(115.381mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (111.117mm,71.757mm)(111.117mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (111.117mm,71.757mm)(112.895mm,71.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (111.574mm,73.336mm)(112.387mm,73.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (111.587mm,73.348mm)(111.993mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (111.993mm,73.755mm)(112.4mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (112.387mm,73.336mm)(112.4mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED2-1(112.006mm,72.539mm) on Top Layer And Track (112.895mm,71.757mm)(112.895mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (111.117mm,73.943mm)(111.117mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (111.117mm,75.338mm)(112.895mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (111.549mm,73.767mm)(112.412mm,73.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (111.587mm,73.348mm)(111.993mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (111.993mm,73.755mm)(112.4mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad LED2-2(112.006mm,74.539mm) on Top Layer And Track (112.895mm,73.943mm)(112.895mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (108.631mm,71.757mm)(108.631mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (108.631mm,71.757mm)(110.409mm,71.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (109.088mm,73.336mm)(109.901mm,73.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (109.101mm,73.348mm)(109.507mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (109.507mm,73.755mm)(109.914mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (109.901mm,73.336mm)(109.914mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR1-1(109.52mm,72.539mm) on Top Layer And Track (110.409mm,71.757mm)(110.409mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (108.631mm,73.943mm)(108.631mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (108.631mm,75.338mm)(110.409mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (109.063mm,73.767mm)(109.926mm,73.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (109.101mm,73.348mm)(109.507mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (109.507mm,73.755mm)(109.914mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR1-2(109.52mm,74.539mm) on Top Layer And Track (110.409mm,73.943mm)(110.409mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (106.145mm,71.757mm)(106.145mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (106.145mm,71.757mm)(107.923mm,71.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (106.602mm,73.336mm)(107.415mm,73.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (106.615mm,73.348mm)(107.021mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (107.021mm,73.755mm)(107.428mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (107.415mm,73.336mm)(107.428mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR2-1(107.034mm,72.539mm) on Top Layer And Track (107.923mm,71.757mm)(107.923mm,73.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (106.145mm,73.943mm)(106.145mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (106.145mm,75.338mm)(107.923mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (106.577mm,73.767mm)(107.44mm,73.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (106.615mm,73.348mm)(107.021mm,73.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (107.021mm,73.755mm)(107.428mm,73.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PWR2-2(107.034mm,74.539mm) on Top Layer And Track (107.923mm,73.943mm)(107.923mm,75.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-1(74.676mm,90.309mm) on Top Layer And Track (74.092mm,89.713mm)(74.092mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R11-1(74.676mm,90.309mm) on Top Layer And Track (74.092mm,89.713mm)(75.26mm,89.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-1(74.676mm,90.309mm) on Top Layer And Track (74.27mm,90.957mm)(74.27mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-1(74.676mm,90.309mm) on Top Layer And Track (75.082mm,90.957mm)(75.082mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-1(74.676mm,90.309mm) on Top Layer And Track (75.26mm,89.713mm)(75.26mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-2(74.676mm,91.809mm) on Top Layer And Track (74.092mm,89.713mm)(74.092mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-2(74.676mm,91.809mm) on Top Layer And Track (74.092mm,92.431mm)(75.26mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-2(74.676mm,91.809mm) on Top Layer And Track (74.27mm,90.957mm)(74.27mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-2(74.676mm,91.809mm) on Top Layer And Track (75.082mm,90.957mm)(75.082mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-2(74.676mm,91.809mm) on Top Layer And Track (75.26mm,89.713mm)(75.26mm,92.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Text "C5" (62.154mm,111.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Track (62.004mm,111.303mm)(62.004mm,113.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Track (62.004mm,111.303mm)(63.346mm,111.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Track (62.004mm,113.106mm)(63.346mm,113.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Track (63.521mm,111.516mm)(63.978mm,111.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(62.8mm,112.202mm) on Top Layer And Track (63.521mm,112.888mm)(63.978mm,112.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(102.394mm,80.916mm) on Top Layer And Track (101.59mm,80.012mm)(101.59mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(102.394mm,80.916mm) on Top Layer And Track (101.59mm,80.012mm)(102.973mm,80.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R16-1(102.394mm,80.916mm) on Top Layer And Track (101.59mm,81.815mm)(102.973mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R16-1(102.394mm,80.916mm) on Top Layer And Track (103.116mm,80.23mm)(103.573mm,80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R16-1(102.394mm,80.916mm) on Top Layer And Track (103.116mm,81.602mm)(103.573mm,81.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(104.294mm,80.916mm) on Top Layer And Track (103.116mm,80.23mm)(103.573mm,80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(104.294mm,80.916mm) on Top Layer And Track (103.116mm,81.602mm)(103.573mm,81.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-2(104.294mm,80.916mm) on Top Layer And Track (103.748mm,80.012mm)(105.09mm,80.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R16-2(104.294mm,80.916mm) on Top Layer And Track (103.748mm,81.815mm)(105.09mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R16-2(104.294mm,80.916mm) on Top Layer And Track (105.09mm,80.012mm)(105.09mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R17-1(116.636mm,74.803mm) on Top Layer And Track (116.04mm,74.219mm)(116.04mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-1(116.636mm,74.803mm) on Top Layer And Track (116.04mm,74.219mm)(118.758mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-1(116.636mm,74.803mm) on Top Layer And Track (116.04mm,75.387mm)(118.758mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R17-1(116.636mm,74.803mm) on Top Layer And Track (117.284mm,74.397mm)(117.488mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R17-1(116.636mm,74.803mm) on Top Layer And Track (117.284mm,75.209mm)(117.488mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-2(118.136mm,74.803mm) on Top Layer And Track (116.04mm,74.219mm)(118.758mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-2(118.136mm,74.803mm) on Top Layer And Track (116.04mm,75.387mm)(118.758mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R17-2(118.136mm,74.803mm) on Top Layer And Track (117.284mm,74.397mm)(117.488mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R17-2(118.136mm,74.803mm) on Top Layer And Track (117.284mm,75.209mm)(117.488mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R17-2(118.136mm,74.803mm) on Top Layer And Track (118.758mm,74.219mm)(118.758mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R18-2(100.086mm,80.916mm) on Top Layer And Track (100.882mm,80.012mm)(100.882mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(100.086mm,80.916mm) on Top Layer And Track (98.908mm,80.23mm)(99.365mm,80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(100.086mm,80.916mm) on Top Layer And Track (98.908mm,81.602mm)(99.365mm,81.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-2(100.086mm,80.916mm) on Top Layer And Track (99.54mm,80.012mm)(100.882mm,80.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-2(100.086mm,80.916mm) on Top Layer And Track (99.54mm,81.815mm)(100.882mm,81.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(92.344mm,67.454mm) on Top Layer And Track (91.54mm,66.55mm)(91.54mm,68.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(92.344mm,67.454mm) on Top Layer And Track (91.54mm,66.55mm)(92.923mm,66.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-1(92.344mm,67.454mm) on Top Layer And Track (91.54mm,68.353mm)(92.923mm,68.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(92.344mm,67.454mm) on Top Layer And Track (93.066mm,66.768mm)(93.523mm,66.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(92.344mm,67.454mm) on Top Layer And Track (93.066mm,68.14mm)(93.523mm,68.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(94.244mm,67.454mm) on Top Layer And Track (93.066mm,66.768mm)(93.523mm,66.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(94.244mm,67.454mm) on Top Layer And Track (93.066mm,68.14mm)(93.523mm,68.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-2(94.244mm,67.454mm) on Top Layer And Track (93.698mm,66.55mm)(95.04mm,66.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-2(94.244mm,67.454mm) on Top Layer And Track (93.698mm,68.353mm)(95.04mm,68.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R19-2(94.244mm,67.454mm) on Top Layer And Track (95.04mm,66.55mm)(95.04mm,68.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-1(74.465mm,75.182mm) on Top Layer And Track (73.566mm,74.378mm)(73.566mm,75.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(74.465mm,75.182mm) on Top Layer And Track (73.566mm,74.378mm)(75.369mm,74.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(74.465mm,75.182mm) on Top Layer And Track (73.779mm,75.904mm)(73.779mm,76.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(74.465mm,75.182mm) on Top Layer And Track (75.15mm,75.904mm)(75.15mm,76.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(74.465mm,75.182mm) on Top Layer And Track (75.369mm,74.378mm)(75.369mm,75.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R2-1(126.618mm,74.803mm) on Top Layer And Track (126.022mm,74.219mm)(126.022mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(126.618mm,74.803mm) on Top Layer And Track (126.022mm,74.219mm)(128.74mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(126.618mm,74.803mm) on Top Layer And Track (126.022mm,75.387mm)(128.74mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-1(126.618mm,74.803mm) on Top Layer And Track (127.267mm,74.397mm)(127.47mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-1(126.618mm,74.803mm) on Top Layer And Track (127.267mm,75.209mm)(127.47mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(80.437mm,76.979mm) on Top Layer And Track (79.633mm,76.075mm)(79.633mm,77.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(80.437mm,76.979mm) on Top Layer And Track (79.633mm,76.075mm)(81.016mm,76.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-1(80.437mm,76.979mm) on Top Layer And Track (79.633mm,77.878mm)(81.016mm,77.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(80.437mm,76.979mm) on Top Layer And Track (81.159mm,76.293mm)(81.616mm,76.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(80.437mm,76.979mm) on Top Layer And Track (81.159mm,77.665mm)(81.616mm,77.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(82.337mm,76.979mm) on Top Layer And Track (81.159mm,76.293mm)(81.616mm,76.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(82.337mm,76.979mm) on Top Layer And Track (81.159mm,77.665mm)(81.616mm,77.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-2(82.337mm,76.979mm) on Top Layer And Track (81.791mm,76.075mm)(83.133mm,76.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-2(82.337mm,76.979mm) on Top Layer And Track (81.791mm,77.878mm)(83.133mm,77.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R21-2(82.337mm,76.979mm) on Top Layer And Track (83.133mm,76.075mm)(83.133mm,77.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-2(128.118mm,74.803mm) on Top Layer And Track (126.022mm,74.219mm)(128.74mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-2(128.118mm,74.803mm) on Top Layer And Track (126.022mm,75.387mm)(128.74mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-2(128.118mm,74.803mm) on Top Layer And Track (127.267mm,74.397mm)(127.47mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-2(128.118mm,74.803mm) on Top Layer And Track (127.267mm,75.209mm)(127.47mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-2(128.118mm,74.803mm) on Top Layer And Track (128.74mm,74.219mm)(128.74mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R3-1(123.291mm,74.803mm) on Top Layer And Track (122.695mm,74.219mm)(122.695mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-1(123.291mm,74.803mm) on Top Layer And Track (122.695mm,74.219mm)(125.412mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-1(123.291mm,74.803mm) on Top Layer And Track (122.695mm,75.387mm)(125.412mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-1(123.291mm,74.803mm) on Top Layer And Track (123.939mm,74.397mm)(124.142mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-1(123.291mm,74.803mm) on Top Layer And Track (123.939mm,75.209mm)(124.142mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-2(124.791mm,74.803mm) on Top Layer And Track (122.695mm,74.219mm)(125.412mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-2(124.791mm,74.803mm) on Top Layer And Track (122.695mm,75.387mm)(125.412mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-2(124.791mm,74.803mm) on Top Layer And Track (123.939mm,74.397mm)(124.142mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-2(124.791mm,74.803mm) on Top Layer And Track (123.939mm,75.209mm)(124.142mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-2(124.791mm,74.803mm) on Top Layer And Track (125.412mm,74.219mm)(125.412mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Text "R1" (62.154mm,113.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Track (63.53mm,114.315mm)(63.987mm,114.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Track (63.53mm,115.687mm)(63.987mm,115.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Track (64.162mm,114.097mm)(65.504mm,114.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Track (64.162mm,115.9mm)(65.504mm,115.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-2(64.708mm,115.001mm) on Top Layer And Track (65.504mm,114.097mm)(65.504mm,115.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R5-1(119.963mm,74.803mm) on Top Layer And Track (119.367mm,74.219mm)(119.367mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-1(119.963mm,74.803mm) on Top Layer And Track (119.367mm,74.219mm)(122.085mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-1(119.963mm,74.803mm) on Top Layer And Track (119.367mm,75.387mm)(122.085mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-1(119.963mm,74.803mm) on Top Layer And Track (120.612mm,74.397mm)(120.815mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-1(119.963mm,74.803mm) on Top Layer And Track (120.612mm,75.209mm)(120.815mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-2(121.463mm,74.803mm) on Top Layer And Track (119.367mm,74.219mm)(122.085mm,74.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-2(121.463mm,74.803mm) on Top Layer And Track (119.367mm,75.387mm)(122.085mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-2(121.463mm,74.803mm) on Top Layer And Track (120.612mm,74.397mm)(120.815mm,74.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-2(121.463mm,74.803mm) on Top Layer And Track (120.612mm,75.209mm)(120.815mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-2(121.463mm,74.803mm) on Top Layer And Track (122.085mm,74.219mm)(122.085mm,75.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad SW1-4(64.135mm,88.519mm) on Multi-Layer And Track (65.303mm,88.519mm)(69.215mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-1(65.97mm,76.726mm) on Top Layer And Track (65.97mm,77.215mm)(65.97mm,77.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-12(69.22mm,73.501mm) on Top Layer And Track (69.708mm,73.476mm)(69.97mm,73.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-19(69.22mm,77.451mm) on Top Layer And Track (69.708mm,77.476mm)(69.97mm,77.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-6(65.97mm,74.226mm) on Top Layer And Track (65.97mm,73.476mm)(65.97mm,73.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-7(66.72mm,73.501mm) on Top Layer And Track (65.97mm,73.476mm)(66.231mm,73.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad X1-1(125.753mm,96.626mm) on Top Layer And Track (125.103mm,95.526mm)(125.103mm,97.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X1-1(125.753mm,96.626mm) on Top Layer And Track (125.103mm,95.526mm)(128.903mm,95.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X1-1(125.753mm,96.626mm) on Top Layer And Track (125.103mm,97.727mm)(128.903mm,97.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X1-2(128.253mm,96.626mm) on Top Layer And Track (125.103mm,95.526mm)(128.903mm,95.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X1-2(128.253mm,96.626mm) on Top Layer And Track (125.103mm,97.727mm)(128.903mm,97.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad X1-2(128.253mm,96.626mm) on Top Layer And Track (128.903mm,95.526mm)(128.903mm,97.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Y1-1(113.628mm,89.829mm) on Multi-Layer And Track (113.654mm,91.048mm)(113.654mm,91.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
Rule Violations :340

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (43.18mm,102.489mm) on Top Overlay And Text "C19" (42.951mm,99.136mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (43.18mm,102.489mm) on Top Overlay And Text "C27" (38.125mm,99.009mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (43.18mm,102.489mm) on Top Overlay And Text "C28" (40.538mm,99.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C1" (95.733mm,117.602mm) on Top Overlay And Text "C3" (96.139mm,115.697mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (96.037mm,104.775mm)(96.037mm,106.553mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (96.037mm,104.775mm)(97.382mm,104.775mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (96.037mm,106.553mm)(97.382mm,106.553mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (97.557mm,104.982mm)(98.014mm,104.982mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (97.557mm,106.353mm)(98.014mm,106.353mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (98.157mm,104.775mm)(99.543mm,104.775mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (98.157mm,106.553mm)(99.543mm,106.553mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (96.317mm,104.877mm) on Top Overlay And Track (99.543mm,104.775mm)(99.543mm,106.553mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (72.263mm,93.243mm) on Top Overlay And Text "R11" (74.295mm,93.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (95.783mm,107.442mm)(95.783mm,109.22mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (95.783mm,107.442mm)(97.169mm,107.442mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (95.783mm,109.22mm)(97.169mm,109.22mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (97.312mm,107.642mm)(97.769mm,107.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (97.312mm,109.013mm)(97.769mm,109.013mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (97.944mm,107.442mm)(99.289mm,107.442mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (97.944mm,109.22mm)(99.289mm,109.22mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (96.19mm,107.417mm) on Top Overlay And Track (99.289mm,107.442mm)(99.289mm,109.22mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Text "C7" (96.368mm,111.887mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (96.075mm,111.557mm)(96.075mm,112.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (96.075mm,111.557mm)(98.793mm,111.557mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (96.152mm,109.906mm)(96.152mm,111.074mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (96.152mm,109.906mm)(98.87mm,109.906mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (96.152mm,111.074mm)(98.87mm,111.074mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (97.319mm,111.735mm)(97.523mm,111.735mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (97.422mm,110.084mm)(97.626mm,110.084mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (97.422mm,110.896mm)(97.626mm,110.896mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (98.793mm,111.557mm)(98.793mm,112.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (95.936mm,110.084mm) on Top Overlay And Track (98.87mm,109.906mm)(98.87mm,111.074mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C19" (42.951mm,99.136mm) on Top Overlay And Text "C28" (40.538mm,99.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (96.164mm,102.235mm)(96.164mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (96.164mm,102.235mm)(97.55mm,102.235mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (96.164mm,104.013mm)(97.55mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (97.693mm,102.435mm)(98.15mm,102.435mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (97.693mm,103.806mm)(98.15mm,103.806mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (98.325mm,102.235mm)(99.67mm,102.235mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (96.317mm,102.591mm) on Top Overlay And Track (98.325mm,104.013mm)(99.67mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (123.329mm,98.717mm) on Top Overlay And Text "C21" (121.534mm,98.73mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (123.329mm,98.717mm) on Top Overlay And Text "X1" (125.297mm,98.552mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "C21" (121.534mm,98.73mm) on Top Overlay And Text "C30" (117.123mm,98.122mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.017mm < 0.254mm) Between Text "C21" (121.534mm,98.73mm) on Top Overlay And Text "X1" (125.297mm,98.552mm) on Top Overlay Silk Text to Silk Clearance [0.017mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (76.225mm,78.74mm) on Top Overlay And Text "C26" (78.003mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (76.225mm,78.74mm) on Top Overlay And Text "R20" (73.711mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (76.225mm,78.74mm) on Top Overlay And Text "R21" (79.781mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C25" (71.222mm,78.74mm) on Top Overlay And Text "R20" (73.711mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (78.003mm,78.74mm) on Top Overlay And Text "R20" (73.711mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (78.003mm,78.74mm) on Top Overlay And Text "R21" (79.781mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C27" (38.125mm,99.009mm) on Top Overlay And Text "C28" (40.538mm,99.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C27" (38.125mm,99.009mm) on Top Overlay And Track (40.742mm,101.829mm)(42.469mm,100.101mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "C27" (38.125mm,99.009mm) on Top Overlay And Track (40.818mm,102.489mm)(43.332mm,99.974mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (40.538mm,99.085mm) on Top Overlay And Track (40.742mm,101.829mm)(42.469mm,100.101mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (40.538mm,99.085mm) on Top Overlay And Track (40.818mm,102.489mm)(43.332mm,99.974mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (40.538mm,99.085mm) on Top Overlay And Track (41.656mm,102.489mm)(44.018mm,100.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (40.538mm,99.085mm) on Top Overlay And Track (42.545mm,102.489mm)(44.552mm,100.482mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (119.609mm,98.122mm) on Top Overlay And Text "C30" (117.123mm,98.122mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (96.139mm,115.697mm) on Top Overlay And Track (95.529mm,115.621mm)(98.247mm,115.621mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (96.139mm,115.697mm) on Top Overlay And Track (95.529mm,116.789mm)(98.247mm,116.789mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (96.139mm,115.697mm) on Top Overlay And Track (96.799mm,115.799mm)(97.003mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "C3" (96.139mm,115.697mm) on Top Overlay And Track (96.799mm,116.611mm)(97.003mm,116.611mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (96.139mm,115.697mm) on Top Overlay And Track (98.247mm,115.621mm)(98.247mm,116.789mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "C30" (117.123mm,98.122mm) on Top Overlay And Track (116.611mm,97.69mm)(118.389mm,97.69mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "C30" (117.123mm,98.122mm) on Top Overlay And Track (119.097mm,96.346mm)(119.097mm,97.69mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "C30" (117.123mm,98.122mm) on Top Overlay And Track (119.097mm,97.69mm)(120.875mm,97.69mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "C30" (117.123mm,98.122mm) on Top Overlay And Track (120.875mm,96.346mm)(120.875mm,97.69mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Text "C8" (96.266mm,113.538mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (95.936mm,113.716mm)(98.654mm,113.716mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (96.075mm,111.557mm)(96.075mm,112.725mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (96.075mm,111.557mm)(98.793mm,111.557mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (96.075mm,112.725mm)(98.793mm,112.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (97.319mm,111.735mm)(97.523mm,111.735mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (97.319mm,112.547mm)(97.523mm,112.547mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (98.654mm,113.716mm)(98.654mm,114.884mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Text "C7" (96.368mm,111.887mm) on Top Overlay And Track (98.793mm,111.557mm)(98.793mm,112.725mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (95.936mm,113.716mm)(95.936mm,114.884mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (95.936mm,113.716mm)(98.654mm,113.716mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (95.936mm,114.884mm)(98.654mm,114.884mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (97.18mm,113.894mm)(97.384mm,113.894mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (97.18mm,114.706mm)(97.384mm,114.706mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (96.266mm,113.538mm) on Top Overlay And Track (98.654mm,113.716mm)(98.654mm,114.884mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay And Track (74.295mm,111.912mm)(74.295mm,112.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay And Track (76.295mm,111.912mm)(76.295mm,112.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay And Track (78.295mm,111.912mm)(78.295mm,112.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "HT32F52367" (71.73mm,112.878mm) on Top Overlay And Track (80.295mm,111.912mm)(80.295mm,112.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (113.755mm,76.202mm) on Top Overlay And Text "LED2" (111.269mm,76.202mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (113.755mm,76.202mm) on Top Overlay And Text "PWR1" (108.783mm,77.319mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (113.755mm,76.202mm) on Top Overlay And Text "R17" (115.282mm,77.385mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (111.269mm,76.202mm) on Top Overlay And Text "PWR1" (108.783mm,77.319mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (111.269mm,76.202mm) on Top Overlay And Text "PWR2" (106.297mm,77.319mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (111.269mm,76.202mm) on Top Overlay And Text "R17" (115.282mm,77.385mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PWR1" (108.783mm,77.319mm) on Top Overlay And Text "PWR2" (106.297mm,77.319mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (62.004mm,114.097mm)(62.004mm,115.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (62.004mm,114.097mm)(63.387mm,114.097mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (62.004mm,115.9mm)(63.387mm,115.9mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (63.53mm,114.315mm)(63.987mm,114.315mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (63.53mm,115.687mm)(63.987mm,115.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (64.162mm,114.097mm)(65.504mm,114.097mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "R1" (62.154mm,113.97mm) on Top Overlay And Track (64.162mm,115.9mm)(65.504mm,115.9mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "R16" (101.732mm,82.677mm) on Top Overlay And Text "R18" (97.524mm,82.677mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
Rule Violations :103

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02