library ieee;
use ieee.std_logic_1164.all;

entity lab3_2 is
	port
	(
		SW			: in std_logic_vector(1 downto 0);
		LEDR		: out std_logic_vector(1 downto 0)
	);
end lab3_2;

architecture Behavioral of lab3_2 is
	component Dlatch port
	(
		Clk	: in std_logic;
		D		: in std_logic;
		Q		: out std_logic
	);
	end component;
--	
	signal Clk : std_logic;
	signal D : std_logic;
	signal Q : std_logic;
begin
	Clk <= SW(1);
	D <= SW(0);
	LEDR(0) <= Q;
	

	L1: Dlatch port map
	( cLK, D, Q );
end Behavioral;