
û
v++_compile_top_level$56c8d8f9-c081-414b-8d22-24e3bf61e2f1"»/tools/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -c -k top_level --target sw_emu -g /home/tls/Dev/wonderland/AmdVitisProjects/VisionDisparity/src_nostruct_vga/disparity.c --platform /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm --temp_dir /home/tls/Dev/wonderland/AmdVitisProjects/VisionDisparity/disparity/top_level/sw_emu -o /home/tls/Dev/wonderland/AmdVitisProjects/VisionDisparity/disparity/top_level/sw_emu/top_level.xo 