<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 20 15:56:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     tinyQV_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 30.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \i_tinyqv/cpu/counter_hi_3136__i4_rep_708  (from clk_c +)
   Destination:    FD1P3IX    SP             \i_tinyqv/mem/q_ctrl/fsm_state__i0  (to clk_c +)

   Delay:                  35.655ns  (13.2% logic, 86.8% route), 29 logic levels.

 Constraint Details:

     35.655ns data_path \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i0 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 30.576ns

 Path Details: \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 (from clk_c)
Route        30   e 1.800                                  \i_tinyqv/cpu/n26608
LUT4        ---     0.166              A to Z              \i_tinyqv/cpu/i_core/i_registers/i21775_3_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/reg_access[4][3]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_registers/i21189_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23464
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_registers/i21196
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23471
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21200
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/i_registers/n23475
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21202
Route         8   e 1.435                                  \i_tinyqv/cpu/data_rs1[0]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/pc_23__I_0_450_i269_3_lut
Route         1   e 1.020                                  \i_tinyqv/cpu/debug_branch_N_173[28]
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i11778_4_lut_4_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/alu_a_in[0]
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i_alu/i4612_3_lut_rep_481_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n25217
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i_alu/i4611_4_lut_rep_703
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n26595
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_alu/i4590_rep_702
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n26594
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_alu/n5915_bdd_4_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_alu/n24570
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_alu/i22178
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/n24571
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/n24571_bdd_3_lut_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/cmp_out
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/cycle_0__I_0_548_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1385
MUXL5       ---     0.116           BLUT to Z              \i_tinyqv/cpu/i_core/instr_complete_I_107
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1380
MUXL5       ---     0.116             D1 to Z              \i_tinyqv/cpu/i_core/instr_complete_I_106
Route         2   e 1.158                                  \i_tinyqv/cpu/i_core/instr_complete_N_1379
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i1_3_lut_4_lut_adj_274
Route        13   e 1.532                                  instr_complete_N_1378
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i1_2_lut_rep_442_4_lut
Route        46   e 1.785                                  \i_tinyqv/cpu/n25178
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut
Route         6   e 1.378                                  \i_tinyqv/cpu/n8
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_415
Route         3   e 1.239                                  \i_tinyqv/cpu/was_early_branch_N_759
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i21797_2_lut_rep_427
Route         2   e 1.158                                  \i_tinyqv/n25163
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_422
Route        14   e 1.547                                  \i_tinyqv/start_instr
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/mux_2710_i1_3_lut_4_lut
Route         4   e 1.297                                  \i_tinyqv/addr_in[23]
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_429
Route         4   e 1.297                                  \i_tinyqv/mem/n18783
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/i1_2_lut_rep_415_3_lut_4_lut
Route         3   e 1.239                                  n25151
LUT4        ---     0.166              A to Z              \i_tinyqv/mem/q_ctrl/i2803_3_lut_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5366
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i2802_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5368
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_433
Route         3   e 1.239                                  \i_tinyqv/mem/q_ctrl/clk_c_enable_282
                  --------
                   35.655  (13.2% logic, 86.8% route), 29 logic levels.


Error:  The following path violates requirements by 30.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \i_tinyqv/cpu/counter_hi_3136__i4_rep_708  (from clk_c +)
   Destination:    FD1P3IX    SP             \i_tinyqv/mem/q_ctrl/fsm_state__i0  (to clk_c +)

   Delay:                  35.655ns  (13.2% logic, 86.8% route), 29 logic levels.

 Constraint Details:

     35.655ns data_path \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i0 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 30.576ns

 Path Details: \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 (from clk_c)
Route        30   e 1.800                                  \i_tinyqv/cpu/n26608
LUT4        ---     0.166              A to Z              \i_tinyqv/cpu/i_core/i_registers/i21775_3_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/reg_access[4][3]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_registers/i21189_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23464
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_registers/i21196
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23471
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21200
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/i_registers/n23475
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21202
Route         8   e 1.435                                  \i_tinyqv/cpu/data_rs1[0]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/pc_23__I_0_450_i269_3_lut
Route         1   e 1.020                                  \i_tinyqv/cpu/debug_branch_N_173[28]
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i11778_4_lut_4_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/alu_a_in[0]
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i_alu/i4612_3_lut_rep_481_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n25217
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i_alu/i4611_4_lut_rep_703
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n26595
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i_alu/i3887_2_lut_rep_451_3_lut_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n25187
LUT4        ---     0.166              A to Z              \i_tinyqv/cpu/i_core/i_alu/n5915_bdd_4_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_alu/n24570
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_alu/i22178
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/n24571
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/n24571_bdd_3_lut_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/cmp_out
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/cycle_0__I_0_548_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1385
MUXL5       ---     0.116           BLUT to Z              \i_tinyqv/cpu/i_core/instr_complete_I_107
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1380
MUXL5       ---     0.116             D1 to Z              \i_tinyqv/cpu/i_core/instr_complete_I_106
Route         2   e 1.158                                  \i_tinyqv/cpu/i_core/instr_complete_N_1379
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i1_3_lut_4_lut_adj_274
Route        13   e 1.532                                  instr_complete_N_1378
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i1_2_lut_rep_442_4_lut
Route        46   e 1.785                                  \i_tinyqv/cpu/n25178
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut
Route         6   e 1.378                                  \i_tinyqv/cpu/n8
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_415
Route         3   e 1.239                                  \i_tinyqv/cpu/was_early_branch_N_759
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i21797_2_lut_rep_427
Route         2   e 1.158                                  \i_tinyqv/n25163
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_422
Route        14   e 1.547                                  \i_tinyqv/start_instr
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/mux_2710_i1_3_lut_4_lut
Route         4   e 1.297                                  \i_tinyqv/addr_in[23]
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_429
Route         4   e 1.297                                  \i_tinyqv/mem/n18783
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/i1_2_lut_rep_415_3_lut_4_lut
Route         3   e 1.239                                  n25151
LUT4        ---     0.166              A to Z              \i_tinyqv/mem/q_ctrl/i2803_3_lut_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5366
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i2802_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5368
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_433
Route         3   e 1.239                                  \i_tinyqv/mem/q_ctrl/clk_c_enable_282
                  --------
                   35.655  (13.2% logic, 86.8% route), 29 logic levels.


Error:  The following path violates requirements by 30.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \i_tinyqv/cpu/counter_hi_3136__i4_rep_708  (from clk_c +)
   Destination:    FD1P3IX    SP             \i_tinyqv/mem/q_ctrl/fsm_state__i1  (to clk_c +)

   Delay:                  35.655ns  (13.2% logic, 86.8% route), 29 logic levels.

 Constraint Details:

     35.655ns data_path \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i1 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 30.576ns

 Path Details: \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 to \i_tinyqv/mem/q_ctrl/fsm_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \i_tinyqv/cpu/counter_hi_3136__i4_rep_708 (from clk_c)
Route        30   e 1.800                                  \i_tinyqv/cpu/n26608
LUT4        ---     0.166              A to Z              \i_tinyqv/cpu/i_core/i_registers/i21775_3_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/reg_access[4][3]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_registers/i21189_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23464
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_registers/i21196
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_registers/n23471
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21200
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/i_registers/n23475
MUXL5       ---     0.116             D0 to Z              \i_tinyqv/cpu/i_core/i_registers/i21202
Route         8   e 1.435                                  \i_tinyqv/cpu/data_rs1[0]
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/pc_23__I_0_450_i269_3_lut
Route         1   e 1.020                                  \i_tinyqv/cpu/debug_branch_N_173[28]
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i11778_4_lut_4_lut
Route         5   e 1.341                                  \i_tinyqv/cpu/alu_a_in[0]
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i_alu/i4612_3_lut_rep_481_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n25217
LUT4        ---     0.166              C to Z              \i_tinyqv/cpu/i_core/i_alu/i4611_4_lut_rep_703
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n26595
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_alu/i4590_rep_702
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/i_alu/n26594
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i_alu/n5915_bdd_4_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/i_alu/n24570
MUXL5       ---     0.116           ALUT to Z              \i_tinyqv/cpu/i_core/i_alu/i22178
Route         1   e 1.020                                  \i_tinyqv/cpu/i_core/n24571
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/n24571_bdd_3_lut_4_lut
Route         3   e 1.239                                  \i_tinyqv/cpu/i_core/cmp_out
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/cycle_0__I_0_548_3_lut
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1385
MUXL5       ---     0.116           BLUT to Z              \i_tinyqv/cpu/i_core/instr_complete_I_107
Route         1   e 0.020                                  \i_tinyqv/cpu/i_core/instr_complete_N_1380
MUXL5       ---     0.116             D1 to Z              \i_tinyqv/cpu/i_core/instr_complete_I_106
Route         2   e 1.158                                  \i_tinyqv/cpu/i_core/instr_complete_N_1379
LUT4        ---     0.166              D to Z              \i_tinyqv/cpu/i_core/i1_3_lut_4_lut_adj_274
Route        13   e 1.532                                  instr_complete_N_1378
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i_core/i1_2_lut_rep_442_4_lut
Route        46   e 1.785                                  \i_tinyqv/cpu/n25178
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut
Route         6   e 1.378                                  \i_tinyqv/cpu/n8
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_415
Route         3   e 1.239                                  \i_tinyqv/cpu/was_early_branch_N_759
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i21797_2_lut_rep_427
Route         2   e 1.158                                  \i_tinyqv/n25163
LUT4        ---     0.166              B to Z              \i_tinyqv/cpu/i1_4_lut_adj_422
Route        14   e 1.547                                  \i_tinyqv/start_instr
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/mux_2710_i1_3_lut_4_lut
Route         4   e 1.297                                  \i_tinyqv/addr_in[23]
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_429
Route         4   e 1.297                                  \i_tinyqv/mem/n18783
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/i1_2_lut_rep_415_3_lut_4_lut
Route         3   e 1.239                                  n25151
LUT4        ---     0.166              A to Z              \i_tinyqv/mem/q_ctrl/i2803_3_lut_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5366
LUT4        ---     0.166              B to Z              \i_tinyqv/mem/q_ctrl/i2802_4_lut
Route         1   e 1.020                                  \i_tinyqv/mem/q_ctrl/n5368
LUT4        ---     0.166              C to Z              \i_tinyqv/mem/q_ctrl/i1_4_lut_adj_433
Route         3   e 1.239                                  \i_tinyqv/mem/q_ctrl/clk_c_enable_282
                  --------
                   35.655  (13.2% logic, 86.8% route), 29 logic levels.

Warning: 35.576 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    35.576 ns|    29 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\i_tinyqv/cpu/i_core/cmp_out            |       3|    4090|     99.85%
                                        |        |        |
\i_tinyqv/cpu/i_core/instr_complete_N_13|        |        |
79                                      |       2|    4090|     99.85%
                                        |        |        |
\i_tinyqv/cpu/i_core/instr_complete_N_13|        |        |
80                                      |       1|    4090|     99.85%
                                        |        |        |
\i_tinyqv/cpu/i_core/instr_complete_N_13|        |        |
85                                      |       1|    4090|     99.85%
                                        |        |        |
\i_tinyqv/start_instr                   |      14|    4090|     99.85%
                                        |        |        |
instr_complete_N_1378                   |      13|    4090|     99.85%
                                        |        |        |
\i_tinyqv/cpu/n8                        |       6|    4006|     97.80%
                                        |        |        |
\i_tinyqv/cpu/n25178                    |      46|    3946|     96.34%
                                        |        |        |
\i_tinyqv/addr_in[23]                   |       4|    3676|     89.75%
                                        |        |        |
\i_tinyqv/cpu/was_early_branch_N_759    |       3|    3352|     81.84%
                                        |        |        |
\i_tinyqv/n25163                        |       2|    3352|     81.84%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n25217       |       3|    3250|     79.35%
                                        |        |        |
\i_tinyqv/mem/n18783                    |       4|    2908|     71.00%
                                        |        |        |
\i_tinyqv/cpu/alu_a_in[0]               |       5|    2887|     70.48%
                                        |        |        |
\i_tinyqv/cpu/debug_branch_N_173[28]    |       1|    2887|     70.48%
                                        |        |        |
\i_tinyqv/cpu/data_rs1[0]               |       8|    2857|     69.75%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n26595       |       3|    2718|     66.36%
                                        |        |        |
\i_tinyqv/mem/q_ctrl/clk_c_enable_282   |       3|    2697|     65.84%
                                        |        |        |
\i_tinyqv/mem/q_ctrl/n5366              |       1|    2589|     63.21%
                                        |        |        |
\i_tinyqv/mem/q_ctrl/n5368              |       1|    2589|     63.21%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n26594       |       3|    2581|     63.01%
                                        |        |        |
\i_tinyqv/cpu/i_core/n24571             |       1|    2276|     55.57%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n24570       |       1|    2264|     55.27%
                                        |        |        |
n25151                                  |       3|    2213|     54.03%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23475 |       1|    2137|     52.17%
                                        |        |        |
\i_tinyqv/cpu/reg_access[4][3]          |       5|    2113|     51.59%
                                        |        |        |
\i_tinyqv/cpu/i_core/n24569             |       1|    1814|     44.29%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23471 |       1|    1792|     43.75%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23464 |       1|    1615|     39.43%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n25187       |       3|    1494|     36.47%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_alu/n25192       |       2|    1213|     29.61%
                                        |        |        |
\i_tinyqv/mem/clk_c_enable_103          |       6|    1161|     28.34%
                                        |        |        |
clk_c_enable_354                        |       3|    1050|     25.63%
                                        |        |        |
\i_tinyqv/mem/n25150                    |       2|     968|     23.63%
                                        |        |        |
n26                                     |       1|     939|     22.92%
                                        |        |        |
\i_tinyqv/cpu/alu_b_in[0]               |       6|     903|     22.05%
                                        |        |        |
\i_tinyqv/cpu/data_rs2[0]               |       4|     903|     22.05%
                                        |        |        |
\i_tinyqv/cpu/rs1[0]                    |      30|     828|     20.21%
                                        |        |        |
\i_tinyqv/cpu/n26608                    |      30|     780|     19.04%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23460 |       1|     759|     18.53%
                                        |        |        |
\i_tinyqv/cpu/n20952                    |      11|     738|     18.02%
                                        |        |        |
\i_tinyqv/cpu/n26610                    |      21|     738|     18.02%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23476 |       1|     720|     17.58%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23456 |       1|     687|     16.77%
                                        |        |        |
\i_tinyqv/cpu/i_core/i_registers/n23449 |       1|     648|     15.82%
                                        |        |        |
counter_hi[2]                           |     116|     613|     14.97%
                                        |        |        |
\i_tinyqv/cpu/rs2[0]                    |      34|     453|     11.06%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 114872526

Constraints cover  12352773 paths, 3287 nets, and 10200 connections (99.8% coverage)


Peak memory: 150761472 bytes, TRCE: 17670144 bytes, DLYMAN: 819200 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
