--
--	Conversion of TransmitReadings.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Jun 11 15:59:29 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_1 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_2 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \psoc:sda_x_wire\ : bit;
SIGNAL \psoc:Net_643_1\ : bit;
SIGNAL \psoc:Net_697\ : bit;
SIGNAL \psoc:bus_clk\ : bit;
SIGNAL \psoc:Net_1109_0\ : bit;
SIGNAL \psoc:Net_1109_1\ : bit;
SIGNAL \psoc:Net_643_0\ : bit;
SIGNAL \psoc:Net_643_2\ : bit;
SIGNAL \psoc:scl_x_wire\ : bit;
SIGNAL \psoc:Net_969\ : bit;
SIGNAL \psoc:Net_968\ : bit;
SIGNAL \psoc:udb_clk\ : bit;
SIGNAL \psoc:Net_970\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \psoc:Net_973\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \psoc:Net_974\ : bit;
SIGNAL \psoc:scl_yfb\ : bit;
SIGNAL \psoc:sda_yfb\ : bit;
SIGNAL \psoc:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \psoc:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \psoc:timeout_clk\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \psoc:Net_975\ : bit;
SIGNAL Net_9 : bit;
SIGNAL Net_10 : bit;
SIGNAL \UART_Wind:Net_9\ : bit;
SIGNAL \UART_Wind:Net_61\ : bit;
SIGNAL \UART_Wind:BUART:clock_op\ : bit;
SIGNAL \UART_Wind:BUART:reset_reg\ : bit;
SIGNAL Net_17 : bit;
SIGNAL \UART_Wind:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_Wind:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_Wind:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_Wind:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_Wind:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_Wind:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_Wind:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_Wind:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_Wind:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_Wind:BUART:reset_sr\ : bit;
SIGNAL \UART_Wind:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_13 : bit;
SIGNAL \UART_Wind:BUART:txn\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \UART_Wind:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \UART_Wind:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_1\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_0\ : bit;
SIGNAL \UART_Wind:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:tx_shift_out\ : bit;
SIGNAL \UART_Wind:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_Wind:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:counter_load\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_2\ : bit;
SIGNAL \UART_Wind:BUART:tx_bitclk\ : bit;
SIGNAL \UART_Wind:BUART:counter_load_not\ : bit;
SIGNAL \UART_Wind:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_Wind:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_7\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_6\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_5\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_4\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_3\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_2\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_1\ : bit;
SIGNAL \UART_Wind:BUART:sc_out_0\ : bit;
SIGNAL \UART_Wind:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_6\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_5\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_4\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_0\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_1\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_2\ : bit;
SIGNAL \UART_Wind:BUART:tx_status_3\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \UART_Wind:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_Wind:BUART:tx_mark\ : bit;
SIGNAL \UART_Wind:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_Wind:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_Wind:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_Wind:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_1\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_0\ : bit;
SIGNAL \UART_Wind:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_Wind:BUART:rx_postpoll\ : bit;
SIGNAL \UART_Wind:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:hd_shift_out\ : bit;
SIGNAL \UART_Wind:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_Wind:BUART:rx_fifofull\ : bit;
SIGNAL \UART_Wind:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_Wind:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:rx_counter_load\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_3\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_2\ : bit;
SIGNAL \UART_Wind:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_2\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_1\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_0\ : bit;
SIGNAL \UART_Wind:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_6\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_5\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_4\ : bit;
SIGNAL \UART_Wind:BUART:rx_count_3\ : bit;
SIGNAL \UART_Wind:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_Wind:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_Wind:BUART:rx_bitclk\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_Wind:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_Wind:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_Wind:BUART:pollingrange\ : bit;
SIGNAL \UART_Wind:BUART:pollcount_1\ : bit;
SIGNAL Net_18 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_Wind:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_0\ : bit;
SIGNAL \UART_Wind:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_1\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_2\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_3\ : bit;
SIGNAL \UART_Wind:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_4\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_5\ : bit;
SIGNAL \UART_Wind:BUART:rx_status_6\ : bit;
SIGNAL \UART_Wind:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \UART_Wind:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_Wind:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_Wind:BUART:rx_address_detected\ : bit;
SIGNAL \UART_Wind:BUART:rx_last\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_Wind:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_Wind:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Wind_Rx_net_0 : bit;
SIGNAL tmpIO_0__Wind_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Wind_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Wind_Rx_net_0 : bit;
SIGNAL tmpOE__Wind_Tx_net_0 : bit;
SIGNAL tmpFB_0__Wind_Tx_net_0 : bit;
SIGNAL tmpIO_0__Wind_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Wind_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Wind_Tx_net_0 : bit;
SIGNAL \UART_SBD:Net_9\ : bit;
SIGNAL \UART_SBD:Net_61\ : bit;
SIGNAL \UART_SBD:BUART:clock_op\ : bit;
SIGNAL \UART_SBD:BUART:reset_reg\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \UART_SBD:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_SBD:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_SBD:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_SBD:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_SBD:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_SBD:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_SBD:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_SBD:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_SBD:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_SBD:BUART:reset_sr\ : bit;
SIGNAL \UART_SBD:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \UART_SBD:BUART:txn\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \UART_SBD:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_33 : bit;
SIGNAL \UART_SBD:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_1\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_0\ : bit;
SIGNAL \UART_SBD:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:tx_shift_out\ : bit;
SIGNAL \UART_SBD:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_SBD:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:counter_load\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_2\ : bit;
SIGNAL \UART_SBD:BUART:tx_bitclk\ : bit;
SIGNAL \UART_SBD:BUART:counter_load_not\ : bit;
SIGNAL \UART_SBD:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_SBD:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_7\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_6\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_5\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_4\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_3\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_2\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_1\ : bit;
SIGNAL \UART_SBD:BUART:sc_out_0\ : bit;
SIGNAL \UART_SBD:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_6\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_5\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_4\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_0\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_1\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_2\ : bit;
SIGNAL \UART_SBD:BUART:tx_status_3\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \UART_SBD:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_SBD:BUART:tx_mark\ : bit;
SIGNAL \UART_SBD:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_SBD:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_SBD:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_SBD:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_1\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_0\ : bit;
SIGNAL \UART_SBD:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_SBD:BUART:rx_postpoll\ : bit;
SIGNAL \UART_SBD:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:hd_shift_out\ : bit;
SIGNAL \UART_SBD:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_SBD:BUART:rx_fifofull\ : bit;
SIGNAL \UART_SBD:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_SBD:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:rx_counter_load\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_3\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_2\ : bit;
SIGNAL \UART_SBD:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_2\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_1\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_0\ : bit;
SIGNAL \UART_SBD:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_6\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_5\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_4\ : bit;
SIGNAL \UART_SBD:BUART:rx_count_3\ : bit;
SIGNAL \UART_SBD:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_SBD:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_SBD:BUART:rx_bitclk\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_SBD:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_SBD:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_SBD:BUART:pollingrange\ : bit;
SIGNAL \UART_SBD:BUART:pollcount_1\ : bit;
SIGNAL Net_31 : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\ : bit;
SIGNAL \UART_SBD:BUART:pollcount_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_0\ : bit;
SIGNAL \UART_SBD:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_1\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_2\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_3\ : bit;
SIGNAL \UART_SBD:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_4\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_5\ : bit;
SIGNAL \UART_SBD:BUART:rx_status_6\ : bit;
SIGNAL \UART_SBD:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \UART_SBD:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_SBD:BUART:rx_break_status\ : bit;
SIGNAL \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_SBD:BUART:rx_address_detected\ : bit;
SIGNAL \UART_SBD:BUART:rx_last\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UART_SBD:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UART_SBD:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__SBD_Rx_net_0 : bit;
SIGNAL tmpIO_0__SBD_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__SBD_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SBD_Rx_net_0 : bit;
SIGNAL tmpOE__SBD_Tx_net_0 : bit;
SIGNAL tmpFB_0__SBD_Tx_net_0 : bit;
SIGNAL tmpIO_0__SBD_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__SBD_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SBD_Tx_net_0 : bit;
SIGNAL \master:Net_276\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \master:BSPIM:clk_fin\ : bit;
SIGNAL \master:BSPIM:load_rx_data\ : bit;
SIGNAL \master:BSPIM:dpcounter_one\ : bit;
SIGNAL \master:BSPIM:pol_supprt\ : bit;
SIGNAL \master:BSPIM:miso_to_dp\ : bit;
SIGNAL \master:Net_244\ : bit;
SIGNAL \master:BSPIM:mosi_after_ld\ : bit;
SIGNAL \master:BSPIM:so_send\ : bit;
SIGNAL \master:BSPIM:so_send_reg\ : bit;
SIGNAL Net_66 : bit;
SIGNAL \master:BSPIM:mosi_reg\ : bit;
SIGNAL \master:BSPIM:mosi_fin\ : bit;
SIGNAL \master:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \master:BSPIM:state_2\ : bit;
SIGNAL \master:BSPIM:state_1\ : bit;
SIGNAL \master:BSPIM:state_0\ : bit;
SIGNAL \master:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_68 : bit;
SIGNAL \master:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \master:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \master:BSPIM:pre_mosi\ : bit;
SIGNAL \master:BSPIM:count_4\ : bit;
SIGNAL \master:BSPIM:count_3\ : bit;
SIGNAL \master:BSPIM:count_2\ : bit;
SIGNAL \master:BSPIM:count_1\ : bit;
SIGNAL \master:BSPIM:count_0\ : bit;
SIGNAL \master:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \master:BSPIM:dpcounter_zero\ : bit;
SIGNAL \master:BSPIM:load_cond\ : bit;
SIGNAL \master:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \master:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \master:BSPIM:tx_status_0\ : bit;
SIGNAL \master:BSPIM:tx_status_1\ : bit;
SIGNAL \master:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \master:BSPIM:tx_status_2\ : bit;
SIGNAL \master:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \master:BSPIM:tx_status_3\ : bit;
SIGNAL \master:BSPIM:tx_status_4\ : bit;
SIGNAL \master:BSPIM:rx_status_4\ : bit;
SIGNAL \master:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \master:BSPIM:rx_status_5\ : bit;
SIGNAL \master:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \master:BSPIM:rx_status_6\ : bit;
SIGNAL \master:BSPIM:tx_status_6\ : bit;
SIGNAL \master:BSPIM:tx_status_5\ : bit;
SIGNAL \master:BSPIM:rx_status_3\ : bit;
SIGNAL \master:BSPIM:rx_status_2\ : bit;
SIGNAL \master:BSPIM:rx_status_1\ : bit;
SIGNAL \master:BSPIM:rx_status_0\ : bit;
SIGNAL \master:BSPIM:control_7\ : bit;
SIGNAL \master:BSPIM:control_6\ : bit;
SIGNAL \master:BSPIM:control_5\ : bit;
SIGNAL \master:BSPIM:control_4\ : bit;
SIGNAL \master:BSPIM:control_3\ : bit;
SIGNAL \master:BSPIM:control_2\ : bit;
SIGNAL \master:BSPIM:control_1\ : bit;
SIGNAL \master:BSPIM:control_0\ : bit;
SIGNAL \master:Net_253\ : bit;
SIGNAL \master:Net_273\ : bit;
SIGNAL \master:BSPIM:ld_ident\ : bit;
SIGNAL \master:BSPIM:cnt_enable\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \master:BSPIM:count_6\ : bit;
SIGNAL \master:BSPIM:count_5\ : bit;
SIGNAL \master:BSPIM:cnt_tc\ : bit;
SIGNAL Net_74 : bit;
SIGNAL Net_72 : bit;
SIGNAL \master:BSPIM:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:mosi_from_dpR\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:carry\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:sh_right\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:sh_left\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:msb\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cap_1\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cap_0\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:cfb\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:mosi_from_dpL\ : bit;
SIGNAL \master:BSPIM:nc1\ : bit;
SIGNAL \master:BSPIM:nc2\ : bit;
SIGNAL \master:BSPIM:nc3\ : bit;
SIGNAL \master:BSPIM:nc4\ : bit;
SIGNAL \master:BSPIM:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \master:BSPIM:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \master:BSPIM:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_69 : bit;
SIGNAL \master:Net_274\ : bit;
SIGNAL tmpOE__dataPin_net_0 : bit;
SIGNAL tmpIO_0__dataPin_net_0 : bit;
TERMINAL tmpSIOVREF__dataPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dataPin_net_0 : bit;
SIGNAL tmpOE__selectPin_net_0 : bit;
SIGNAL tmpFB_0__selectPin_net_0 : bit;
SIGNAL tmpIO_0__selectPin_net_0 : bit;
TERMINAL tmpSIOVREF__selectPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__selectPin_net_0 : bit;
SIGNAL tmpOE__clockPin_net_0 : bit;
SIGNAL tmpFB_0__clockPin_net_0 : bit;
SIGNAL tmpIO_0__clockPin_net_0 : bit;
TERMINAL tmpSIOVREF__clockPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__clockPin_net_0 : bit;
SIGNAL \UART_Wind:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_Wind:BUART:txn\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_15D : bit;
SIGNAL \UART_Wind:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_Wind:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_Wind:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_Wind:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_last\\D\ : bit;
SIGNAL \UART_Wind:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_SBD:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_SBD:BUART:txn\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_40D : bit;
SIGNAL \UART_SBD:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_SBD:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_SBD:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_SBD:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_last\\D\ : bit;
SIGNAL \UART_SBD:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \master:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \master:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \master:BSPIM:state_2\\D\ : bit;
SIGNAL \master:BSPIM:state_1\\D\ : bit;
SIGNAL \master:BSPIM:state_0\\D\ : bit;
SIGNAL Net_68D : bit;
SIGNAL \master:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \master:BSPIM:load_cond\\D\ : bit;
SIGNAL \master:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \master:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \master:BSPIM:ld_ident\\D\ : bit;
SIGNAL \master:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_67D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SDA_1_net_0 <=  ('1') ;

Net_13 <= (not \UART_Wind:BUART:txn\);

\UART_Wind:BUART:counter_load_not\ <= ((not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_state_2\)
	OR \UART_Wind:BUART:tx_state_0\
	OR \UART_Wind:BUART:tx_state_1\);

\UART_Wind:BUART:tx_bitclk_enable_pre\ <= (not \UART_Wind:BUART:tx_bitclk_dp\);

\UART_Wind:BUART:tx_status_0\ <= ((not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_fifo_empty\ and \UART_Wind:BUART:tx_state_2\ and \UART_Wind:BUART:tx_bitclk\));

\UART_Wind:BUART:tx_status_2\ <= (not \UART_Wind:BUART:tx_fifo_notfull\);

Net_15D <= ((not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:tx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:tx_state_1\));

\UART_Wind:BUART:tx_mark\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:tx_mark\));

\UART_Wind:BUART:tx_state_2\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_2\ and not \UART_Wind:BUART:tx_counter_dp\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_2\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_state_2\));

\UART_Wind:BUART:tx_state_1\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_2\ and \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_counter_dp\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_state_1\));

\UART_Wind:BUART:tx_state_0\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_fifo_empty\ and not \UART_Wind:BUART:tx_state_2\ and not \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_0\ and not \UART_Wind:BUART:tx_fifo_empty\ and \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_fifo_empty\ and \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_state_0\));

\UART_Wind:BUART:txn\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_0\ and not \UART_Wind:BUART:tx_shift_out\ and not \UART_Wind:BUART:tx_state_2\ and \UART_Wind:BUART:tx_state_1\ and \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_counter_dp\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_2\ and not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:tx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_shift_out\ and not \UART_Wind:BUART:tx_state_2\ and \UART_Wind:BUART:tx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:tx_bitclk\ and \UART_Wind:BUART:txn\ and \UART_Wind:BUART:tx_state_1\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:txn\ and \UART_Wind:BUART:tx_state_2\));

\UART_Wind:BUART:tx_parity_bit\\D\ <= ((not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:txn\ and \UART_Wind:BUART:tx_parity_bit\)
	OR (not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_parity_bit\)
	OR \UART_Wind:BUART:tx_parity_bit\);

\UART_Wind:BUART:rx_counter_load\ <= ((not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not \UART_Wind:BUART:rx_state_3\ and not \UART_Wind:BUART:rx_state_2\));

\UART_Wind:BUART:rx_bitclk_pre\ <= ((not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not \UART_Wind:BUART:rx_count_0\));

\UART_Wind:BUART:rx_state_stop1_reg\\D\ <= (not \UART_Wind:BUART:rx_state_2\
	OR not \UART_Wind:BUART:rx_state_3\
	OR \UART_Wind:BUART:rx_state_0\
	OR \UART_Wind:BUART:rx_state_1\);

\UART_Wind:BUART:pollcount_1\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not MODIN1_1 and Net_18 and MODIN1_0)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not Net_18 and MODIN1_1));

\UART_Wind:BUART:pollcount_0\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not MODIN1_0 and Net_18)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not Net_18 and MODIN1_0));

\UART_Wind:BUART:rx_postpoll\ <= ((Net_18 and MODIN1_0)
	OR MODIN1_1);

\UART_Wind:BUART:rx_status_4\ <= ((\UART_Wind:BUART:rx_load_fifo\ and \UART_Wind:BUART:rx_fifofull\));

\UART_Wind:BUART:rx_status_5\ <= ((\UART_Wind:BUART:rx_fifonotempty\ and \UART_Wind:BUART:rx_state_stop1_reg\));

\UART_Wind:BUART:rx_stop_bit_error\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_3\ and \UART_Wind:BUART:rx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not Net_18 and not MODIN1_1 and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_3\ and \UART_Wind:BUART:rx_state_2\));

\UART_Wind:BUART:rx_load_fifo\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not \UART_Wind:BUART:rx_state_2\ and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not \UART_Wind:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not \UART_Wind:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_Wind:BUART:rx_state_0\));

\UART_Wind:BUART:rx_state_3\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_1\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_2\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and \UART_Wind:BUART:rx_state_3\));

\UART_Wind:BUART:rx_state_2\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not \UART_Wind:BUART:rx_state_3\ and not \UART_Wind:BUART:rx_state_2\ and not Net_18 and \UART_Wind:BUART:rx_last\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_0\ and not \UART_Wind:BUART:rx_state_2\ and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_1\ and \UART_Wind:BUART:rx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and \UART_Wind:BUART:rx_state_2\));

\UART_Wind:BUART:rx_state_1\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_1\));

\UART_Wind:BUART:rx_state_0\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and not \UART_Wind:BUART:rx_state_1\ and not \UART_Wind:BUART:rx_state_3\ and not Net_18 and not MODIN1_1 and \UART_Wind:BUART:rx_bitclk_enable\ and \UART_Wind:BUART:rx_state_2\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and \UART_Wind:BUART:rx_state_3\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_1\ and \UART_Wind:BUART:rx_state_0\)
	OR (not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_state_0\ and \UART_Wind:BUART:rx_state_2\));

\UART_Wind:BUART:rx_last\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and Net_18));

\UART_Wind:BUART:rx_address_detected\\D\ <= ((not \UART_Wind:BUART:reset_reg\ and \UART_Wind:BUART:rx_address_detected\));

Net_26 <= (not \UART_SBD:BUART:txn\);

\UART_SBD:BUART:counter_load_not\ <= ((not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_state_2\)
	OR \UART_SBD:BUART:tx_state_0\
	OR \UART_SBD:BUART:tx_state_1\);

\UART_SBD:BUART:tx_bitclk_enable_pre\ <= (not \UART_SBD:BUART:tx_bitclk_dp\);

\UART_SBD:BUART:tx_status_0\ <= ((not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_fifo_empty\ and \UART_SBD:BUART:tx_state_2\ and \UART_SBD:BUART:tx_bitclk\));

\UART_SBD:BUART:tx_status_2\ <= (not \UART_SBD:BUART:tx_fifo_notfull\);

Net_40D <= ((not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:tx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:tx_state_1\));

\UART_SBD:BUART:tx_mark\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:tx_mark\));

\UART_SBD:BUART:tx_state_2\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_2\ and not \UART_SBD:BUART:tx_counter_dp\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_2\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_state_2\));

\UART_SBD:BUART:tx_state_1\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_2\ and \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_counter_dp\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_state_1\));

\UART_SBD:BUART:tx_state_0\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_fifo_empty\ and not \UART_SBD:BUART:tx_state_2\ and not \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and not \UART_SBD:BUART:tx_fifo_empty\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_fifo_empty\ and \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_state_0\));

\UART_SBD:BUART:txn\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_0\ and not \UART_SBD:BUART:tx_shift_out\ and not \UART_SBD:BUART:tx_state_2\ and \UART_SBD:BUART:tx_state_1\ and \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_counter_dp\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_2\ and not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:tx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_shift_out\ and not \UART_SBD:BUART:tx_state_2\ and \UART_SBD:BUART:tx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:tx_bitclk\ and \UART_SBD:BUART:txn\ and \UART_SBD:BUART:tx_state_1\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:txn\ and \UART_SBD:BUART:tx_state_2\));

\UART_SBD:BUART:tx_parity_bit\\D\ <= ((not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:txn\ and \UART_SBD:BUART:tx_parity_bit\)
	OR (not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_parity_bit\)
	OR \UART_SBD:BUART:tx_parity_bit\);

\UART_SBD:BUART:rx_counter_load\ <= ((not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_state_2\));

\UART_SBD:BUART:rx_bitclk_pre\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:rx_count_0\));

\UART_SBD:BUART:rx_state_stop1_reg\\D\ <= (not \UART_SBD:BUART:rx_state_2\
	OR not \UART_SBD:BUART:rx_state_3\
	OR \UART_SBD:BUART:rx_state_0\
	OR \UART_SBD:BUART:rx_state_1\);

\UART_SBD:BUART:pollcount_1\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:pollcount_1\ and Net_31 and \UART_SBD:BUART:pollcount_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:pollcount_1\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not Net_31 and \UART_SBD:BUART:pollcount_1\));

\UART_SBD:BUART:pollcount_0\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:pollcount_0\ and Net_31)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not Net_31 and \UART_SBD:BUART:pollcount_0\));

\UART_SBD:BUART:rx_postpoll\ <= ((Net_31 and \UART_SBD:BUART:pollcount_0\)
	OR \UART_SBD:BUART:pollcount_1\);

\UART_SBD:BUART:rx_status_4\ <= ((\UART_SBD:BUART:rx_load_fifo\ and \UART_SBD:BUART:rx_fifofull\));

\UART_SBD:BUART:rx_status_5\ <= ((\UART_SBD:BUART:rx_fifonotempty\ and \UART_SBD:BUART:rx_state_stop1_reg\));

\UART_SBD:BUART:rx_stop_bit_error\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_3\ and \UART_SBD:BUART:rx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:pollcount_1\ and not Net_31 and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_3\ and \UART_SBD:BUART:rx_state_2\));

\UART_SBD:BUART:rx_load_fifo\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:rx_state_2\ and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_state_2\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_state_2\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\ and \UART_SBD:BUART:rx_state_0\));

\UART_SBD:BUART:rx_state_3\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_2\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_2\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_1\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_2\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_state_3\));

\UART_SBD:BUART:rx_state_2\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_state_2\ and not Net_31 and \UART_SBD:BUART:rx_last\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_0\ and not \UART_SBD:BUART:rx_state_2\ and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_1\ and \UART_SBD:BUART:rx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_state_2\));

\UART_SBD:BUART:rx_state_1\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_1\));

\UART_SBD:BUART:rx_state_0\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and not \UART_SBD:BUART:rx_state_1\ and not \UART_SBD:BUART:rx_state_3\ and not \UART_SBD:BUART:pollcount_1\ and not Net_31 and \UART_SBD:BUART:rx_bitclk_enable\ and \UART_SBD:BUART:rx_state_2\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_count_5\ and \UART_SBD:BUART:rx_count_4\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_count_6\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_state_3\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_1\ and \UART_SBD:BUART:rx_state_0\)
	OR (not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_state_0\ and \UART_SBD:BUART:rx_state_2\));

\UART_SBD:BUART:rx_last\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and Net_31));

\UART_SBD:BUART:rx_address_detected\\D\ <= ((not \UART_SBD:BUART:reset_reg\ and \UART_SBD:BUART:rx_address_detected\));

\master:BSPIM:load_rx_data\ <= ((not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:count_0\));

\master:BSPIM:load_cond\\D\ <= ((not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\)
	OR (\master:BSPIM:count_0\ and \master:BSPIM:load_cond\)
	OR (\master:BSPIM:count_1\ and \master:BSPIM:load_cond\)
	OR (\master:BSPIM:count_2\ and \master:BSPIM:load_cond\)
	OR (\master:BSPIM:count_3\ and \master:BSPIM:load_cond\)
	OR (\master:BSPIM:count_4\ and \master:BSPIM:load_cond\));

\master:BSPIM:tx_status_0\ <= ((not \master:BSPIM:state_1\ and \master:BSPIM:state_2\ and \master:BSPIM:state_0\));

\master:BSPIM:tx_status_4\ <= ((not \master:BSPIM:state_2\ and not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\));

\master:BSPIM:rx_status_6\ <= ((not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:count_0\ and \master:BSPIM:rx_status_4\));

\master:BSPIM:state_2\\D\ <= ((not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_0\ and not \master:BSPIM:ld_ident\ and \master:BSPIM:state_1\ and \master:BSPIM:count_1\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_1\ and not \master:BSPIM:tx_status_1\ and \master:BSPIM:state_0\ and \master:BSPIM:count_2\ and \master:BSPIM:count_0\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_1\ and \master:BSPIM:state_0\));

\master:BSPIM:state_1\\D\ <= ((not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:count_0\)
	OR (\master:BSPIM:state_1\ and \master:BSPIM:state_0\ and \master:BSPIM:count_1\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:count_0\ and \master:BSPIM:state_1\ and \master:BSPIM:count_2\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:state_1\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:ld_ident\)
	OR (\master:BSPIM:state_1\ and \master:BSPIM:state_0\ and \master:BSPIM:tx_status_1\)
	OR (not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_1\ and \master:BSPIM:state_0\)
	OR (\master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:count_3\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:count_4\));

\master:BSPIM:state_0\\D\ <= ((not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and not \master:BSPIM:tx_status_1\)
	OR (\master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_1\ and \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\));

Net_68D <= ((not \master:BSPIM:state_0\ and Net_68)
	OR (not \master:BSPIM:state_1\ and \master:BSPIM:state_2\ and \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_0\ and \master:BSPIM:state_2\ and \master:BSPIM:state_1\)
	OR (\master:BSPIM:state_1\ and Net_68));

\master:BSPIM:cnt_enable\\D\ <= ((not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\ and \master:BSPIM:cnt_enable\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:state_0\)
	OR (\master:BSPIM:state_1\ and \master:BSPIM:state_0\ and \master:BSPIM:cnt_enable\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_0\ and \master:BSPIM:cnt_enable\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:cnt_enable\));

\master:BSPIM:mosi_reg\\D\ <= ((not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\ and \master:BSPIM:mosi_from_dp\)
	OR (\master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:state_0\ and \master:BSPIM:mosi_from_dp\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:mosi_reg\ and \master:BSPIM:state_0\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\ and \master:BSPIM:count_0\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and not \master:BSPIM:count_1\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\ and \master:BSPIM:count_2\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\ and \master:BSPIM:count_3\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_1\ and \master:BSPIM:mosi_from_dp\ and \master:BSPIM:count_4\));

Net_67D <= ((\master:BSPIM:state_1\ and \master:BSPIM:state_0\ and Net_67)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:state_1\ and \master:BSPIM:state_0\));

\master:BSPIM:ld_ident\\D\ <= ((not \master:BSPIM:state_1\ and not \master:BSPIM:state_0\ and \master:BSPIM:state_2\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:count_0\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:count_2\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:count_3\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_2\ and \master:BSPIM:count_4\ and \master:BSPIM:ld_ident\)
	OR (\master:BSPIM:state_0\ and \master:BSPIM:ld_ident\)
	OR (not \master:BSPIM:state_1\ and \master:BSPIM:ld_ident\));

SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_1,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_2,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\psoc:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\psoc:Net_697\);
\psoc:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\psoc:bus_clk\,
		scl_in=>\psoc:Net_1109_0\,
		sda_in=>\psoc:Net_1109_1\,
		scl_out=>\psoc:Net_643_0\,
		sda_out=>\psoc:sda_x_wire\,
		interrupt=>\psoc:Net_697\);
\psoc:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\psoc:bus_clk\,
		dig_domain_out=>open);
\psoc:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\psoc:Net_643_0\,
		oe=>tmpOE__SDA_1_net_0,
		y=>Net_2,
		yfb=>\psoc:Net_1109_0\);
\psoc:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\psoc:sda_x_wire\,
		oe=>tmpOE__SDA_1_net_0,
		y=>Net_1,
		yfb=>\psoc:Net_1109_1\);
\UART_Wind:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"6510416666.66667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_Wind:Net_9\,
		dig_domain_out=>open);
\UART_Wind:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_Wind:Net_9\,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\UART_Wind:BUART:clock_op\);
\UART_Wind:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Wind:BUART:reset_reg\,
		clk=>\UART_Wind:BUART:clock_op\,
		cs_addr=>(\UART_Wind:BUART:tx_state_1\, \UART_Wind:BUART:tx_state_0\, \UART_Wind:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Wind:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_Wind:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_Wind:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Wind:BUART:reset_reg\,
		clk=>\UART_Wind:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_Wind:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART_Wind:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_Wind:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_Wind:BUART:sc_out_7\, \UART_Wind:BUART:sc_out_6\, \UART_Wind:BUART:sc_out_5\, \UART_Wind:BUART:sc_out_4\,
			\UART_Wind:BUART:sc_out_3\, \UART_Wind:BUART:sc_out_2\, \UART_Wind:BUART:sc_out_1\, \UART_Wind:BUART:sc_out_0\));
\UART_Wind:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Wind:BUART:reset_reg\,
		clock=>\UART_Wind:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_Wind:BUART:tx_fifo_notfull\,
			\UART_Wind:BUART:tx_status_2\, \UART_Wind:BUART:tx_fifo_empty\, \UART_Wind:BUART:tx_status_0\),
		interrupt=>\UART_Wind:BUART:tx_interrupt_out\);
\UART_Wind:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Wind:BUART:reset_reg\,
		clk=>\UART_Wind:BUART:clock_op\,
		cs_addr=>(\UART_Wind:BUART:rx_state_1\, \UART_Wind:BUART:rx_state_0\, \UART_Wind:BUART:rx_bitclk_enable\),
		route_si=>\UART_Wind:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_Wind:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_Wind:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_Wind:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Wind:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_Wind:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_Wind:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_Wind:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_Wind:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Wind:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_Wind:BUART:clock_op\,
		reset=>\UART_Wind:BUART:reset_reg\,
		load=>\UART_Wind:BUART:rx_counter_load\,
		enable=>tmpOE__SDA_1_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_Wind:BUART:rx_count_2\, \UART_Wind:BUART:rx_count_1\, \UART_Wind:BUART:rx_count_0\),
		tc=>\UART_Wind:BUART:rx_count7_tc\);
\UART_Wind:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Wind:BUART:reset_reg\,
		clock=>\UART_Wind:BUART:clock_op\,
		status=>(zero, \UART_Wind:BUART:rx_status_5\, \UART_Wind:BUART:rx_status_4\, \UART_Wind:BUART:rx_status_3\,
			\UART_Wind:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_20);
Wind_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_18,
		analog=>(open),
		io=>(tmpIO_0__Wind_Rx_net_0),
		siovref=>(tmpSIOVREF__Wind_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Wind_Rx_net_0);
Wind_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_13,
		fb=>(tmpFB_0__Wind_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Wind_Tx_net_0),
		siovref=>(tmpSIOVREF__Wind_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Wind_Tx_net_0);
isr_Wind:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_20);
\UART_SBD:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bcdd7a4e-29db-4639-af1b-f9241f23b3bc/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_SBD:Net_9\,
		dig_domain_out=>open);
\UART_SBD:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_SBD:Net_9\,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\UART_SBD:BUART:clock_op\);
\UART_SBD:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_SBD:BUART:reset_reg\,
		clk=>\UART_SBD:BUART:clock_op\,
		cs_addr=>(\UART_SBD:BUART:tx_state_1\, \UART_SBD:BUART:tx_state_0\, \UART_SBD:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_SBD:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_SBD:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_SBD:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_SBD:BUART:reset_reg\,
		clk=>\UART_SBD:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_SBD:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART_SBD:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_SBD:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_SBD:BUART:sc_out_7\, \UART_SBD:BUART:sc_out_6\, \UART_SBD:BUART:sc_out_5\, \UART_SBD:BUART:sc_out_4\,
			\UART_SBD:BUART:sc_out_3\, \UART_SBD:BUART:sc_out_2\, \UART_SBD:BUART:sc_out_1\, \UART_SBD:BUART:sc_out_0\));
\UART_SBD:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_SBD:BUART:reset_reg\,
		clock=>\UART_SBD:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_SBD:BUART:tx_fifo_notfull\,
			\UART_SBD:BUART:tx_status_2\, \UART_SBD:BUART:tx_fifo_empty\, \UART_SBD:BUART:tx_status_0\),
		interrupt=>\UART_SBD:BUART:tx_interrupt_out\);
\UART_SBD:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_SBD:BUART:reset_reg\,
		clk=>\UART_SBD:BUART:clock_op\,
		cs_addr=>(\UART_SBD:BUART:rx_state_1\, \UART_SBD:BUART:rx_state_0\, \UART_SBD:BUART:rx_bitclk_enable\),
		route_si=>\UART_SBD:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_SBD:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_SBD:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_SBD:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_SBD:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_SBD:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_SBD:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_SBD:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_SBD:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_SBD:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_SBD:BUART:clock_op\,
		reset=>\UART_SBD:BUART:reset_reg\,
		load=>\UART_SBD:BUART:rx_counter_load\,
		enable=>tmpOE__SDA_1_net_0,
		count=>(\UART_SBD:BUART:rx_count_6\, \UART_SBD:BUART:rx_count_5\, \UART_SBD:BUART:rx_count_4\, \UART_SBD:BUART:rx_count_3\,
			\UART_SBD:BUART:rx_count_2\, \UART_SBD:BUART:rx_count_1\, \UART_SBD:BUART:rx_count_0\),
		tc=>\UART_SBD:BUART:rx_count7_tc\);
\UART_SBD:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_SBD:BUART:reset_reg\,
		clock=>\UART_SBD:BUART:clock_op\,
		status=>(zero, \UART_SBD:BUART:rx_status_5\, \UART_SBD:BUART:rx_status_4\, \UART_SBD:BUART:rx_status_3\,
			\UART_SBD:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_33);
SBD_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ec7ff8f-9f50-47f6-ac66-3fefed1b2ac5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__SBD_Rx_net_0),
		siovref=>(tmpSIOVREF__SBD_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SBD_Rx_net_0);
SBD_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a1a8255-2787-4bc9-97b8-ec15a960f262",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_26,
		fb=>(tmpFB_0__SBD_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__SBD_Tx_net_0),
		siovref=>(tmpSIOVREF__SBD_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SBD_Tx_net_0);
SBD_reply:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_33);
\master:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\master:BSPIM:clk_fin\);
\master:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011011",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\master:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\master:BSPIM:cnt_enable\,
		count=>(\master:BSPIM:count_6\, \master:BSPIM:count_5\, \master:BSPIM:count_4\, \master:BSPIM:count_3\,
			\master:BSPIM:count_2\, \master:BSPIM:count_1\, \master:BSPIM:count_0\),
		tc=>\master:BSPIM:cnt_tc\);
\master:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\master:BSPIM:clk_fin\,
		status=>(zero, zero, \master:BSPIM:tx_status_4\, \master:BSPIM:load_rx_data\,
			\master:BSPIM:tx_status_2\, \master:BSPIM:tx_status_1\, \master:BSPIM:tx_status_0\),
		interrupt=>Net_74);
\master:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\master:BSPIM:clk_fin\,
		status=>(\master:BSPIM:rx_status_6\, \master:BSPIM:rx_status_5\, \master:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_72);
\master:BSPIM:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\master:BSPIM:clk_fin\,
		cs_addr=>(\master:BSPIM:state_2\, \master:BSPIM:state_1\, \master:BSPIM:state_0\),
		route_si=>Net_69,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\master:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\master:BSPIM:mosi_from_dpR\,
		f0_bus_stat=>\master:BSPIM:tx_status_2\,
		f0_blk_stat=>\master:BSPIM:tx_status_1\,
		f1_bus_stat=>\master:BSPIM:rx_status_5\,
		f1_blk_stat=>\master:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\master:BSPIM:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\master:BSPIM:sR16:Dp:sh_right\,
		sol=>\master:BSPIM:sR16:Dp:sh_left\,
		msbi=>\master:BSPIM:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\master:BSPIM:sR16:Dp:cmp_eq_1\, \master:BSPIM:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\master:BSPIM:sR16:Dp:cmp_lt_1\, \master:BSPIM:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\master:BSPIM:sR16:Dp:cmp_zero_1\, \master:BSPIM:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\master:BSPIM:sR16:Dp:cmp_ff_1\, \master:BSPIM:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\master:BSPIM:sR16:Dp:cap_1\, \master:BSPIM:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\master:BSPIM:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\master:BSPIM:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\master:BSPIM:clk_fin\,
		cs_addr=>(\master:BSPIM:state_2\, \master:BSPIM:state_1\, \master:BSPIM:state_0\),
		route_si=>Net_69,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\master:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\master:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\master:BSPIM:nc1\,
		f0_blk_stat=>\master:BSPIM:nc2\,
		f1_bus_stat=>\master:BSPIM:nc3\,
		f1_blk_stat=>\master:BSPIM:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\master:BSPIM:sR16:Dp:carry\,
		co=>open,
		sir=>\master:BSPIM:sR16:Dp:sh_left\,
		sor=>\master:BSPIM:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\master:BSPIM:sR16:Dp:msb\,
		cei=>(\master:BSPIM:sR16:Dp:cmp_eq_1\, \master:BSPIM:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\master:BSPIM:sR16:Dp:cmp_lt_1\, \master:BSPIM:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\master:BSPIM:sR16:Dp:cmp_zero_1\, \master:BSPIM:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\master:BSPIM:sR16:Dp:cmp_ff_1\, \master:BSPIM:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\master:BSPIM:sR16:Dp:cap_1\, \master:BSPIM:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\master:BSPIM:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"be8a0219-1cef-42c9-9172-b697477b0485",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_70,
		dig_domain_out=>open);
dataPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_69,
		analog=>(open),
		io=>(tmpIO_0__dataPin_net_0),
		siovref=>(tmpSIOVREF__dataPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dataPin_net_0);
selectPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_68,
		fb=>(tmpFB_0__selectPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__selectPin_net_0),
		siovref=>(tmpSIOVREF__selectPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__selectPin_net_0);
clockPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"439453a6-db7a-4aa5-a806-33491bb194f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_67,
		fb=>(tmpFB_0__clockPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__clockPin_net_0),
		siovref=>(tmpSIOVREF__clockPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__clockPin_net_0);
\UART_Wind:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:reset_reg\);
\UART_Wind:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:txn\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:txn\);
\UART_Wind:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_state_1\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_state_1\);
\UART_Wind:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_state_0\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_state_0\);
\UART_Wind:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_state_2\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_state_2\);
\UART_Wind:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_bitclk\);
Net_15:cy_dff
	PORT MAP(d=>Net_15D,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>Net_15);
\UART_Wind:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_ctrl_mark_last\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_ctrl_mark_last\);
\UART_Wind:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_mark\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_mark\);
\UART_Wind:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:tx_parity_bit\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:tx_parity_bit\);
\UART_Wind:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_state_1\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_state_1\);
\UART_Wind:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_state_0\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_state_0\);
\UART_Wind:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_load_fifo\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_load_fifo\);
\UART_Wind:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_state_3\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_state_3\);
\UART_Wind:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_state_2\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_state_2\);
\UART_Wind:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_bitclk_pre\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_bitclk_enable\);
\UART_Wind:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_state_stop1_reg\);
\UART_Wind:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:pollcount_1\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>MODIN1_1);
\UART_Wind:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:pollcount_0\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>MODIN1_0);
\UART_Wind:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_markspace_status\);
\UART_Wind:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_status_2\);
\UART_Wind:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_status_3\);
\UART_Wind:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_addr_match_status\);
\UART_Wind:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_markspace_pre\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_markspace_pre\);
\UART_Wind:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_parity_error_pre\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_parity_error_pre\);
\UART_Wind:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_break_status\);
\UART_Wind:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_address_detected\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_address_detected\);
\UART_Wind:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_last\\D\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_last\);
\UART_Wind:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Wind:BUART:rx_parity_bit\,
		clk=>\UART_Wind:BUART:clock_op\,
		q=>\UART_Wind:BUART:rx_parity_bit\);
\UART_SBD:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:reset_reg\);
\UART_SBD:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:txn\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:txn\);
\UART_SBD:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_state_1\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_state_1\);
\UART_SBD:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_state_0\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_state_0\);
\UART_SBD:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_state_2\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_state_2\);
\UART_SBD:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_bitclk\);
Net_40:cy_dff
	PORT MAP(d=>Net_40D,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>Net_40);
\UART_SBD:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_ctrl_mark_last\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_ctrl_mark_last\);
\UART_SBD:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_mark\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_mark\);
\UART_SBD:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:tx_parity_bit\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:tx_parity_bit\);
\UART_SBD:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_state_1\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_state_1\);
\UART_SBD:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_state_0\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_state_0\);
\UART_SBD:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_load_fifo\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_load_fifo\);
\UART_SBD:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_state_3\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_state_3\);
\UART_SBD:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_state_2\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_state_2\);
\UART_SBD:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_bitclk_pre\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_bitclk_enable\);
\UART_SBD:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_state_stop1_reg\);
\UART_SBD:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:pollcount_1\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:pollcount_1\);
\UART_SBD:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:pollcount_0\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:pollcount_0\);
\UART_SBD:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_markspace_status\);
\UART_SBD:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_status_2\);
\UART_SBD:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_status_3\);
\UART_SBD:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_addr_match_status\);
\UART_SBD:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_markspace_pre\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_markspace_pre\);
\UART_SBD:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_parity_error_pre\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_parity_error_pre\);
\UART_SBD:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_break_status\);
\UART_SBD:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_address_detected\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_address_detected\);
\UART_SBD:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_last\\D\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_last\);
\UART_SBD:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_SBD:BUART:rx_parity_bit\,
		clk=>\UART_SBD:BUART:clock_op\,
		q=>\UART_SBD:BUART:rx_parity_bit\);
\master:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:so_send_reg\);
\master:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\master:BSPIM:mosi_reg\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:mosi_reg\);
\master:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\master:BSPIM:state_2\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:state_2\);
\master:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\master:BSPIM:state_1\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:state_1\);
\master:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\master:BSPIM:state_0\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:state_0\);
Net_68:cy_dff
	PORT MAP(d=>Net_68D,
		clk=>\master:BSPIM:clk_fin\,
		q=>Net_68);
\master:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:mosi_pre_reg\);
\master:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\master:BSPIM:load_cond\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:load_cond\);
\master:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\master:BSPIM:load_rx_data\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:dpcounter_one_reg\);
\master:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\master:BSPIM:mosi_from_dp\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:mosi_from_dp_reg\);
\master:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\master:BSPIM:ld_ident\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:ld_ident\);
\master:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\master:BSPIM:cnt_enable\\D\,
		clk=>\master:BSPIM:clk_fin\,
		q=>\master:BSPIM:cnt_enable\);
Net_67:cy_dff
	PORT MAP(d=>Net_67D,
		clk=>\master:BSPIM:clk_fin\,
		q=>Net_67);

END R_T_L;
