/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: fields.c,v 1.1 2011/04/18 17:11:06 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	fields.c
 * Purpose:	Field definitions, field names
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm56634_a0
 *		bcm56524_a0
 *		bcm56685_a0
 *		bcm56334_a0
 *		bcm88230_a0
 */

#include <soc/field.h>


/****************************************************************
 * 
 * Register field declarations
 * 
 ****************************************************************/


#if !defined(SOC_NO_NAMES)

char *soc_fieldnames[] = {
    "A",
    "A0_DLLBYP_TXDESK",
    "A0_TX_DLLDSK_LOCKED",
    "AAAK",
    "AARB_ECO_OFF",
    "ABORT",
    "ABORT_DMA_CH0",
    "ABORT_DMA_CH1",
    "ABORT_DMA_CH2",
    "ABORT_DMA_CH3",
    "ABORT_STAT_DMA",
    "ABORT_TBL_DMA",
    "ACCESS_MODE",
    "ACCURACY",
    "ACL_END_ADDR",
    "ACL_START_ADDR",
    "ACR_BLOCK_AFTER_DEQ_DONE",
    "ACR_BLOCK_AGER_1_IN_2",
    "ACTION",
    "ACTIVATEQ",
    "ACTIVE",
    "ACTIVE_PORT_BITMAP",
    "ACTIVE_PORT_BITMAP_HI",
    "ACTIVE_PORT_BITMAP_LO",
    "ACTUAL_ADDROUT",
    "ACTUAL_AINDEX",
    "ACTUAL_BITPOS",
    "ACT_LOW_INT",
    "AD28_TBX",
    "ADD144_IP",
    "ADD72_IP",
    "ADDMUX",
    "ADDR",
    "ADDRESS",
    "ADDRESS_0",
    "ADDRESS_1",
    "ADDRFAIL",
    "ADDR_ADJ_DIR",
    "ADDR_ADJ_VAL",
    "ADDR_CLASS_2",
    "ADDR_PAD_DRIVE",
    "ADDR_PAD_SLEW",
    "ADDR_SAMP_ERR",
    "ADDR_SM_STATE",
    "ADD_DELETE_N",
    "ADD_INNER_TAG",
    "ADD_VID",
    "ADFPCNTR_DED",
    "ADFPCNTR_SEC",
    "ADJ",
    "ADJ_MAC_INDEX",
    "ADL2DST_DED",
    "ADL2DST_SEC",
    "ADL2SRC_DED",
    "ADL2SRC_SEC",
    "ADL2_DED",
    "ADL2_SEC",
    "ADL3DST_DED",
    "ADL3DST_SEC",
    "ADL3SRC_DED",
    "ADL3SRC_SEC",
    "ADL3_DED",
    "ADL3_SEC",
    "ADMI",
    "ADOPT_PRI_MAP",
    "ADPAD",
    "ADREQ0FIFOCOUNT_GTE_HITHR",
    "ADREQ0FIFO_FULL",
    "ADREQ0FIFO_OVERFLOW",
    "ADREQ0FIFO_TM",
    "ADREQ1FIFOCOUNT_GTE_HITHR",
    "ADREQ1FIFO_FULL",
    "ADREQ1FIFO_OVERFLOW",
    "ADREQ1FIFO_TM",
    "ADRS",
    "ADR_MODE",
    "ADV",
    "AD_EXT_CNTR",
    "AD_EXT_L2",
    "AD_EXT_L3",
    "AD_EXT_L4",
    "AD_MODE",
    "AD_RSVD",
    "AD_TBX",
    "AFIFO_RST",
    "AGEEN",
    "AGER_ACK",
    "AGER_DEBUG_DISABLE_AGEFLAGS_SLOTS",
    "AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAY",
    "AGER_ENABLE",
    "AGER_EVENT",
    "AGER_FILL_THRESH_HIT",
    "AGER_FILL_THRESH_HIT_DISINT",
    "AGER_FILL_THRESH_HIT_HALT_EN",
    "AGER_PENDING_FIFO_OVERFLOW",
    "AGER_PENDING_FIFO_OVERFLOW_DISINT",
    "AGER_PROFILE0_THRESH0",
    "AGER_PROFILE0_THRESH1",
    "AGER_PROFILE10_THRESH0",
    "AGER_PROFILE10_THRESH1",
    "AGER_PROFILE11_THRESH0",
    "AGER_PROFILE11_THRESH1",
    "AGER_PROFILE12_THRESH0",
    "AGER_PROFILE12_THRESH1",
    "AGER_PROFILE13_THRESH0",
    "AGER_PROFILE13_THRESH1",
    "AGER_PROFILE14_THRESH0",
    "AGER_PROFILE14_THRESH1",
    "AGER_PROFILE15_THRESH0",
    "AGER_PROFILE15_THRESH1",
    "AGER_PROFILE1_THRESH0",
    "AGER_PROFILE1_THRESH1",
    "AGER_PROFILE2_THRESH0",
    "AGER_PROFILE2_THRESH1",
    "AGER_PROFILE3_THRESH0",
    "AGER_PROFILE3_THRESH1",
    "AGER_PROFILE4_THRESH0",
    "AGER_PROFILE4_THRESH1",
    "AGER_PROFILE5_THRESH0",
    "AGER_PROFILE5_THRESH1",
    "AGER_PROFILE6_THRESH0",
    "AGER_PROFILE6_THRESH1",
    "AGER_PROFILE7_THRESH0",
    "AGER_PROFILE7_THRESH1",
    "AGER_PROFILE8_THRESH0",
    "AGER_PROFILE8_THRESH1",
    "AGER_PROFILE9_THRESH0",
    "AGER_PROFILE9_THRESH1",
    "AGER_QMB_FIFO_OVERFLOW",
    "AGER_QMB_FIFO_OVERFLOW_DISINT",
    "AGER_RD_FIFO_OVERFLOW",
    "AGER_RD_FIFO_OVERFLOW_DISINT",
    "AGER_REQ",
    "AGER_SCALING_FACTOR",
    "AGER_TAIL_BUFFER",
    "AGER_TAIL_QUEUE",
    "AGER_TICK_TOO_SMALL",
    "AGER_TICK_TOO_SMALL_DISINT",
    "AGER_TICK_TOO_SMALL_HALT_EN",
    "AGER_WR_FIFO_OVERFLOW",
    "AGER_WR_FIFO_OVERFLOW_DISINT",
    "AGE_CMD_COMPLETE",
    "AGE_COUNT",
    "AGE_EN",
    "AGE_ENA",
    "AGE_ENABLE",
    "AGE_FLAGS_QUEUE0",
    "AGE_FLAGS_QUEUE1",
    "AGE_FLAGS_QUEUE10",
    "AGE_FLAGS_QUEUE11",
    "AGE_FLAGS_QUEUE12",
    "AGE_FLAGS_QUEUE13",
    "AGE_FLAGS_QUEUE14",
    "AGE_FLAGS_QUEUE15",
    "AGE_FLAGS_QUEUE16",
    "AGE_FLAGS_QUEUE17",
    "AGE_FLAGS_QUEUE18",
    "AGE_FLAGS_QUEUE19",
    "AGE_FLAGS_QUEUE2",
    "AGE_FLAGS_QUEUE20",
    "AGE_FLAGS_QUEUE21",
    "AGE_FLAGS_QUEUE22",
    "AGE_FLAGS_QUEUE23",
    "AGE_FLAGS_QUEUE24",
    "AGE_FLAGS_QUEUE25",
    "AGE_FLAGS_QUEUE26",
    "AGE_FLAGS_QUEUE27",
    "AGE_FLAGS_QUEUE28",
    "AGE_FLAGS_QUEUE29",
    "AGE_FLAGS_QUEUE3",
    "AGE_FLAGS_QUEUE30",
    "AGE_FLAGS_QUEUE31",
    "AGE_FLAGS_QUEUE4",
    "AGE_FLAGS_QUEUE5",
    "AGE_FLAGS_QUEUE6",
    "AGE_FLAGS_QUEUE7",
    "AGE_FLAGS_QUEUE8",
    "AGE_FLAGS_QUEUE9",
    "AGE_IPFIX_ERR",
    "AGE_MAXCNT",
    "AGE_PERIOD",
    "AGE_PROC",
    "AGE_PROC_BUSY",
    "AGE_QUEUE0",
    "AGE_QUEUE1",
    "AGE_QUEUE10",
    "AGE_QUEUE11",
    "AGE_QUEUE12",
    "AGE_QUEUE13",
    "AGE_QUEUE14",
    "AGE_QUEUE15",
    "AGE_QUEUE16",
    "AGE_QUEUE17",
    "AGE_QUEUE18",
    "AGE_QUEUE19",
    "AGE_QUEUE2",
    "AGE_QUEUE20",
    "AGE_QUEUE21",
    "AGE_QUEUE22",
    "AGE_QUEUE23",
    "AGE_QUEUE24",
    "AGE_QUEUE25",
    "AGE_QUEUE26",
    "AGE_QUEUE27",
    "AGE_QUEUE28",
    "AGE_QUEUE29",
    "AGE_QUEUE3",
    "AGE_QUEUE30",
    "AGE_QUEUE31",
    "AGE_QUEUE4",
    "AGE_QUEUE5",
    "AGE_QUEUE6",
    "AGE_QUEUE7",
    "AGE_QUEUE8",
    "AGE_QUEUE9",
    "AGE_START_ADDR",
    "AGE_TEST",
    "AGE_THRESH_QUEUE0",
    "AGE_THRESH_QUEUE1",
    "AGE_THRESH_QUEUE10",
    "AGE_THRESH_QUEUE11",
    "AGE_THRESH_QUEUE12",
    "AGE_THRESH_QUEUE13",
    "AGE_THRESH_QUEUE14",
    "AGE_THRESH_QUEUE15",
    "AGE_THRESH_QUEUE16",
    "AGE_THRESH_QUEUE17",
    "AGE_THRESH_QUEUE18",
    "AGE_THRESH_QUEUE19",
    "AGE_THRESH_QUEUE2",
    "AGE_THRESH_QUEUE20",
    "AGE_THRESH_QUEUE21",
    "AGE_THRESH_QUEUE22",
    "AGE_THRESH_QUEUE23",
    "AGE_THRESH_QUEUE24",
    "AGE_THRESH_QUEUE25",
    "AGE_THRESH_QUEUE26",
    "AGE_THRESH_QUEUE27",
    "AGE_THRESH_QUEUE28",
    "AGE_THRESH_QUEUE29",
    "AGE_THRESH_QUEUE3",
    "AGE_THRESH_QUEUE30",
    "AGE_THRESH_QUEUE31",
    "AGE_THRESH_QUEUE4",
    "AGE_THRESH_QUEUE5",
    "AGE_THRESH_QUEUE6",
    "AGE_THRESH_QUEUE7",
    "AGE_THRESH_QUEUE8",
    "AGE_THRESH_QUEUE9",
    "AGE_TICK_COUNT",
    "AGE_TICK_OVERFLOW",
    "AGE_VAL",
    "AGGRESSIVE",
    "AGINGLIMITCOS0",
    "AGINGLIMITCOS1",
    "AGINGLIMITCOS2",
    "AGINGLIMITCOS3",
    "AGINGLIMITCOS4",
    "AGINGLIMITCOS5",
    "AGINGLIMITCOS6",
    "AGINGLIMITCOS7",
    "AGINGLIMITPRI0",
    "AGINGLIMITPRI1",
    "AGINGLIMITPRI10",
    "AGINGLIMITPRI11",
    "AGINGLIMITPRI12",
    "AGINGLIMITPRI13",
    "AGINGLIMITPRI14",
    "AGINGLIMITPRI15",
    "AGINGLIMITPRI2",
    "AGINGLIMITPRI3",
    "AGINGLIMITPRI4",
    "AGINGLIMITPRI5",
    "AGINGLIMITPRI6",
    "AGINGLIMITPRI7",
    "AGINGLIMITPRI8",
    "AGINGLIMITPRI9",
    "AGINGMASK",
    "AGINGMBISTDONE",
    "AGINGMBISTEN",
    "AGINGMBISTGO",
    "AGINGTICKSEL",
    "AGING_CTR",
    "AGING_CTR_PAR_ERR",
    "AGING_CTR_PAR_ERR_EN",
    "AGING_EXP",
    "AGING_EXP_PAR_ERR",
    "AGING_EXP_PAR_ERR_EN",
    "AGING_LIMIT",
    "AINDEX",
    "AINDEX_STATUS",
    "ALGORITHM",
    "ALLOCBUFFCNT",
    "ALLOCBUFFSCNT",
    "ALLOCBUFFSCNT_A_CORRECTED_ERROR",
    "ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINT",
    "ALLOCBUFFSCNT_A_UNCORRECTED_ERROR",
    "ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINT",
    "ALLOCBUFFSCNT_B_CORRECTED_ERROR",
    "ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINT",
    "ALLOCBUFFSCNT_B_UNCORRECTED_ERROR",
    "ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINT",
    "ALLOCBUFFSCNT_ENABLE_ECC",
    "ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERROR",
    "ALLOCBUFFSCNT_MEM_TM",
    "ALLOWED_PORT_BITMAP",
    "ALLOWED_PORT_BITMAP_HI",
    "ALLOWED_PORT_BITMAP_LO",
    "ALLOW_GLOBAL_ROUTE",
    "ALLOW_IPMC_INDEX_WRAP_AROUND",
    "ALLOW_L2MC_INDEX_WRAP_AROUND",
    "ALLOW_MOVE_IN_CLASS",
    "ALLOW_SRC_MOD",
    "ALL_GLOBAL_MASK_TCAMS_TM_7_0",
    "ALL_TCAMS_TM_7_0",
    "ALTERNATE_EMIRROR_BITMAP_PAR_ERR",
    "ALTERNATE_EMIRROR_BITMAP_TM",
    "ALTERNATE_EMIRROR_BITMAP_WW",
    "ALWAYS_APPLY_CPU_PRI_SEL",
    "ALWAYS_CRC_REGEN",
    "ALWAYS_DRIVE_DBUS",
    "ALWAYS_SET_HG_HDR_DONOT_LEARN",
    "AMOUNT_HIGH",
    "AMOUNT_LOW",
    "ANACK2",
    "ANCPLT",
    "AND_ORN",
    "ANEMIC",
    "ANEN",
    "ANERR",
    "ANMSG",
    "ANNP",
    "ANTOG",
    "ANYSTART",
    "ANY_RMEP_TLV_INTERFACE_DOWN_INTR",
    "ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLE",
    "ANY_RMEP_TLV_INTERFACE_UP_INTR",
    "ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLE",
    "ANY_RMEP_TLV_PORT_DOWN_INTR",
    "ANY_RMEP_TLV_PORT_DOWN_INT_ENABLE",
    "ANY_RMEP_TLV_PORT_UP_INTR",
    "ANY_RMEP_TLV_PORT_UP_INT_ENABLE",
    "APERIODIC_INTERVAL",
    "APPLY_EGR_MASK_ON_L2",
    "APPLY_EGR_MASK_ON_L3",
    "APPLY_EGR_MASK_ON_UC_ONLY",
    "APPLY_MTU_CHECK_ON_HIGIG_IPMC",
    "APPLY_SRCMOD_BLOCK_ON_UC_ONLY",
    "APRE_BIT",
    "ARBIT_CNT_CONFIG",
    "ARB_FIFO_OVERFLOW_ERR_0",
    "ARB_FIFO_OVERFLOW_ERR_0_DINST",
    "ARB_FIFO_OVERFLOW_ERR_1",
    "ARB_FIFO_OVERFLOW_ERR_1_DINST",
    "ARB_FIFO_OVERFLOW_ERR_2",
    "ARB_FIFO_OVERFLOW_ERR_2_DINST",
    "ARB_FIFO_OVERFLOW_ERR_3",
    "ARB_FIFO_OVERFLOW_ERR_3_DINST",
    "ARB_REFRESH_DELAY",
    "ARB_STATE_0",
    "ARB_STATE_1",
    "ARB_STATE_2",
    "ARB_STATE_3",
    "AREF_COUNT",
    "AREF_IDLE",
    "AREF_STATE_0",
    "AREF_STATE_1",
    "AREF_STATE_2",
    "AREF_STATE_3",
    "AREF_WAIT_TIME",
    "ARESET",
    "ARL_BUCKET_OVR",
    "ARL_CONFIG",
    "ARL_DEFIP_ERR",
    "ARL_DMA_CNT0",
    "ARL_DMA_DONE",
    "ARL_DMA_EN",
    "ARL_DMA_XFER",
    "ARL_DMA_XFER_DONE",
    "ARL_DONE_FAILURE",
    "ARL_ERROR",
    "ARL_INIT",
    "ARL_INTERFACE_DONE_FAILURE",
    "ARL_IPMC_ERR",
    "ARL_L2MC_ERR",
    "ARL_L2RAM_1_ERR",
    "ARL_L2RAM_2_ERR",
    "ARL_L2RAM_3_ERR",
    "ARL_L2RAM_4_ERR",
    "ARL_L2RAM_5_ERR",
    "ARL_L2RAM_6_ERR",
    "ARL_L2RAM_7_ERR",
    "ARL_L2RAM_8_ERR",
    "ARL_L2_PARITY_ERROR",
    "ARL_L2_STATIC_ERR",
    "ARL_L2_VALID_ERR",
    "ARL_L3IF_ERR",
    "ARL_L3RAM_1_ERR",
    "ARL_L3RAM_2_ERR",
    "ARL_L3RAM_3_ERR",
    "ARL_L3RAM_4_ERR",
    "ARL_L3RAM_5_ERR",
    "ARL_L3RAM_6_ERR",
    "ARL_L3RAM_7_ERR",
    "ARL_L3RAM_8_ERR",
    "ARL_L3_PARITY_ERROR",
    "ARL_L3_VALID_ERR",
    "ARL_LATENCY",
    "ARL_LPM_HI_PARITY_ERROR",
    "ARL_LPM_LO_PARITY_ERROR",
    "ARL_MBUF",
    "ARL_MBUF_DROP",
    "ARL_MSG_DROPPED",
    "ARL_MSG_RCV_OFF",
    "ARL_PHASE",
    "ARL_QVLAN_ERR",
    "ARL_QVLAN_PARITY_ERROR",
    "ARL_RDY_MSG0",
    "ARL_RDY_MSG1",
    "ARL_RDY_MSG2",
    "ARL_RDY_MSG3",
    "ARL_REQUEST",
    "ARL_SPF_ERR",
    "ARL_STG_ERR",
    "ARL_TO_FFP_DONE_FAILURE",
    "ARP_RARP_TO_FP",
    "ARP_REPLY_DROP",
    "ARP_REPLY_TO_CPU",
    "ARP_REQUEST_DROP",
    "ARP_REQUEST_TO_CPU",
    "ARP_VALIDATION_EN",
    "ARRIVAL_BYTE_CNT",
    "ARRIVAL_BYTE_CNT_INVALID",
    "ARRIVAL_UPDATE_ON_DROP",
    "ARRIVAL_USAGE_CTRL",
    "ASF_CELL_NUM",
    "ASF_EN",
    "ASF_ENABLE",
    "ASF_PKT_SIZE",
    "ASF_PORT_SPEED",
    "ASF_QUEUE_SIZE",
    "ASMDR",
    "ASM_FIFO_ERR",
    "ASM_IGMU_ERR",
    "ASM_PARITY_ERR",
    "ASM_PKTID_ERR",
    "ASSOCIATED_DATA",
    "ASSUME_MRU_FOR_TAIL_DROP",
    "ATE_ERR_THRESH",
    "ATE_TEST_ENABLE",
    "ATTEN_FREF",
    "AUTONEG_COMPLETE",
    "AUTOS",
    "AUTOZ",
    "AUTO_CLEAR_EN",
    "AUTO_INCR",
    "AUTO_PAD",
    "AUTO_SWITCH_EVENT_CTRL",
    "AUTO_SWITCH_EVENT_CTRL_DISINT",
    "AUTO_SWITCH_EVENT_DATA",
    "AUTO_SWITCH_EVENT_DATA_DISINT",
    "AUX_ING_L3_NEXT_HOP_TM",
    "AVAIL_RESET",
    "AVGIPG",
    "AVGQSIZE",
    "AVGQSIZE_CELL",
    "AVGQSIZE_PACKET",
    "BA",
    "BAA_ACK",
    "BAA_BACKPRESSURE",
    "BAA_CHANGE_SOON",
    "BAA_CHANGE_SOON_UPDATE_FROM_QPP",
    "BAA_EVENT_FIFO_DEPTH",
    "BAA_EVENT_FIFO_FULL_HALT_EN",
    "BAA_FILL_THRESH_HIT_HALT_EN",
    "BAA_FORCE_BACKPRESSURE_FROM_QPP",
    "BAA_HUNGRY_FLAGS",
    "BAA_LOOP_SIZE_EXP1",
    "BAA_LOOP_SIZE_EXP2",
    "BAA_NEXT_HUNGRY_MODE",
    "BAA_RATE_EXP",
    "BAA_RATE_MANT",
    "BAA_REQ",
    "BAA_SATISFIED_FLAGS",
    "BAA_WORKING",
    "BACKGROUND_EJECT_ENABLE",
    "BACKGROUND_EJECT_RATE",
    "BACKGROUND_ESET_REFRESH_RANGE",
    "BACKGROUND_SYSPORT_REFRESH_RANGE",
    "BACKPRESSURE",
    "BACKPRESSURE_EN",
    "BADQ_DROP_DEQR_CNT",
    "BADQ_DROP_ENQR_CNT",
    "BAD_MVR_DROP_COUNT",
    "BANKCNT",
    "BANKCNT_THRSH",
    "BANK_WR_UNAVAILABLE",
    "BASE",
    "BASE_ADDRESS",
    "BASE_CNTRID",
    "BASE_PTR",
    "BCAST_BLOCK_MASK_PAR_ERR",
    "BCAST_BLOCK_MASK_TM",
    "BCAST_ENABLE",
    "BCAST_MASK_SEL",
    "BCAST_METER_INDEX",
    "BCM5632_EN",
    "BC_IDX",
    "BC_INDEX",
    "BC_NS_FIFO_OVERFLOW",
    "BC_NS_FIFO_OVERFLOW_DISINT",
    "BEATS",
    "BEAT_COUNT",
    "BE_CHECK_EN",
    "BIASGEN_DAC_CTRL",
    "BIASGEN_DAC_EN",
    "BIASGEN_RESET",
    "BIASIN_EN",
    "BIAS_CTRL",
    "BIGMACRSTL",
    "BIGMAC_RESET",
    "BIG_ICMPV6_PKT",
    "BIG_ICMPV6_PKT_SIZE",
    "BIG_ICMP_PKT",
    "BIG_ICMP_PKT_SIZE",
    "BIG_ING_BUF_CELL_OBS",
    "BIG_ING_BUF_OVERFLOW",
    "BIP_EVEN_ERR_CNT",
    "BIP_ODD_ERR_CNT",
    "BIP_ON_TS_HDR",
    "BISRRDDATA",
    "BISR_LOAD_DONE",
    "BISR_LOAD_GO",
    "BISR_RD_DATA",
    "BISR_RD_DATA_HI",
    "BISR_RSTN",
    "BISTEND_ADDR",
    "BISTFAIL_COUNT",
    "BIST_DBG_COMPARE_EN",
    "BIST_DBG_DATA_SLICE_OR_STATUS_SEL",
    "BIST_DBG_DATA_VALID",
    "BIST_DEBUG_COMPARE_EN",
    "BIST_DONE",
    "BIST_DONE_ALL",
    "BIST_EN",
    "BIST_EN0",
    "BIST_EN1",
    "BIST_EN2",
    "BIST_EN3",
    "BIST_EN4",
    "BIST_EN5",
    "BIST_EN6",
    "BIST_EN7",
    "BIST_ENABLE",
    "BIST_ERROR",
    "BIST_ERR_ANY",
    "BIST_ERR_CNT",
    "BIST_FAIL",
    "BIST_GO",
    "BIST_MODE",
    "BIST_PASS",
    "BIST_PASSFAIL",
    "BIST_SKIP_ERROR_CNT",
    "BIST_STATUS",
    "BITMAP",
    "BITMAP_HI",
    "BITMAP_LO",
    "BITPOS",
    "BITS_TO_CLEAR",
    "BIT_MASK",
    "BIT_MODE",
    "BIT_POS",
    "BIT_VAL",
    "BK2BK_ESM_ELIGIBLE",
    "BKGND_PROC_ERR",
    "BKGND_PROC_SEC",
    "BKPDISCARD_ACCT_EN",
    "BKPDISCARD_EN",
    "BKP_DISC_PRIORITY_UPDATE_ENABLE",
    "BKSCAN_DISABLE",
    "BKT_FULL_MIRROR",
    "BKT_SIZE",
    "BKT_UPDATE_SEL_BMP",
    "BKUP_PORT_SEL",
    "BL",
    "BLK_BITMAP",
    "BLK_BITMAP_0",
    "BLK_BITMAP_1",
    "BLK_BITMAP_HI",
    "BLK_BITMAP_LO",
    "BLOCK01",
    "BLOCK23",
    "BLOCKCOUNT",
    "BLOCKED_PORTS_FP_DISABLE",
    "BLOCK_COUNT",
    "BLOCK_MASK",
    "BLOCK_MASK_0",
    "BLOCK_MASK_1",
    "BLOCK_MASK_A",
    "BLOCK_MASK_A_HI",
    "BLOCK_MASK_A_LO",
    "BLOCK_MASK_B",
    "BLOCK_MASK_B_HI",
    "BLOCK_MASK_B_LO",
    "BLOCK_MASK_HI",
    "BLOCK_MASK_LO",
    "BLOCK_MOP_ALSO",
    "BMAP",
    "BOND_FEATURE_EN",
    "BOND_MAX_QUEUES",
    "BOND_THROUGHPUT",
    "BOND_TS_HIERARCHY",
    "BOUNDARY_MPLS_BITS",
    "BPDU",
    "BPDU_HI",
    "BPDU_INVALID_VLAN_DROP",
    "BPDU_LO",
    "BPROFILE_MEM_TM",
    "BP_NO_BOFF",
    "BP_TREX2_DEBUG_ENABLE",
    "BRICK0_COLLISION_ERROR",
    "BRICK0_COLLISION_ERROR_DISINT",
    "BRICK0_EJECT_OVERFLOW_ERROR",
    "BRICK0_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK0_EJECT_THRESH_ERROR",
    "BRICK0_EJECT_THRESH_ERROR_DISINT",
    "BRICK0_PARITY_ERROR",
    "BRICK0_PARITY_ERROR_ADDRESS",
    "BRICK0_PARITY_ERROR_DISINT",
    "BRICK10_COLLISION_ERROR",
    "BRICK10_COLLISION_ERROR_DISINT",
    "BRICK10_EJECT_OVERFLOW_ERROR",
    "BRICK10_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK10_EJECT_THRESH_ERROR",
    "BRICK10_EJECT_THRESH_ERROR_DISINT",
    "BRICK10_PARITY_ERROR",
    "BRICK10_PARITY_ERROR_ADDRESS",
    "BRICK10_PARITY_ERROR_DISINT",
    "BRICK11_COLLISION_ERROR",
    "BRICK11_COLLISION_ERROR_DISINT",
    "BRICK11_EJECT_OVERFLOW_ERROR",
    "BRICK11_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK11_EJECT_THRESH_ERROR",
    "BRICK11_EJECT_THRESH_ERROR_DISINT",
    "BRICK11_PARITY_ERROR",
    "BRICK11_PARITY_ERROR_ADDRESS",
    "BRICK11_PARITY_ERROR_DISINT",
    "BRICK12_COLLISION_ERROR",
    "BRICK12_COLLISION_ERROR_DISINT",
    "BRICK12_EJECT_OVERFLOW_ERROR",
    "BRICK12_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK12_EJECT_THRESH_ERROR",
    "BRICK12_EJECT_THRESH_ERROR_DISINT",
    "BRICK12_PARITY_ERROR",
    "BRICK12_PARITY_ERROR_ADDRESS",
    "BRICK12_PARITY_ERROR_DISINT",
    "BRICK13_COLLISION_ERROR",
    "BRICK13_COLLISION_ERROR_DISINT",
    "BRICK13_EJECT_OVERFLOW_ERROR",
    "BRICK13_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK13_EJECT_THRESH_ERROR",
    "BRICK13_EJECT_THRESH_ERROR_DISINT",
    "BRICK13_PARITY_ERROR",
    "BRICK13_PARITY_ERROR_ADDRESS",
    "BRICK13_PARITY_ERROR_DISINT",
    "BRICK14_COLLISION_ERROR",
    "BRICK14_COLLISION_ERROR_DISINT",
    "BRICK14_EJECT_OVERFLOW_ERROR",
    "BRICK14_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK14_EJECT_THRESH_ERROR",
    "BRICK14_EJECT_THRESH_ERROR_DISINT",
    "BRICK14_PARITY_ERROR",
    "BRICK14_PARITY_ERROR_ADDRESS",
    "BRICK14_PARITY_ERROR_DISINT",
    "BRICK15_COLLISION_ERROR",
    "BRICK15_COLLISION_ERROR_DISINT",
    "BRICK15_EJECT_OVERFLOW_ERROR",
    "BRICK15_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK15_EJECT_THRESH_ERROR",
    "BRICK15_EJECT_THRESH_ERROR_DISINT",
    "BRICK15_PARITY_ERROR",
    "BRICK15_PARITY_ERROR_ADDRESS",
    "BRICK15_PARITY_ERROR_DISINT",
    "BRICK16_COLLISION_ERROR",
    "BRICK16_COLLISION_ERROR_DISINT",
    "BRICK16_EJECT_OVERFLOW_ERROR",
    "BRICK16_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK16_EJECT_THRESH_ERROR",
    "BRICK16_EJECT_THRESH_ERROR_DISINT",
    "BRICK16_PARITY_ERROR",
    "BRICK16_PARITY_ERROR_ADDRESS",
    "BRICK16_PARITY_ERROR_DISINT",
    "BRICK17_COLLISION_ERROR",
    "BRICK17_COLLISION_ERROR_DISINT",
    "BRICK17_EJECT_OVERFLOW_ERROR",
    "BRICK17_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK17_EJECT_THRESH_ERROR",
    "BRICK17_EJECT_THRESH_ERROR_DISINT",
    "BRICK17_PARITY_ERROR",
    "BRICK17_PARITY_ERROR_ADDRESS",
    "BRICK17_PARITY_ERROR_DISINT",
    "BRICK18_COLLISION_ERROR",
    "BRICK18_COLLISION_ERROR_DISINT",
    "BRICK18_EJECT_OVERFLOW_ERROR",
    "BRICK18_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK18_EJECT_THRESH_ERROR",
    "BRICK18_EJECT_THRESH_ERROR_DISINT",
    "BRICK18_PARITY_ERROR",
    "BRICK18_PARITY_ERROR_ADDRESS",
    "BRICK18_PARITY_ERROR_DISINT",
    "BRICK19_COLLISION_ERROR",
    "BRICK19_COLLISION_ERROR_DISINT",
    "BRICK19_EJECT_OVERFLOW_ERROR",
    "BRICK19_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK19_EJECT_THRESH_ERROR",
    "BRICK19_EJECT_THRESH_ERROR_DISINT",
    "BRICK19_PARITY_ERROR",
    "BRICK19_PARITY_ERROR_ADDRESS",
    "BRICK19_PARITY_ERROR_DISINT",
    "BRICK1_COLLISION_ERROR",
    "BRICK1_COLLISION_ERROR_DISINT",
    "BRICK1_EJECT_OVERFLOW_ERROR",
    "BRICK1_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK1_EJECT_THRESH_ERROR",
    "BRICK1_EJECT_THRESH_ERROR_DISINT",
    "BRICK1_PARITY_ERROR",
    "BRICK1_PARITY_ERROR_ADDRESS",
    "BRICK1_PARITY_ERROR_DISINT",
    "BRICK20_COLLISION_ERROR",
    "BRICK20_COLLISION_ERROR_DISINT",
    "BRICK20_EJECT_OVERFLOW_ERROR",
    "BRICK20_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK20_EJECT_THRESH_ERROR",
    "BRICK20_EJECT_THRESH_ERROR_DISINT",
    "BRICK20_PARITY_ERROR",
    "BRICK20_PARITY_ERROR_ADDRESS",
    "BRICK20_PARITY_ERROR_DISINT",
    "BRICK21_COLLISION_ERROR",
    "BRICK21_COLLISION_ERROR_DISINT",
    "BRICK21_EJECT_OVERFLOW_ERROR",
    "BRICK21_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK21_EJECT_THRESH_ERROR",
    "BRICK21_EJECT_THRESH_ERROR_DISINT",
    "BRICK21_PARITY_ERROR",
    "BRICK21_PARITY_ERROR_ADDRESS",
    "BRICK21_PARITY_ERROR_DISINT",
    "BRICK22_COLLISION_ERROR",
    "BRICK22_COLLISION_ERROR_DISINT",
    "BRICK22_EJECT_OVERFLOW_ERROR",
    "BRICK22_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK22_EJECT_THRESH_ERROR",
    "BRICK22_EJECT_THRESH_ERROR_DISINT",
    "BRICK22_PARITY_ERROR",
    "BRICK22_PARITY_ERROR_ADDRESS",
    "BRICK22_PARITY_ERROR_DISINT",
    "BRICK23_COLLISION_ERROR",
    "BRICK23_COLLISION_ERROR_DISINT",
    "BRICK23_EJECT_OVERFLOW_ERROR",
    "BRICK23_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK23_EJECT_THRESH_ERROR",
    "BRICK23_EJECT_THRESH_ERROR_DISINT",
    "BRICK23_PARITY_ERROR",
    "BRICK23_PARITY_ERROR_ADDRESS",
    "BRICK23_PARITY_ERROR_DISINT",
    "BRICK24_COLLISION_ERROR",
    "BRICK24_COLLISION_ERROR_DISINT",
    "BRICK24_EJECT_OVERFLOW_ERROR",
    "BRICK24_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK24_EJECT_THRESH_ERROR",
    "BRICK24_EJECT_THRESH_ERROR_DISINT",
    "BRICK24_PARITY_ERROR",
    "BRICK24_PARITY_ERROR_ADDRESS",
    "BRICK24_PARITY_ERROR_DISINT",
    "BRICK25_COLLISION_ERROR",
    "BRICK25_COLLISION_ERROR_DISINT",
    "BRICK25_EJECT_OVERFLOW_ERROR",
    "BRICK25_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK25_EJECT_THRESH_ERROR",
    "BRICK25_EJECT_THRESH_ERROR_DISINT",
    "BRICK25_PARITY_ERROR",
    "BRICK25_PARITY_ERROR_ADDRESS",
    "BRICK25_PARITY_ERROR_DISINT",
    "BRICK26_COLLISION_ERROR",
    "BRICK26_COLLISION_ERROR_DISINT",
    "BRICK26_EJECT_OVERFLOW_ERROR",
    "BRICK26_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK26_EJECT_THRESH_ERROR",
    "BRICK26_EJECT_THRESH_ERROR_DISINT",
    "BRICK26_PARITY_ERROR",
    "BRICK26_PARITY_ERROR_ADDRESS",
    "BRICK26_PARITY_ERROR_DISINT",
    "BRICK27_COLLISION_ERROR",
    "BRICK27_COLLISION_ERROR_DISINT",
    "BRICK27_EJECT_OVERFLOW_ERROR",
    "BRICK27_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK27_EJECT_THRESH_ERROR",
    "BRICK27_EJECT_THRESH_ERROR_DISINT",
    "BRICK27_PARITY_ERROR",
    "BRICK27_PARITY_ERROR_ADDRESS",
    "BRICK27_PARITY_ERROR_DISINT",
    "BRICK28_COLLISION_ERROR",
    "BRICK28_COLLISION_ERROR_DISINT",
    "BRICK28_EJECT_OVERFLOW_ERROR",
    "BRICK28_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK28_EJECT_THRESH_ERROR",
    "BRICK28_EJECT_THRESH_ERROR_DISINT",
    "BRICK28_PARITY_ERROR",
    "BRICK28_PARITY_ERROR_ADDRESS",
    "BRICK28_PARITY_ERROR_DISINT",
    "BRICK29_COLLISION_ERROR",
    "BRICK29_COLLISION_ERROR_DISINT",
    "BRICK29_EJECT_OVERFLOW_ERROR",
    "BRICK29_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK29_EJECT_THRESH_ERROR",
    "BRICK29_EJECT_THRESH_ERROR_DISINT",
    "BRICK29_PARITY_ERROR",
    "BRICK29_PARITY_ERROR_ADDRESS",
    "BRICK29_PARITY_ERROR_DISINT",
    "BRICK2_COLLISION_ERROR",
    "BRICK2_COLLISION_ERROR_DISINT",
    "BRICK2_EJECT_OVERFLOW_ERROR",
    "BRICK2_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK2_EJECT_THRESH_ERROR",
    "BRICK2_EJECT_THRESH_ERROR_DISINT",
    "BRICK2_PARITY_ERROR",
    "BRICK2_PARITY_ERROR_ADDRESS",
    "BRICK2_PARITY_ERROR_DISINT",
    "BRICK30_COLLISION_ERROR",
    "BRICK30_COLLISION_ERROR_DISINT",
    "BRICK30_EJECT_OVERFLOW_ERROR",
    "BRICK30_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK30_EJECT_THRESH_ERROR",
    "BRICK30_EJECT_THRESH_ERROR_DISINT",
    "BRICK30_PARITY_ERROR",
    "BRICK30_PARITY_ERROR_ADDRESS",
    "BRICK30_PARITY_ERROR_DISINT",
    "BRICK31_COLLISION_ERROR",
    "BRICK31_COLLISION_ERROR_DISINT",
    "BRICK31_EJECT_OVERFLOW_ERROR",
    "BRICK31_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK31_EJECT_THRESH_ERROR",
    "BRICK31_EJECT_THRESH_ERROR_DISINT",
    "BRICK31_PARITY_ERROR",
    "BRICK31_PARITY_ERROR_ADDRESS",
    "BRICK31_PARITY_ERROR_DISINT",
    "BRICK3_COLLISION_ERROR",
    "BRICK3_COLLISION_ERROR_DISINT",
    "BRICK3_EJECT_OVERFLOW_ERROR",
    "BRICK3_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK3_EJECT_THRESH_ERROR",
    "BRICK3_EJECT_THRESH_ERROR_DISINT",
    "BRICK3_PARITY_ERROR",
    "BRICK3_PARITY_ERROR_ADDRESS",
    "BRICK3_PARITY_ERROR_DISINT",
    "BRICK4_COLLISION_ERROR",
    "BRICK4_COLLISION_ERROR_DISINT",
    "BRICK4_EJECT_OVERFLOW_ERROR",
    "BRICK4_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK4_EJECT_THRESH_ERROR",
    "BRICK4_EJECT_THRESH_ERROR_DISINT",
    "BRICK4_PARITY_ERROR",
    "BRICK4_PARITY_ERROR_ADDRESS",
    "BRICK4_PARITY_ERROR_DISINT",
    "BRICK5_COLLISION_ERROR",
    "BRICK5_COLLISION_ERROR_DISINT",
    "BRICK5_EJECT_OVERFLOW_ERROR",
    "BRICK5_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK5_EJECT_THRESH_ERROR",
    "BRICK5_EJECT_THRESH_ERROR_DISINT",
    "BRICK5_PARITY_ERROR",
    "BRICK5_PARITY_ERROR_ADDRESS",
    "BRICK5_PARITY_ERROR_DISINT",
    "BRICK6_COLLISION_ERROR",
    "BRICK6_COLLISION_ERROR_DISINT",
    "BRICK6_EJECT_OVERFLOW_ERROR",
    "BRICK6_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK6_EJECT_THRESH_ERROR",
    "BRICK6_EJECT_THRESH_ERROR_DISINT",
    "BRICK6_PARITY_ERROR",
    "BRICK6_PARITY_ERROR_ADDRESS",
    "BRICK6_PARITY_ERROR_DISINT",
    "BRICK7_COLLISION_ERROR",
    "BRICK7_COLLISION_ERROR_DISINT",
    "BRICK7_EJECT_OVERFLOW_ERROR",
    "BRICK7_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK7_EJECT_THRESH_ERROR",
    "BRICK7_EJECT_THRESH_ERROR_DISINT",
    "BRICK7_PARITY_ERROR",
    "BRICK7_PARITY_ERROR_ADDRESS",
    "BRICK7_PARITY_ERROR_DISINT",
    "BRICK8_COLLISION_ERROR",
    "BRICK8_COLLISION_ERROR_DISINT",
    "BRICK8_EJECT_OVERFLOW_ERROR",
    "BRICK8_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK8_EJECT_THRESH_ERROR",
    "BRICK8_EJECT_THRESH_ERROR_DISINT",
    "BRICK8_PARITY_ERROR",
    "BRICK8_PARITY_ERROR_ADDRESS",
    "BRICK8_PARITY_ERROR_DISINT",
    "BRICK9_COLLISION_ERROR",
    "BRICK9_COLLISION_ERROR_DISINT",
    "BRICK9_EJECT_OVERFLOW_ERROR",
    "BRICK9_EJECT_OVERFLOW_ERROR_DISINT",
    "BRICK9_EJECT_THRESH_ERROR",
    "BRICK9_EJECT_THRESH_ERROR_DISINT",
    "BRICK9_PARITY_ERROR",
    "BRICK9_PARITY_ERROR_ADDRESS",
    "BRICK9_PARITY_ERROR_DISINT",
    "BRICK_0_ENABLE_PARITY",
    "BRICK_0_FORCE_PARITY_ERROR",
    "BRICK_10_ENABLE_PARITY",
    "BRICK_10_FORCE_PARITY_ERROR",
    "BRICK_11_ENABLE_PARITY",
    "BRICK_11_FORCE_PARITY_ERROR",
    "BRICK_12_ENABLE_PARITY",
    "BRICK_12_FORCE_PARITY_ERROR",
    "BRICK_13_ENABLE_PARITY",
    "BRICK_13_FORCE_PARITY_ERROR",
    "BRICK_14_ENABLE_PARITY",
    "BRICK_14_FORCE_PARITY_ERROR",
    "BRICK_15_ENABLE_PARITY",
    "BRICK_15_FORCE_PARITY_ERROR",
    "BRICK_16_ENABLE_PARITY",
    "BRICK_16_FORCE_PARITY_ERROR",
    "BRICK_17_ENABLE_PARITY",
    "BRICK_17_FORCE_PARITY_ERROR",
    "BRICK_18_ENABLE_PARITY",
    "BRICK_18_FORCE_PARITY_ERROR",
    "BRICK_19_ENABLE_PARITY",
    "BRICK_19_FORCE_PARITY_ERROR",
    "BRICK_1_ENABLE_PARITY",
    "BRICK_1_FORCE_PARITY_ERROR",
    "BRICK_20_ENABLE_PARITY",
    "BRICK_20_FORCE_PARITY_ERROR",
    "BRICK_21_ENABLE_PARITY",
    "BRICK_21_FORCE_PARITY_ERROR",
    "BRICK_22_ENABLE_PARITY",
    "BRICK_22_FORCE_PARITY_ERROR",
    "BRICK_23_ENABLE_PARITY",
    "BRICK_23_FORCE_PARITY_ERROR",
    "BRICK_24_ENABLE_PARITY",
    "BRICK_24_FORCE_PARITY_ERROR",
    "BRICK_25_ENABLE_PARITY",
    "BRICK_25_FORCE_PARITY_ERROR",
    "BRICK_26_ENABLE_PARITY",
    "BRICK_26_FORCE_PARITY_ERROR",
    "BRICK_27_ENABLE_PARITY",
    "BRICK_27_FORCE_PARITY_ERROR",
    "BRICK_28_ENABLE_PARITY",
    "BRICK_28_FORCE_PARITY_ERROR",
    "BRICK_29_ENABLE_PARITY",
    "BRICK_29_FORCE_PARITY_ERROR",
    "BRICK_2_ENABLE_PARITY",
    "BRICK_2_FORCE_PARITY_ERROR",
    "BRICK_30_ENABLE_PARITY",
    "BRICK_30_FORCE_PARITY_ERROR",
    "BRICK_31_ENABLE_PARITY",
    "BRICK_31_FORCE_PARITY_ERROR",
    "BRICK_3_ENABLE_PARITY",
    "BRICK_3_FORCE_PARITY_ERROR",
    "BRICK_4_ENABLE_PARITY",
    "BRICK_4_FORCE_PARITY_ERROR",
    "BRICK_5_ENABLE_PARITY",
    "BRICK_5_FORCE_PARITY_ERROR",
    "BRICK_6_ENABLE_PARITY",
    "BRICK_6_FORCE_PARITY_ERROR",
    "BRICK_7_ENABLE_PARITY",
    "BRICK_7_FORCE_PARITY_ERROR",
    "BRICK_8_ENABLE_PARITY",
    "BRICK_8_FORCE_PARITY_ERROR",
    "BRICK_9_ENABLE_PARITY",
    "BRICK_9_FORCE_PARITY_ERROR",
    "BRKLINK",
    "BROADSYNC_INTERRUPT",
    "BSAFE_OP_DONE",
    "BSE_CMDMEM_DONE",
    "BSIZE",
    "BSNVAL",
    "BSSID",
    "BT",
    "BUBBLE_CNTL",
    "BUCKET",
    "BUCKETAGE",
    "BUCKETCOUNT",
    "BUCKETSIZE",
    "BUCKET_BITMAP",
    "BUCKET_COUNT",
    "BUCKET_IDX",
    "BUCKET_IDX_0",
    "BUCKET_IDX_1",
    "BUCKET_INDEX",
    "BUCKET_MAX",
    "BUCKET_MIN_HIGH",
    "BUCKET_MIN_LOW",
    "BUCKET_TABLE_PTR",
    "BUCKET_TYPE",
    "BUFFAGE_CORRECTED_ERROR",
    "BUFFAGE_CORRECTED_ERROR_DISINT",
    "BUFFAGE_ENABLE_ECC",
    "BUFFAGE_FORCE_UNCORRECTABLE_ERROR",
    "BUFFAGE_MEM_TM",
    "BUFFAGE_UNCORRECTED_ERROR",
    "BUFFAGE_UNCORRECTED_ERROR_DISINT",
    "BUFFER",
    "BUFFERLIST_000_CORRECTED_ERROR",
    "BUFFERLIST_000_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_000_UNCORRECTED_ERROR",
    "BUFFERLIST_000_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_001_CORRECTED_ERROR",
    "BUFFERLIST_001_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_001_UNCORRECTED_ERROR",
    "BUFFERLIST_001_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_010_CORRECTED_ERROR",
    "BUFFERLIST_010_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_010_UNCORRECTED_ERROR",
    "BUFFERLIST_010_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_011_CORRECTED_ERROR",
    "BUFFERLIST_011_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_011_UNCORRECTED_ERROR",
    "BUFFERLIST_011_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_100_CORRECTED_ERROR",
    "BUFFERLIST_100_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_100_UNCORRECTED_ERROR",
    "BUFFERLIST_100_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_101_CORRECTED_ERROR",
    "BUFFERLIST_101_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_101_UNCORRECTED_ERROR",
    "BUFFERLIST_101_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_110_CORRECTED_ERROR",
    "BUFFERLIST_110_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_110_UNCORRECTED_ERROR",
    "BUFFERLIST_110_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_111_CORRECTED_ERROR",
    "BUFFERLIST_111_CORRECTED_ERROR_DISINT",
    "BUFFERLIST_111_UNCORRECTED_ERROR",
    "BUFFERLIST_111_UNCORRECTED_ERROR_DISINT",
    "BUFFERLIST_ENABLE_ECC",
    "BUFFERLIST_FORCE_UNCORRECTABLE_ERROR",
    "BUFFER_AGE",
    "BUFFER_LIST_MEM_TM",
    "BUFFER_MEM_CORRECTED_ERROR",
    "BUFFER_MEM_ECC_ERROR_ADDRESS",
    "BUFFER_MEM_ENABLE_ECC",
    "BUFFER_MEM_FORCE_UNCORRECTABLE_ERROR",
    "BUFFER_MEM_UNCORRECTED_ERROR",
    "BUFFER_OFFSET",
    "BUFFER_SIZE",
    "BUFFS_TEMPLATE",
    "BUFF_LINES",
    "BUFF_RLS_CNT",
    "BUFF_SIZE",
    "BUFF_TEMPLATE",
    "BURST_SIZE_BYTES",
    "BURST_SIZE_ESET",
    "BURST_SIZE_NODE",
    "BURST_STAT_SEL",
    "BUS",
    "BUS0_1_SEL",
    "BUS2_SEL",
    "BUSY",
    "BUS_EN",
    "BVID",
    "BW",
    "BW_TIMER_VALUE",
    "BYPASS",
    "BYPASSMMU",
    "BYPASS_AUTOLOAD",
    "BYPASS_LEVEL",
    "BYPASS_RESET_FILTER",
    "BYPASS_SDMOD",
    "BYPASS_VAL",
    "BYP_BIASGEN",
    "BYTELANE0",
    "BYTELANE1",
    "BYTELANE2",
    "BYTELANE3",
    "BYTES",
    "BYTE_AMOUNT",
    "BYTE_COUNT",
    "BYTE_COUNT0",
    "BYTE_COUNT1",
    "BYTE_COUNT2",
    "BYTE_COUNT3",
    "BYTE_COUNT4",
    "BYTE_COUNT5",
    "BYTE_COUNT6",
    "BYTE_COUNT7",
    "BYTE_COUNTER",
    "BYTE_COUNTER_HI",
    "BYTE_COUNTER_LO",
    "BYTE_DROP_COUNT",
    "BYTE_MODE",
    "BYTE_THRESHOLD",
    "BYTE_VALUE",
    "BYT_CNT_WRAP",
    "C45_SEL",
    "CABEB_EN",
    "CALENDAR_ACTIVE_ID",
    "CALENDAR_ENABLE",
    "CALENDAR_GT2_PER_TS_ERROR",
    "CALENDAR_GT2_PER_TS_ERROR_DISINT",
    "CALENDAR_GT2_PER_TS_HALT_EN",
    "CALENDAR_PROFILE",
    "CALENDAR_QUEUE0",
    "CALENDAR_QUEUE1",
    "CALENDAR_SOT_BEFORE_TX_ERROR",
    "CALENDAR_SOT_BEFORE_TX_ERROR_DISINT",
    "CALENDAR_SOT_BEFORE_TX_HALT_EN",
    "CALENDAR_TYPE_DECODE",
    "CAL_ACK",
    "CAL_AGER0_OVERRIDE",
    "CAL_AGER1_OVERRIDE",
    "CAL_EPOCH_MID_CYCLE",
    "CAL_EPOCH_MID_CYCLE_DISINT",
    "CAL_EPOCH_MID_CYCLE_HALT_EN",
    "CAL_QPP_BW_ERROR",
    "CAL_QPP_BW_ERROR_DISINT",
    "CAL_QPP_BW_ERROR_HALT_EN",
    "CAL_REQ",
    "CAL_SIZE",
    "CAM0_SAM",
    "CAM0_TM",
    "CAM1_SAM",
    "CAM1_TM",
    "CAM2_SAM",
    "CAM2_TM",
    "CAM3_SAM",
    "CAM3_TM",
    "CAM4_SAM",
    "CAM4_TM",
    "CAM5_SAM",
    "CAM5_TM",
    "CAM6_TM",
    "CAM7_TM",
    "CAMBIST_GO",
    "CAMMBIST_DONE",
    "CAM_0_ENABLE",
    "CAM_1_ENABLE",
    "CAM_2_ENABLE",
    "CAM_3_ENABLE",
    "CAM_4_ENABLE",
    "CAM_5_ENABLE",
    "CAM_6_ENABLE",
    "CAM_7_ENABLE",
    "CAM_BIST_DONE",
    "CAM_BIST_EN",
    "CAM_BIST_ENABLE_SLICE_0",
    "CAM_BIST_ENABLE_SLICE_0_LOWER",
    "CAM_BIST_ENABLE_SLICE_0_UPPER",
    "CAM_BIST_ENABLE_SLICE_1",
    "CAM_BIST_ENABLE_SLICE_1_LOWER",
    "CAM_BIST_ENABLE_SLICE_1_UPPER",
    "CAM_BIST_ENABLE_SLICE_2",
    "CAM_BIST_ENABLE_SLICE_2_LOWER",
    "CAM_BIST_ENABLE_SLICE_2_UPPER",
    "CAM_BIST_ENABLE_SLICE_3",
    "CAM_BIST_ENABLE_SLICE_3_LOWER",
    "CAM_BIST_ENABLE_SLICE_3_UPPER",
    "CAM_BIST_GO",
    "CAM_BIST_SKIP_COUNT",
    "CAM_BIST_STATUS",
    "CAM_BIST_STATUS_DATA_SEL_",
    "CAM_CONTROL_SLICE_0",
    "CAM_CONTROL_SLICE_1",
    "CAM_CONTROL_SLICE_2",
    "CAM_CONTROL_SLICE_3",
    "CAM_CTRL",
    "CAM_DEBUG_ENABLE_SLICE_0",
    "CAM_DEBUG_ENABLE_SLICE_0_LOWER",
    "CAM_DEBUG_ENABLE_SLICE_0_UPPER",
    "CAM_DEBUG_ENABLE_SLICE_1",
    "CAM_DEBUG_ENABLE_SLICE_1_LOWER",
    "CAM_DEBUG_ENABLE_SLICE_1_UPPER",
    "CAM_DEBUG_ENABLE_SLICE_2",
    "CAM_DEBUG_ENABLE_SLICE_2_LOWER",
    "CAM_DEBUG_ENABLE_SLICE_2_UPPER",
    "CAM_DEBUG_ENABLE_SLICE_3",
    "CAM_DEBUG_ENABLE_SLICE_3_LOWER",
    "CAM_DEBUG_ENABLE_SLICE_3_UPPER",
    "CAM_S10_STATUS",
    "CAM_S12_STATUS",
    "CAM_S14_STATUS",
    "CAM_S15_STATUS",
    "CAM_S2_STATUS",
    "CAM_S3_STATUS",
    "CAM_S5_STATUS",
    "CAM_S6_STATUS",
    "CAM_S8_STATUS",
    "CAM_SIZE",
    "CAPFORCESLOWDOWN",
    "CAPFORCESLOWDOWN_EN",
    "CAPRESTART",
    "CAPSELECTM_EN",
    "CAPSELECT_3_0",
    "CAPSELECT_4",
    "CAPTURED_DATA",
    "CAPTURE_DEQUEUE_REQUEST",
    "CAPTURE_SEL",
    "CAPTURE_TEST_FRAME_HEADER",
    "CAPT_DATA",
    "CAPWAP_BSSID_EN",
    "CAPWAP_DROP",
    "CAPWAP_IP_PAD_STRIP_EN",
    "CAPWAP_MTU_SEL",
    "CAP_AVERAGE",
    "CAP_RETRY_EN",
    "CBI_REQUEST",
    "CBLDROP",
    "CBLOCKS",
    "CBLOCKS_MOD_CORRECTED_ERROR",
    "CBLOCKS_MOD_CORRECTED_ERROR_DISINT",
    "CBLOCKS_MOD_ECC_ERROR_ADDRESS",
    "CBLOCKS_MOD_ENABLE_ECC",
    "CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERROR",
    "CBLOCKS_MOD_UNCORRECTED_ERROR",
    "CBLOCKS_MOD_UNCORRECTED_ERROR_DISINT",
    "CBLOCK_MOD_TM",
    "CBL_TM",
    "CBPCELLHDRPARITYERROR",
    "CBPCELLHDRPARITYERRORINTMASK",
    "CBPD0MBISTDONE",
    "CBPD0MBISTEN",
    "CBPD0MBISTGO",
    "CBPD1MBISTDONE",
    "CBPD1MBISTEN",
    "CBPD1MBISTGO",
    "CBPD2MBISTDONE",
    "CBPD2MBISTEN",
    "CBPD2MBISTGO",
    "CBPD3MBISTDONE",
    "CBPD3MBISTEN",
    "CBPD3MBISTGO",
    "CBPDATA",
    "CBPDATA0",
    "CBPDATA1",
    "CBPDATA2",
    "CBPDATA3",
    "CBPERRORPOINTER",
    "CBPFULLSTATUS",
    "CBPHEADER",
    "CBPHMBISTDONE",
    "CBPHMBISTEN",
    "CBPHMBISTGO",
    "CBPPKTHDRPARITYERROR",
    "CBPPKTHDRPARITYERRORINTMASK",
    "CBP_FULL",
    "CCM",
    "CCM_2",
    "CCM_3",
    "CCM_4",
    "CCM_5",
    "CCM_6",
    "CCM_7",
    "CCP",
    "CCP0_1B_ERR",
    "CCP1_1B_ERR",
    "CCPPARITYERROR",
    "CCPPARITYERRORINTMASK",
    "CCPPARITYERRORPTR",
    "CCPRANGE",
    "CCP_CORRECTED_ERROR",
    "CCP_CORRECTED_ERROR_DISINT",
    "CCP_DATA",
    "CCP_DONE",
    "CCP_EMPTY",
    "CCP_ENABLE_ECC",
    "CCP_FORCE_UNCORRECTABLE_ERROR",
    "CCP_FULL",
    "CCP_NOT_READY",
    "CCP_OVERFLOW",
    "CCP_PARITY",
    "CCP_PAR_ERR",
    "CCP_PAR_ERR_EN",
    "CCP_UNCORRECTED_ERROR",
    "CCP_UNCORRECTED_ERROR_DISINT",
    "CCR_M",
    "CCR_N",
    "CELLCOUNT",
    "CELLCRC",
    "CELLCRCCHECKEN",
    "CELLCRCERRCOUNT",
    "CELLCRCERROR",
    "CELLCRCERRORS",
    "CELLCRCERRPOINTER",
    "CELLDISCARDSTATUS",
    "CELLDISCARDSTATUS_HG0",
    "CELLDISCARDSTATUS_HG12",
    "CELLHOLSTATUS",
    "CELLIBPSTATUS",
    "CELLIBPSTATUS_HG0",
    "CELLIBPSTATUS_HG12",
    "CELLMAXLIMIT",
    "CELLMAXRESUMELIMIT",
    "CELLNOTIPERROR",
    "CELLNOTIPINTMASK",
    "CELLNOTIPSHUTDOWNEN",
    "CELLPOINTER",
    "CELLPTR",
    "CELLPTR_MISMATCH",
    "CELLREQUESTCOUNT",
    "CELLRESETLIMIT",
    "CELLSETLIMIT",
    "CELLSIZE",
    "CELL_CNT",
    "CELL_COUNT",
    "CELL_CRC_SUM",
    "CELL_DATA_CORRECTED_ERROR",
    "CELL_DATA_CORRECTED_ERROR_DISINT",
    "CELL_DATA_ENABLE_ECC",
    "CELL_DATA_ERROR_INTR",
    "CELL_DATA_FORCE_UNCORRECTABLE_ERROR",
    "CELL_DATA_UNCORRECTED_ERROR",
    "CELL_DATA_UNCORRECTED_ERROR_DISINT",
    "CELL_DISC_LIMIT",
    "CELL_EOP",
    "CELL_HDR",
    "CELL_HDR_CORRECTED_ERROR",
    "CELL_HDR_CORRECTED_ERROR_DISINT",
    "CELL_HDR_ENABLE_ECC",
    "CELL_HDR_FORCE_UNCORRECTABLE_ERROR",
    "CELL_HDR_UNCORRECTED_ERROR",
    "CELL_HDR_UNCORRECTED_ERROR_DISINT",
    "CELL_LENGTH",
    "CELL_PKT_LENGTH",
    "CELL_PORT_BITMAP",
    "CELL_PTR",
    "CELL_RESET_LIMIT",
    "CELL_SET_LIMIT",
    "CELL_SOP",
    "CFAP",
    "CFAPCCPMBISTDONE",
    "CFAPCCPMBISTEN",
    "CFAPCCPMBISTGO",
    "CFAPFAILERROR",
    "CFAPFAILINTMASK",
    "CFAPFAILSHUTDOWNEN",
    "CFAPFULLCLEARPOINT",
    "CFAPFULLRESETPOINT",
    "CFAPFULLSETPOINT",
    "CFAPINIT",
    "CFAPPARITYERROR",
    "CFAPPARITYERRORINTMASK",
    "CFAPPARITYERRORPTR",
    "CFAPPOOLSIZE",
    "CFAPREADPOINTER",
    "CFAP_1B_ERR",
    "CFAP_CORRECTED_ERROR",
    "CFAP_CORRECTED_ERROR_DISINT",
    "CFAP_DATA",
    "CFAP_ENABLE_ECC",
    "CFAP_FORCE_UNCORRECTABLE_ERROR",
    "CFAP_FULL",
    "CFAP_MEM_FAIL",
    "CFAP_MEM_FAIL_DISINT",
    "CFAP_MEM_FAIL_EN",
    "CFAP_PARITY",
    "CFAP_PAR_ERR",
    "CFAP_PAR_ERR_EN",
    "CFAP_UNCORRECTED_ERROR",
    "CFAP_UNCORRECTED_ERROR_DISINT",
    "CFG_PTABLE_TM",
    "CFG_SPP_IDLE_CTXTCLOSE",
    "CFG_SPP_IDLE_CUPD",
    "CFG_SPP_IDLE_DEQ",
    "CFI",
    "CFI0_CNG",
    "CFI1_CNG",
    "CFI_0_MAPPING",
    "CFI_1_MAPPING",
    "CFI_AS_CNG",
    "CFI_OR_L3DISABLE",
    "CH0_ABORT_DMA",
    "CH0_CHAIN_DONE",
    "CH0_COS_BMP",
    "CH0_COS_BMP_HI",
    "CH0_DESC_DONE",
    "CH0_DIRECTION",
    "CH0_DMA_ACTIVE",
    "CH0_DMA_EN",
    "CH0_DROP_RX_PKT_ON_CHAIN_END",
    "CH0_DROP_TX_PRTS_ZERO",
    "CH0_NO_MOD_PBMP",
    "CH0_SEL_INTR_ON_DESC_OR_PKT",
    "CH1_ABORT_DMA",
    "CH1_CHAIN_DONE",
    "CH1_COS_BMP",
    "CH1_COS_BMP_HI",
    "CH1_DESC_DONE",
    "CH1_DIRECTION",
    "CH1_DMA_ACTIVE",
    "CH1_DMA_EN",
    "CH1_DROP_RX_PKT_ON_CHAIN_END",
    "CH1_DROP_TX_PRTS_ZERO",
    "CH1_NO_MOD_PBMP",
    "CH1_SEL_INTR_ON_DESC_OR_PKT",
    "CH2_ABORT_DMA",
    "CH2_CHAIN_DONE",
    "CH2_COS_BMP",
    "CH2_COS_BMP_HI",
    "CH2_DESC_DONE",
    "CH2_DIRECTION",
    "CH2_DMA_ACTIVE",
    "CH2_DMA_EN",
    "CH2_DROP_RX_PKT_ON_CHAIN_END",
    "CH2_DROP_TX_PRTS_ZERO",
    "CH2_NO_MOD_PBMP",
    "CH2_SEL_INTR_ON_DESC_OR_PKT",
    "CH3_ABORT_DMA",
    "CH3_CHAIN_DONE",
    "CH3_COS_BMP",
    "CH3_COS_BMP_HI",
    "CH3_DESC_DONE",
    "CH3_DIRECTION",
    "CH3_DMA_ACTIVE",
    "CH3_DMA_EN",
    "CH3_DROP_RX_PKT_ON_CHAIN_END",
    "CH3_DROP_TX_PRTS_ZERO",
    "CH3_NO_MOD_PBMP",
    "CH3_SEL_INTR_ON_DESC_OR_PKT",
    "CHAIN",
    "CHAINTYPE",
    "CHAIN_INDEX",
    "CHAIN_VALID",
    "CHANGE_CNG",
    "CHANGE_CPU_COS",
    "CHANGE_DSCP",
    "CHANGE_DSCP_TOS",
    "CHANGE_ECN",
    "CHANGE_INT_PRI",
    "CHANGE_INT_PRIORITY",
    "CHANGE_PKT_PRI",
    "CHANGE_PKT_PRIORITY",
    "CHANGE_PRIORITY",
    "CHANGE_VLAN",
    "CHANNEL_BASE",
    "CHANNEL_DELAY_DDR333",
    "CHANNEL_DELAY_OTHERS",
    "CHANNEL_ENABLE_TYPE0",
    "CHANNEL_ENABLE_TYPE1",
    "CHANNEL_ENABLE_TYPE2",
    "CHANNEL_ENABLE_TYPE3",
    "CHANNEL_MASK_A",
    "CHANNEL_MASK_A0",
    "CHANNEL_MASK_A1",
    "CHANNEL_MASK_B",
    "CHANNEL_MASK_B0",
    "CHANNEL_MASK_B1",
    "CHANNEL_NUM_SEL",
    "CHANNEL_NUM_VALUE",
    "CHANNEL_OFFSET_0_31",
    "CHANNEL_OFFSET_32_63",
    "CHANNEL_OFFSET_64_95",
    "CHECKSUM_ERROR",
    "CHECK_DA",
    "CHERRORPOINTER",
    "CHILD_ALLOWANCE",
    "CHILD_ALLOWANCE0",
    "CHILD_ALLOWANCE1",
    "CHILD_ALLOWANCE2",
    "CHILD_ALLOWANCE3",
    "CHILD_ALLOWANCE4",
    "CHILD_ALLOWANCE5",
    "CHILD_ALLOWANCE6",
    "CHILD_ALLOWANCE7",
    "CHILD_CREDITOR_STATE",
    "CHILD_PRI",
    "CHILD_PRI0",
    "CHILD_PRI1",
    "CHILD_PRI2",
    "CHILD_PRI3",
    "CHILD_PRI4",
    "CHILD_PRI5",
    "CHILD_PRI6",
    "CHILD_PRI7",
    "CHILD_WEIGHT0",
    "CHILD_WEIGHT1",
    "CHILD_WEIGHT2",
    "CHILD_WEIGHT3",
    "CHILD_WEIGHT4",
    "CHILD_WEIGHT5",
    "CHILD_WEIGHT6",
    "CHILD_WEIGHT7",
    "CHIPID",
    "CHIP_CONFIG_BITS",
    "CHIP_FUNC_INTR_0",
    "CHIP_FUNC_INTR_1",
    "CHIP_FUNC_INTR_2",
    "CHIP_FUNC_INTR_3",
    "CHIP_FUNC_INTR_4",
    "CHIP_FUNC_INTR_5",
    "CHIP_FUNC_INTR_6",
    "CHIP_FUNC_INTR_7",
    "CHIP_ID",
    "CHN",
    "CHN0_INIT_DONE",
    "CHN1_INIT_DONE",
    "CHN2_INIT_DONE",
    "CHN3_INIT_DONE",
    "CHNRESET",
    "CHN_INIT",
    "CHN_INIT_DONE",
    "CHN_RESERVED",
    "CHN_RESET",
    "CHN_SHAPER_CORRECTED_ERROR",
    "CHN_SHAPER_CORRECTED_ERROR_DISINT",
    "CHN_SHAPER_ENABLE_ECC",
    "CHN_SHAPER_FORCE_UNCORRECTABLE_ERROR",
    "CHN_SHAPER_TM_ENABLE",
    "CHN_SHAPER_UNCORRECTED_ERROR",
    "CHN_SHAPER_UNCORRECTED_ERROR_DISINT",
    "CHN_WERR_CORRECTED_ERROR",
    "CHN_WERR_CORRECTED_ERROR_DISINT",
    "CHN_WERR_ENABLE_ECC",
    "CHN_WERR_FORCE_UNCORRECTABLE_ERROR",
    "CHN_WERR_TM_ENABLE",
    "CHN_WERR_UNCORRECTED_ERROR",
    "CHN_WERR_UNCORRECTED_ERROR_DISINT",
    "CH_EN_CNT_A",
    "CH_EN_CNT_B",
    "CH_MODE",
    "CIF",
    "CIF_LOST2_HITHR",
    "CIF_LOST2_HITHR0",
    "CIF_LOST2_HITHR1",
    "CIN_PIN_G_COLOR",
    "CIN_PIN_G_DEC_C",
    "CIN_PIN_G_DEC_P",
    "CIN_PIN_R_COLOR",
    "CIN_PIN_R_DEC_C",
    "CIN_PIN_R_DEC_P",
    "CIN_PIN_Y_COLOR",
    "CIN_PIN_Y_DEC_C",
    "CIN_PIN_Y_DEC_P",
    "CIN_POUT_G_COLOR",
    "CIN_POUT_G_DEC_C",
    "CIN_POUT_G_DEC_P",
    "CIN_POUT_R_COLOR",
    "CIN_POUT_R_DEC_C",
    "CIN_POUT_R_DEC_P",
    "CIN_POUT_Y_COLOR",
    "CIN_POUT_Y_DEC_C",
    "CIN_POUT_Y_DEC_P",
    "CISKEW_SEG_RAM_TM",
    "CI_BP_BURST_SIZE",
    "CI_BUFFER_OVERFLOW",
    "CI_BUFFER_OVERFLOW_DISINT",
    "CI_BUFFER_OVERFLOW_MASK",
    "CI_FIFO_OVERFLOW_STATUS",
    "CI_LOOKUP_0",
    "CI_LOOKUP_1",
    "CI_LOOKUP_10",
    "CI_LOOKUP_11",
    "CI_LOOKUP_12",
    "CI_LOOKUP_13",
    "CI_LOOKUP_14",
    "CI_LOOKUP_15",
    "CI_LOOKUP_16",
    "CI_LOOKUP_17",
    "CI_LOOKUP_18",
    "CI_LOOKUP_19",
    "CI_LOOKUP_2",
    "CI_LOOKUP_20",
    "CI_LOOKUP_21",
    "CI_LOOKUP_22",
    "CI_LOOKUP_23",
    "CI_LOOKUP_24",
    "CI_LOOKUP_25",
    "CI_LOOKUP_26",
    "CI_LOOKUP_27",
    "CI_LOOKUP_28",
    "CI_LOOKUP_29",
    "CI_LOOKUP_3",
    "CI_LOOKUP_30",
    "CI_LOOKUP_31",
    "CI_LOOKUP_32",
    "CI_LOOKUP_33",
    "CI_LOOKUP_34",
    "CI_LOOKUP_35",
    "CI_LOOKUP_36",
    "CI_LOOKUP_37",
    "CI_LOOKUP_38",
    "CI_LOOKUP_39",
    "CI_LOOKUP_4",
    "CI_LOOKUP_40",
    "CI_LOOKUP_5",
    "CI_LOOKUP_6",
    "CI_LOOKUP_7",
    "CI_LOOKUP_8",
    "CI_LOOKUP_9",
    "CI_PHY_CKE",
    "CI_PI_FIFO_OVERFLOW",
    "CI_PI_FIFO_OVERFLOW_DISINT",
    "CI_QS_CONGESTION_HALT_EN",
    "CI_WB_FILL_WATERMARKH",
    "CI_WB_FILL_WATERMARKH_CLR",
    "CKE_INIT_COUNT",
    "CL",
    "CLASS0_LIMIT",
    "CLASS1_LIMIT",
    "CLASS2_LIMIT",
    "CLASS3_LIMIT",
    "CLASSA_THD_SEL_6LSB",
    "CLASSB_THD_SEL_6LSB",
    "CLASSIFICATION_TAG",
    "CLASSIFICATION_TAG_HI",
    "CLASSIFICATION_TAG_UPPER",
    "CLASS_A",
    "CLASS_B",
    "CLASS_BASED_SM",
    "CLASS_BASED_SM_ENABLE",
    "CLASS_BASED_SM_PREVENTED_DROP",
    "CLASS_BASED_SM_PREVENTED_TOCPU",
    "CLASS_ID",
    "CLASS_ID0",
    "CLASS_ID1",
    "CLASS_ID_0",
    "CLASS_ID_1",
    "CLASS_ID_2",
    "CLASS_ID_3",
    "CLASS_TAG",
    "CLAUSE_22_REGADR",
    "CLAUSE_45_DTYPE",
    "CLAUSE_45_REGADR",
    "CLEAR_INCOMING_ECN",
    "CLEAR_LEARN_TRAP",
    "CLEAR_STATUS",
    "CLERRORPOINTER",
    "CLKB_PAD_NDRIVE",
    "CLKB_PAD_NSLEW",
    "CLKB_PAD_PDRIVE",
    "CLKB_PAD_PSLEW",
    "CLKSRCSEL",
    "CLKS_BETWEEN_PKTS",
    "CLK_CLASS_2",
    "CLK_DRV",
    "CLK_ENABLE",
    "CLK_GRAN",
    "CLK_OUT_EN",
    "CLK_PAD_NDRIVE",
    "CLK_PAD_NSLEW",
    "CLK_PAD_PDRIVE",
    "CLK_PAD_PSLEW",
    "CLOCKS",
    "CLOCKS_PER_EPOCH",
    "CLRCNT",
    "CLRDROPCTR",
    "CLR_CMIC_FIFO",
    "CLR_CNT",
    "CLR_STATUS",
    "CLR_STICKY",
    "CMD",
    "CMDERR",
    "CMDQ_EMPTY",
    "CMDQ_ENTRY0_CELLPTR",
    "CMDQ_ENTRY0_CMD",
    "CMDQ_ENTRY0_DSIBS",
    "CMDQ_ENTRY0_PID",
    "CMDQ_ENTRY1_CELLPTR",
    "CMDQ_ENTRY1_CMD",
    "CMDQ_ENTRY1_DSIBS",
    "CMDQ_ENTRY1_PID",
    "CMDQ_FULL",
    "CMDQ_POP_ERROR",
    "CMDQ_PUSH_ERROR",
    "CMDQ_READ_PTR",
    "CMDQ_WRITE_PTR",
    "CMDWORD_SHADOW_BSE_BITS",
    "CMDWORD_SHADOW_CSE_BITS",
    "CMDWORD_SHADOW_HSE_BITS",
    "CMD_DATA",
    "CMD_DIN",
    "CMD_DOUT",
    "CMD_IRDY",
    "CMD_ISYNC",
    "CMD_ORDY",
    "CMD_OSYNC",
    "CMD_REQ",
    "CMICMINTIMER",
    "CMICSLOTSEL",
    "CMICTXCOSMASK",
    "CMIC_BSAFE_CLKGEN_RST_L",
    "CMIC_BSAFE_RST_L",
    "CMIC_BUF_ENABLE",
    "CMIC_DDR0_RST_L",
    "CMIC_DDR1_RST_L",
    "CMIC_DIAG_MODE_ERROR",
    "CMIC_DIAG_MODE_ERROR_DISINT",
    "CMIC_DIAG_MODE_ERROR_MASK",
    "CMIC_EP_RST_L",
    "CMIC_ERRORS",
    "CMIC_ESM_RST_L",
    "CMIC_FP_RST_L",
    "CMIC_G2P50_RST_L",
    "CMIC_G2P51_RST_L",
    "CMIC_G2P52_RST_L",
    "CMIC_G2P53_RST_L",
    "CMIC_GP0_RST_L",
    "CMIC_GP1_RST_L",
    "CMIC_GP2_RST_L",
    "CMIC_GP_RST_L",
    "CMIC_GX12_RST_L",
    "CMIC_GX2_RST_L",
    "CMIC_GX4_RST_L",
    "CMIC_GX8_0_RST_L",
    "CMIC_GX8_1_RST_L",
    "CMIC_GX8_2_RST_L",
    "CMIC_GX8_SERDES_0_RST_L",
    "CMIC_GX8_SERDES_1_RST_L",
    "CMIC_GX8_SERDES_2_RST_L",
    "CMIC_GX9_RST_L",
    "CMIC_GXP_RST_L",
    "CMIC_HIG_HDR_UDF20_EN",
    "CMIC_HIG_HDR_UDF21_EN",
    "CMIC_HIG_HDR_UDF22_EN",
    "CMIC_IP_RST_L",
    "CMIC_LINK_STATUS_CHANGE_STICKY",
    "CMIC_MMU_RST_L",
    "CMIC_OTPC_RST_L",
    "CMIC_PVT_RST_L",
    "CMIC_QGPHY0_RST_L",
    "CMIC_QGPHY1_RST_L",
    "CMIC_QSGMII2X0_RST_L",
    "CMIC_QSGMII2X1_RST_L",
    "CMIC_REMOVE_HIGIG_HDR",
    "CMIC_SB0_DDR_RST_L",
    "CMIC_SB1_DDR_RST_L",
    "CMIC_SP_RST_L",
    "CMIC_TCAM_RST_L",
    "CMIC_TDM_CONTROL",
    "CMIC_XG0_PLL_RST_L",
    "CMIC_XG1_PLL_RST_L",
    "CMIC_XGP0_RST_L",
    "CMIC_XGP1_RST_L",
    "CMIC_XGP2_RST_L",
    "CMIC_XGP3_RST_L",
    "CMIC_XGPLL_LOCK",
    "CMIC_XGXS_RST_L",
    "CMIC_XG_PLL0_RST_L",
    "CMIC_XG_PLL1_RST_L",
    "CMIC_XG_PLL_LOCK",
    "CMIC_XG_PLL_RST_L",
    "CMIC_XP0_RST_L",
    "CMIC_XP1_RST_L",
    "CMIC_XP2_RST_L",
    "CMIC_XP3_RST_L",
    "CMIC_XP_RST_L",
    "CMIC_XQP0_RST_L",
    "CMIC_XQP1_RST_L",
    "CMIC_XQP2_RST_L",
    "CMIC_XQP3_RST_L",
    "CML",
    "CML_BMAC_MOVE",
    "CML_BMAC_NEW",
    "CML_FLAGS_MOVE",
    "CML_FLAGS_NEW",
    "CMPR",
    "CMP_EM_RDAT_FR",
    "CM_ECC_EN",
    "CM_FIFO_OVERFLOW",
    "CM_FIFO_OVERFLOW_DISINT",
    "CM_FIFO_OVERFLOW_MASK",
    "CM_FIFO_UNDERRUN",
    "CM_FIFO_UNDERRUN_DISINT",
    "CM_FIFO_UNDERRUN_MASK",
    "CM_RESET",
    "CM_STARTCNT",
    "CM_TM",
    "CN",
    "CNG",
    "CNG00TOCFI",
    "CNG01TOCFI",
    "CNG10TOCFI",
    "CNG11TOCFI",
    "CNGCELLSETLIMIT",
    "CNGDYNCELLLIMIT",
    "CNGPKTSETLIMIT",
    "CNGPKTSETLIMIT0",
    "CNGPKTSETLIMIT1",
    "CNGPORTPKTLIMIT0",
    "CNGPORTPKTLIMIT1",
    "CNGTOTALDYNCELLLIMIT",
    "CNG_DROP_EN",
    "CNP_ES_COUNT_WRAP",
    "CNP_EXT_SEARCH",
    "CNP_EXT_SEARCH_COUNT",
    "CNT",
    "CNTL_FRM_ENA",
    "CNTMAXSIZE",
    "CNTRID",
    "CNTWIDTH",
    "CNT_0",
    "CNT_1",
    "CODE",
    "COL_WIN",
    "COMBINE",
    "COMMAND",
    "COMMAND_DONE",
    "COMMAND_WORD",
    "COMPARE_VLAN",
    "COMPLETE",
    "CONCURRENT_AP_MODE",
    "COND",
    "CONFIG",
    "CONTEXT_BREAK_PLANE_A_CNT",
    "CONTEXT_BREAK_PLANE_B_CNT",
    "CONTEXT_CLOSE_GT2_PER_TS_ERROR",
    "CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINT",
    "CONTEXT_CLOSE_GT2_PER_TS_HALT_EN",
    "CONTEXT_CLOSE_NOT_OPEN_ERROR",
    "CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINT",
    "CONTEXT_CLOSE_NOT_OPEN_HALT_EN",
    "CONTEXT_CLOSE_SAW1_EXP0_ERROR",
    "CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINT",
    "CONTEXT_CLOSE_SAW1_EXP0_HALT_EN",
    "CONTEXT_CLOSE_SAW2_EXP1_ERROR",
    "CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINT",
    "CONTEXT_CLOSE_SAW2_EXP1_HALT_EN",
    "CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR",
    "CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINT",
    "CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_EN",
    "CONTEXT_TAG",
    "CONTROL_ERROR",
    "CONTROL_PKT_MIB_COUNTER_MEM0_TM",
    "CONTROL_PKT_MIB_COUNTER_MEM1_TM",
    "COPYCOUNT",
    "COPYCOUNTPOINTER",
    "COPYTO_CPU",
    "COPY_COUNT",
    "COPY_COUNT_0",
    "COPY_COUNT_1",
    "COPY_E2E_TO_CPU",
    "COPY_PSE_TO_CPU",
    "COPY_TO_CPU",
    "CORE_PLL_CMIC_LOCK",
    "COR_1B_ERR",
    "COS",
    "COS0",
    "COS0OR4_HOL_BITMAP",
    "COS0THDMODE",
    "COS0WEIGHT",
    "COS0_23_BMP",
    "COS0_7_BMP",
    "COS0_DROP_STATE",
    "COS0_ENDADDRESS",
    "COS0_HOL_BITMAP",
    "COS0_HOL_BITMAP_HI",
    "COS0_HOL_BITMAP_LO",
    "COS0_IS_SP",
    "COS1",
    "COS10",
    "COS11",
    "COS12",
    "COS13",
    "COS14",
    "COS15",
    "COS15_14_BMP",
    "COS1OR5_HOL_BITMAP",
    "COS1THDMODE",
    "COS1WEIGHT",
    "COS1_DROP_STATE",
    "COS1_ENDADDRESS",
    "COS1_HOL_BITMAP",
    "COS1_HOL_BITMAP_HI",
    "COS1_HOL_BITMAP_LO",
    "COS1_IS_SP",
    "COS2",
    "COS2OR6_HOL_BITMAP",
    "COS2THDMODE",
    "COS2WEIGHT",
    "COS2_DROP_STATE",
    "COS2_ENDADDRESS",
    "COS2_HOL_BITMAP",
    "COS2_HOL_BITMAP_HI",
    "COS2_HOL_BITMAP_LO",
    "COS2_IS_SP",
    "COS3",
    "COS3OR7_HOL_BITMAP",
    "COS3THDMODE",
    "COS3WEIGHT",
    "COS3_DROP_STATE",
    "COS3_ENDADDRESS",
    "COS3_HOL_BITMAP",
    "COS3_HOL_BITMAP_HI",
    "COS3_HOL_BITMAP_LO",
    "COS3_IS_SP",
    "COS4",
    "COS4THDMODE",
    "COS4WEIGHT",
    "COS4_DROP_STATE",
    "COS4_ENDADDRESS",
    "COS4_HOL_BITMAP",
    "COS4_HOL_BITMAP_HI",
    "COS4_HOL_BITMAP_LO",
    "COS4_IS_SP",
    "COS5",
    "COS5THDMODE",
    "COS5WEIGHT",
    "COS5_DROP_STATE",
    "COS5_ENDADDRESS",
    "COS5_HOL_BITMAP",
    "COS5_HOL_BITMAP_HI",
    "COS5_HOL_BITMAP_LO",
    "COS5_IS_SP",
    "COS6",
    "COS6THDMODE",
    "COS6WEIGHT",
    "COS6_DROP_STATE",
    "COS6_ENDADDRESS",
    "COS6_HOL_BITMAP",
    "COS6_HOL_BITMAP_HI",
    "COS6_HOL_BITMAP_LO",
    "COS6_IS_SP",
    "COS7",
    "COS7THDMODE",
    "COS7WEIGHT",
    "COS7_DROP_STATE",
    "COS7_ENDADDRESS",
    "COS7_HOL_BITMAP",
    "COS7_HOL_BITMAP_HI",
    "COS7_HOL_BITMAP_LO",
    "COS7_IS_SP",
    "COS8",
    "COS8_IS_SP",
    "COS9",
    "COS9_IS_SP",
    "COSARB",
    "COSCNT0",
    "COSCNT1",
    "COSCNT2",
    "COSCNT3",
    "COSCNT4",
    "COSCNT5",
    "COSCNT6",
    "COSCNT7",
    "COSLC_COUNT",
    "COSMASK",
    "COSMASKRXEN",
    "COSQUEUESTAT",
    "COSWEIGHTS",
    "COS_BIT_OFFSET",
    "COS_BYTE_OFFSET",
    "COS_DST",
    "COS_ENABLE",
    "COS_IS_SP",
    "COS_MAP_0",
    "COS_MAP_1",
    "COS_MAP_10",
    "COS_MAP_11",
    "COS_MAP_12",
    "COS_MAP_13",
    "COS_MAP_14",
    "COS_MAP_15",
    "COS_MAP_16",
    "COS_MAP_17",
    "COS_MAP_18",
    "COS_MAP_19",
    "COS_MAP_2",
    "COS_MAP_20",
    "COS_MAP_21",
    "COS_MAP_22",
    "COS_MAP_23",
    "COS_MAP_24",
    "COS_MAP_25",
    "COS_MAP_26",
    "COS_MAP_27",
    "COS_MAP_28",
    "COS_MAP_29",
    "COS_MAP_3",
    "COS_MAP_30",
    "COS_MAP_31",
    "COS_MAP_32",
    "COS_MAP_33",
    "COS_MAP_34",
    "COS_MAP_35",
    "COS_MAP_36",
    "COS_MAP_37",
    "COS_MAP_38",
    "COS_MAP_39",
    "COS_MAP_4",
    "COS_MAP_40",
    "COS_MAP_41",
    "COS_MAP_42",
    "COS_MAP_43",
    "COS_MAP_44",
    "COS_MAP_45",
    "COS_MAP_46",
    "COS_MAP_47",
    "COS_MAP_48",
    "COS_MAP_49",
    "COS_MAP_5",
    "COS_MAP_50",
    "COS_MAP_51",
    "COS_MAP_52",
    "COS_MAP_53",
    "COS_MAP_54",
    "COS_MAP_55",
    "COS_MAP_56",
    "COS_MAP_57",
    "COS_MAP_58",
    "COS_MAP_59",
    "COS_MAP_6",
    "COS_MAP_60",
    "COS_MAP_61",
    "COS_MAP_62",
    "COS_MAP_63",
    "COS_MAP_7",
    "COS_MAP_8",
    "COS_MAP_9",
    "COS_PRI",
    "COS_PROFILE",
    "COS_RX_EN",
    "COUNT",
    "COUNTA",
    "COUNTB",
    "COUNTER",
    "COUNTER0",
    "COUNTER1",
    "COUNTER2",
    "COUNTER3",
    "COUNTER_ENABLE",
    "COUNTER_IDX",
    "COUNTER_INDEX",
    "COUNTER_MODE",
    "COUNT_GTE_HITHR",
    "COUNT_HI_THR",
    "COUNT_LO_THR",
    "COUNT_MARGIN",
    "COUNT_VALUE",
    "COUT_PIN_G_COLOR",
    "COUT_PIN_G_DEC_C",
    "COUT_PIN_G_DEC_P",
    "COUT_PIN_R_COLOR",
    "COUT_PIN_R_DEC_C",
    "COUT_PIN_R_DEC_P",
    "COUT_PIN_Y_COLOR",
    "COUT_PIN_Y_DEC_C",
    "COUT_PIN_Y_DEC_P",
    "COUT_POUT_G_COLOR",
    "COUT_POUT_G_DEC_C",
    "COUT_POUT_G_DEC_P",
    "COUT_POUT_R_COLOR",
    "COUT_POUT_R_DEC_C",
    "COUT_POUT_R_DEC_P",
    "COUT_POUT_Y_COLOR",
    "COUT_POUT_Y_DEC_C",
    "COUT_POUT_Y_DEC_P",
    "CP",
    "CPBUSCHECKOFF",
    "CPBUS_PHASE",
    "CPORT_THRESHOLD",
    "CPU",
    "CPUPKTMETER_FASTCLK",
    "CPUREQ_IDLE",
    "CPUREQ_READY",
    "CPUREQ_READ_RETURN_QUEUE",
    "CPUREQ_STATE_0",
    "CPUREQ_STATE_1",
    "CPUREQ_STATE_2",
    "CPUREQ_STATE_3",
    "CPUREQ_WRITE_DATA_QUEUE",
    "CPUSLOTMINTIMER",
    "CPU_BIST_EN",
    "CPU_CELL_WAIT_COUNT",
    "CPU_COS",
    "CPU_COS_MAP_TCAM_TM",
    "CPU_DEFAULT_PRIORITY",
    "CPU_FPCOPY_PRIORITY",
    "CPU_ICMP_REDIRECT_PRIORITY",
    "CPU_LKUPFAIL_PRIORITY",
    "CPU_MAC_LIMIT_PRIORITY",
    "CPU_MEMBIST_EN",
    "CPU_MH_CONTROL_PRIORITY",
    "CPU_MIRROR_PRIORITY",
    "CPU_MTUFAIL_PRIORITY",
    "CPU_NOTIFIED",
    "CPU_NOTIFY",
    "CPU_OPCODE",
    "CPU_PORT_BLOCK_MASK",
    "CPU_PROTOCOL_PRIORITY",
    "CPU_PROTO_ARP_PRIORITY",
    "CPU_PROTO_BPDU_PRIORITY",
    "CPU_PROTO_DHCP_PRIORITY",
    "CPU_PROTO_EXCEPTIONS_PRIORITY",
    "CPU_PROTO_IGMP_PRIORITY",
    "CPU_PROTO_IPMC_RESERVED_PRIORITY",
    "CPU_PROTO_IP_OPTIONS_PRIORITY",
    "CPU_PROTO_MMRP_PRIORITY",
    "CPU_PROTO_SRP_PRIORITY",
    "CPU_PROTO_TS_PRIORITY",
    "CPU_QUEUE_ID",
    "CPU_SFLOW_PRIORITY",
    "CPU_STATS_PORT_NUM",
    "CPU_TC",
    "CPU_TC_ENABLE",
    "CPU_TS_POLICY_PAR_ERR",
    "CPU_URGENT",
    "CPU_VFPCOPY_PRIORITY",
    "CPU_WR_TO_ACTIVE_TDMCAL",
    "CPU_WR_TO_ACTIVE_TDMCAL_DISINT",
    "CP_END_END_FAILURE",
    "CP_START_AND_END_END_FAILURE",
    "CP_START_START_FAILURE",
    "CQ_ACK",
    "CQ_ERR",
    "CQ_REQ",
    "CRC",
    "CRCEN",
    "CRCERRORINTMASK",
    "CRCGENDIS",
    "CRCSKIPRXSOP",
    "CRCSKIPTXSOP",
    "CRC_EN",
    "CRC_ERROR",
    "CRC_ERROR_DISINT",
    "CRC_ERROR_MASK",
    "CRC_ERR_CNT_A",
    "CRC_ERR_CNT_A_DISINT",
    "CRC_ERR_CNT_B",
    "CRC_ERR_CNT_B_DISINT",
    "CRC_FWD",
    "CRC_MODE",
    "CRC_REGEN_MODE",
    "CREDIT",
    "CREDITOR_RATE_EXP",
    "CREDITOR_RATE_MANT",
    "CREDITOR_STATE",
    "CREDITOR_STATE0",
    "CREDITOR_STATE1",
    "CREDITOR_STATE2",
    "CREDITOR_STATE3",
    "CREDITOR_STATE_MAP",
    "CRRU_ARBSEL",
    "CSE_CMDMEM_DONE",
    "CSE_SEL_EM_LATENCY7",
    "CS_BOND_MAX_COUNTER",
    "CS_DEQUEUE_HIGH_QUEUE_ID",
    "CS_DEQUEUE_LOW_QUEUE_ID",
    "CS_DEQ_SEGMENT",
    "CS_IF0_FIFO_OVERFLOW",
    "CS_IF0_FIFO_OVERFLOW_DISINT",
    "CS_IF1_FIFO_OVERFLOW",
    "CS_IF1_FIFO_OVERFLOW_DISINT",
    "CS_TREX2_DEBUG_ENABLE",
    "CS_VECTOR_ON_GOOD_PACKET_ONLY",
    "CT0",
    "CT1",
    "CT2",
    "CT3",
    "CTAP_ADJ",
    "CTL_STATE_0",
    "CTL_STATE_1",
    "CTL_STATE_2",
    "CTL_STATE_3",
    "CTRL_0",
    "CTRL_1",
    "CTRL_2",
    "CTRL_3",
    "CTRL_4",
    "CTRL_PKTS_TO_CPU",
    "CTRREADCLEAREN",
    "CTR_ENABLE_PARITY",
    "CTR_ERR",
    "CTR_FORCE_PARITY_ERROR",
    "CTR_UNCORRECTED_ERROR",
    "CTR_UNCORRECTED_ERROR_DISINT",
    "CTS_IDLE",
    "CTS_READY",
    "CTS_READ_RETURN_QUEUE",
    "CTS_STATE_0",
    "CTS_STATE_1",
    "CTS_STATE_2",
    "CTS_STATE_3",
    "CTS_WRITE_DATA_QUEUE",
    "CTXT_HIT_ALLOW",
    "CTX_ACK",
    "CTX_REQ",
    "CT_SLICE0",
    "CT_SLICE1",
    "CT_SLICE2",
    "CT_SLICE3",
    "CT_SLICE4",
    "CT_SLICE5",
    "CT_SLICE6",
    "CT_SLICE7",
    "CUPD40",
    "CUPD_ACK",
    "CUPD_GT2_PER_TS_ERROR",
    "CUPD_GT2_PER_TS_ERROR_DISINT",
    "CUPD_GT2_PER_TS_HALT_EN",
    "CUPD_REQ",
    "CUPD_SAW0_ERROR",
    "CUPD_SAW0_ERROR_DISINT",
    "CUPD_SAW0_HALT_EN",
    "CUPD_SAW1_EXP0_ERROR",
    "CUPD_SAW1_EXP0_HALT_EN",
    "CUPD_SAW1_EXP2_ERROR",
    "CUPD_SAW1_EXP2_ERROR_DISINT",
    "CUPD_SAW1_EXP2_HALT_EN",
    "CUPD_SAW2_EXP1_ERROR",
    "CUPD_SAW2_EXP1_ERROR_DISINT",
    "CUPD_SAW2_EXP1_HALT_EN",
    "CUPD_SOT_BEFORE_TX_ERROR",
    "CUPD_SOT_BEFORE_TX_ERROR_DISINT",
    "CUPD_SOT_BEFORE_TX_HALT_EN",
    "CURPC",
    "CURRENT_CHILD",
    "CURRENT_CHILD_ODD",
    "CURRENT_CS",
    "CURRENT_CS_ODD",
    "CURRENT_ERROR_CCM_DEFECT",
    "CURRENT_PRI",
    "CURRENT_PRI_ODD",
    "CURRENT_RMEP_CCM_DEFECT",
    "CURRENT_RMEP_INTERFACE_STATUS_DEFECT",
    "CURRENT_RMEP_LAST_RDI",
    "CURRENT_RMEP_PORT_STATUS_DEFECT",
    "CURRENT_SOME_RDI_DEFECT",
    "CURRENT_SOME_RMEP_CCM_DEFECT",
    "CURRENT_XCON_CCM_DEFECT",
    "CURR_EPOCH_STATE",
    "CURR_FAILOVER",
    "CUR_ENTRY_ADR",
    "CU_BUF0_CORRECTED_ERROR",
    "CU_BUF0_ECC_ERROR_ADDRESS",
    "CU_BUF0_ENABLE_ECC",
    "CU_BUF0_FORCE_UNCORRECTABLE_ERROR",
    "CU_BUF0_UNCORRECTED_ERROR",
    "CU_BUF1_CORRECTED_ERROR",
    "CU_BUF1_ECC_ERROR_ADDRESS",
    "CU_BUF1_ENABLE_ECC",
    "CU_BUF1_FORCE_UNCORRECTABLE_ERROR",
    "CU_BUF1_UNCORRECTED_ERROR",
    "CU_BUF2_CORRECTED_ERROR",
    "CU_BUF2_ECC_ERROR_ADDRESS",
    "CU_BUF2_ENABLE_ECC",
    "CU_BUF2_FORCE_UNCORRECTABLE_ERROR",
    "CU_BUF2_UNCORRECTED_ERROR",
    "CU_BUF3_CORRECTED_ERROR",
    "CU_BUF3_ECC_ERROR_ADDRESS",
    "CU_BUF3_ENABLE_ECC",
    "CU_BUF3_FORCE_UNCORRECTABLE_ERROR",
    "CU_BUF3_UNCORRECTED_ERROR",
    "CVID",
    "CVLAN_CFI_AS_CNG",
    "CWORD",
    "CW_CHECK_CTRL",
    "CW_INSERT_FLAG",
    "CW_PRESENT",
    "CZ",
    "DA",
    "DAT",
    "DATA",
    "DATA0",
    "DATA1",
    "DATA10",
    "DATA11",
    "DATA12",
    "DATA13",
    "DATA14",
    "DATA15",
    "DATA16",
    "DATA2",
    "DATA3",
    "DATA4",
    "DATA5",
    "DATA6",
    "DATA7",
    "DATA8",
    "DATA9",
    "DATAOFFSET1",
    "DATAOFFSET2",
    "DATAOFFSET3",
    "DATAOFFSET4",
    "DATAOFFSET5",
    "DATAOFFSET6",
    "DATAOFFSET7",
    "DATAOFFSET8",
    "DATASIZE",
    "DATAWIDTH",
    "DATA_AGR",
    "DATA_BYTES_0_3",
    "DATA_BYTES_12_15",
    "DATA_BYTES_4_7",
    "DATA_BYTES_8_11",
    "DATA_CLASS_2",
    "DATA_FIELDS",
    "DATA_INFO",
    "DATA_KEY",
    "DATA_LEN",
    "DATA_MASK",
    "DATA_PAD_DRIVE",
    "DATA_PAD_SLEW",
    "DATA_WIDTH",
    "DA_15_3",
    "DA_47_16",
    "DA_HI",
    "DA_LO",
    "DBAGEEVENT_CORRECTED_ERROR",
    "DBAGEEVENT_CORRECTED_ERROR_DISINT",
    "DBAGEEVENT_ECC_ERROR_ADDRESS",
    "DBAGEEVENT_ENABLE_ECC",
    "DBAGEEVENT_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEEVENT_TMA",
    "DBAGEEVENT_TMB",
    "DBAGEEVENT_UNCORRECTED_ERROR",
    "DBAGEEVENT_UNCORRECTED_ERROR_DISINT",
    "DBAGEFLAGS_CORRECTED_ERROR",
    "DBAGEFLAGS_CORRECTED_ERROR_DISINT",
    "DBAGEFLAGS_ECC_ERROR_ADDRESS",
    "DBAGEFLAGS_ENABLE_ECC",
    "DBAGEFLAGS_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEFLAGS_TMA_MEM0",
    "DBAGEFLAGS_TMA_MEM1",
    "DBAGEFLAGS_TMB_MEM0",
    "DBAGEFLAGS_TMB_MEM1",
    "DBAGEFLAGS_UNCORRECTED_ERROR",
    "DBAGEFLAGS_UNCORRECTED_ERROR_DISINT",
    "DBAGEH0_CORRECTED_ERROR",
    "DBAGEH0_CORRECTED_ERROR_DISINT",
    "DBAGEH0_ECC_ERROR_ADDRESS",
    "DBAGEH0_ENABLE_ECC",
    "DBAGEH0_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEH0_TMA_MEM0_TM",
    "DBAGEH0_TMA_MEM1_TM",
    "DBAGEH0_TMB_MEM0_TM",
    "DBAGEH0_TMB_MEM1_TM",
    "DBAGEH0_UNCORRECTED_ERROR",
    "DBAGEH0_UNCORRECTED_ERROR_DISINT",
    "DBAGEH1_CORRECTED_ERROR",
    "DBAGEH1_CORRECTED_ERROR_DISINT",
    "DBAGEH1_ECC_ERROR_ADDRESS",
    "DBAGEH1_ENABLE_ECC",
    "DBAGEH1_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEH1_TMA_MEM0_TM",
    "DBAGEH1_TMA_MEM1_TM",
    "DBAGEH1_TMB_MEM0_TM",
    "DBAGEH1_TMB_MEM1_TM",
    "DBAGEH1_UNCORRECTED_ERROR",
    "DBAGEH1_UNCORRECTED_ERROR_DISINT",
    "DBAGEL0_CORRECTED_ERROR",
    "DBAGEL0_CORRECTED_ERROR_DISINT",
    "DBAGEL0_ECC_ERROR_ADDRESS",
    "DBAGEL0_ENABLE_ECC",
    "DBAGEL0_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEL0_TMA_MEM0_TM",
    "DBAGEL0_TMA_MEM1_TM",
    "DBAGEL0_TMB_MEM0_TM",
    "DBAGEL0_TMB_MEM1_TM",
    "DBAGEL0_UNCORRECTED_ERROR",
    "DBAGEL0_UNCORRECTED_ERROR_DISINT",
    "DBAGEL1_CORRECTED_ERROR",
    "DBAGEL1_CORRECTED_ERROR_DISINT",
    "DBAGEL1_ECC_ERROR_ADDRESS",
    "DBAGEL1_ENABLE_ECC",
    "DBAGEL1_FORCE_UNCORRECTABLE_ERROR",
    "DBAGEL1_TMA_MEM0_TM",
    "DBAGEL1_TMA_MEM1_TM",
    "DBAGEL1_TMB_MEM0_TM",
    "DBAGEL1_TMB_MEM1_TM",
    "DBAGEL1_UNCORRECTED_ERROR",
    "DBAGEL1_UNCORRECTED_ERROR_DISINT",
    "DBAGETHRESH_CORRECTED_ERROR",
    "DBAGETHRESH_CORRECTED_ERROR_DISINT",
    "DBAGETHRESH_ECC_ERROR_ADDRESS",
    "DBAGETHRESH_ENABLE_ECC",
    "DBAGETHRESH_FORCE_UNCORRECTABLE_ERROR",
    "DBAGETHRESH_TM",
    "DBAGETHRESH_UNCORRECTED_ERROR",
    "DBAGETHRESH_UNCORRECTED_ERROR_DISINT",
    "DBBAACRED0_CORRECTED_ERROR",
    "DBBAACRED0_CORRECTED_ERROR_DISINT",
    "DBBAACRED0_ECC_ERROR_ADDRESS",
    "DBBAACRED0_ENABLE_ECC",
    "DBBAACRED0_FORCE_UNCORRECTABLE_ERROR",
    "DBBAACRED0_MEM0_TM",
    "DBBAACRED0_MEM1_TM",
    "DBBAACRED0_UNCORRECTED_ERROR",
    "DBBAACRED0_UNCORRECTED_ERROR_DISINT",
    "DBBAACRED1_CORRECTED_ERROR",
    "DBBAACRED1_CORRECTED_ERROR_DISINT",
    "DBBAACRED1_ECC_ERROR_ADDRESS",
    "DBBAACRED1_ENABLE_ECC",
    "DBBAACRED1_FORCE_UNCORRECTABLE_ERROR",
    "DBBAACRED1_MEM0_TM",
    "DBBAACRED1_MEM1_TM",
    "DBBAACRED1_UNCORRECTED_ERROR",
    "DBBAACRED1_UNCORRECTED_ERROR_DISINT",
    "DBBAACRED2_CORRECTED_ERROR",
    "DBBAACRED2_CORRECTED_ERROR_DISINT",
    "DBBAACRED2_ECC_ERROR_ADDRESS",
    "DBBAACRED2_ENABLE_ECC",
    "DBBAACRED2_FORCE_UNCORRECTABLE_ERROR",
    "DBBAACRED2_MEM0_TM",
    "DBBAACRED2_MEM1_TM",
    "DBBAACRED2_UNCORRECTED_ERROR",
    "DBBAACRED2_UNCORRECTED_ERROR_DISINT",
    "DBBAACRED3_CORRECTED_ERROR",
    "DBBAACRED3_CORRECTED_ERROR_DISINT",
    "DBBAACRED3_ECC_ERROR_ADDRESS",
    "DBBAACRED3_ENABLE_ECC",
    "DBBAACRED3_FORCE_UNCORRECTABLE_ERROR",
    "DBBAACRED3_MEM0_TM",
    "DBBAACRED3_MEM1_TM",
    "DBBAACRED3_UNCORRECTED_ERROR",
    "DBBAACRED3_UNCORRECTED_ERROR_DISINT",
    "DBBAAEVENT_CORRECTED_ERROR",
    "DBBAAEVENT_CORRECTED_ERROR_DISINT",
    "DBBAAEVENT_ECC_ERROR_ADDRESS",
    "DBBAAEVENT_ENABLE_ECC",
    "DBBAAEVENT_FORCE_UNCORRECTABLE_ERROR",
    "DBBAAEVENT_TM",
    "DBBAAEVENT_UNCORRECTED_ERROR",
    "DBBAAEVENT_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKA0_CORRECTED_ERROR",
    "DBBAALEAKA0_CORRECTED_ERROR_DISINT",
    "DBBAALEAKA0_ECC_ERROR_ADDRESS",
    "DBBAALEAKA0_ENABLE_ECC",
    "DBBAALEAKA0_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKA0_TM",
    "DBBAALEAKA0_UNCORRECTED_ERROR",
    "DBBAALEAKA0_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKA1_CORRECTED_ERROR",
    "DBBAALEAKA1_CORRECTED_ERROR_DISINT",
    "DBBAALEAKA1_ECC_ERROR_ADDRESS",
    "DBBAALEAKA1_ENABLE_ECC",
    "DBBAALEAKA1_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKA1_TM",
    "DBBAALEAKA1_UNCORRECTED_ERROR",
    "DBBAALEAKA1_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKA2_CORRECTED_ERROR",
    "DBBAALEAKA2_CORRECTED_ERROR_DISINT",
    "DBBAALEAKA2_ECC_ERROR_ADDRESS",
    "DBBAALEAKA2_ENABLE_ECC",
    "DBBAALEAKA2_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKA2_TM",
    "DBBAALEAKA2_UNCORRECTED_ERROR",
    "DBBAALEAKA2_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKA3_CORRECTED_ERROR",
    "DBBAALEAKA3_CORRECTED_ERROR_DISINT",
    "DBBAALEAKA3_ECC_ERROR_ADDRESS",
    "DBBAALEAKA3_ENABLE_ECC",
    "DBBAALEAKA3_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKA3_TM",
    "DBBAALEAKA3_UNCORRECTED_ERROR",
    "DBBAALEAKA3_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKB0_CORRECTED_ERROR",
    "DBBAALEAKB0_CORRECTED_ERROR_DISINT",
    "DBBAALEAKB0_ECC_ERROR_ADDRESS",
    "DBBAALEAKB0_ENABLE_ECC",
    "DBBAALEAKB0_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKB0_TM",
    "DBBAALEAKB0_UNCORRECTED_ERROR",
    "DBBAALEAKB0_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKB1_CORRECTED_ERROR",
    "DBBAALEAKB1_CORRECTED_ERROR_DISINT",
    "DBBAALEAKB1_ECC_ERROR_ADDRESS",
    "DBBAALEAKB1_ENABLE_ECC",
    "DBBAALEAKB1_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKB1_TM",
    "DBBAALEAKB1_UNCORRECTED_ERROR",
    "DBBAALEAKB1_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKB2_CORRECTED_ERROR",
    "DBBAALEAKB2_CORRECTED_ERROR_DISINT",
    "DBBAALEAKB2_ECC_ERROR_ADDRESS",
    "DBBAALEAKB2_ENABLE_ECC",
    "DBBAALEAKB2_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKB2_TM",
    "DBBAALEAKB2_UNCORRECTED_ERROR",
    "DBBAALEAKB2_UNCORRECTED_ERROR_DISINT",
    "DBBAALEAKB3_CORRECTED_ERROR",
    "DBBAALEAKB3_CORRECTED_ERROR_DISINT",
    "DBBAALEAKB3_ECC_ERROR_ADDRESS",
    "DBBAALEAKB3_ENABLE_ECC",
    "DBBAALEAKB3_FORCE_UNCORRECTABLE_ERROR",
    "DBBAALEAKB3_TM",
    "DBBAALEAKB3_UNCORRECTED_ERROR",
    "DBBAALEAKB3_UNCORRECTED_ERROR_DISINT",
    "DBBAASTATEHUNGRY_CORRECTED_ERROR",
    "DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINT",
    "DBBAASTATEHUNGRY_ECC_ERROR_ADDRESS",
    "DBBAASTATEHUNGRY_ENABLE_ECC",
    "DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERROR",
    "DBBAASTATEHUNGRY_TM",
    "DBBAASTATEHUNGRY_UNCORRECTED_ERROR",
    "DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINT",
    "DBBAASTATESTARVING_CORRECTED_ERROR",
    "DBBAASTATESTARVING_CORRECTED_ERROR_DISINT",
    "DBBAASTATESTARVING_ECC_ERROR_ADDRESS",
    "DBBAASTATESTARVING_ENABLE_ECC",
    "DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERROR",
    "DBBAASTATESTARVING_TM",
    "DBBAASTATESTARVING_UNCORRECTED_ERROR",
    "DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINT",
    "DBBSE_CORRECTED_ERROR",
    "DBBSE_CORRECTED_ERROR_DISINT",
    "DBBSE_ECC_ERROR_ADDRESS",
    "DBBSE_ENABLE_ECC",
    "DBBSE_FORCE_UNCORRECTABLE_ERROR",
    "DBBSE_TM",
    "DBBSE_UNCORRECTED_ERROR",
    "DBBSE_UNCORRECTED_ERROR_DISINT",
    "DBBSN_CORRECTED_ERROR",
    "DBBSN_CORRECTED_ERROR_DISINT",
    "DBBSN_ECC_ERROR_ADDRESS",
    "DBBSN_ENABLE_ECC",
    "DBBSN_FORCE_UNCORRECTABLE_ERROR",
    "DBBSN_TM",
    "DBBSN_UNCORRECTED_ERROR",
    "DBBSN_UNCORRECTED_ERROR_DISINT",
    "DBCAL0_CORRECTED_ERROR",
    "DBCAL0_CORRECTED_ERROR_DISINT",
    "DBCAL0_ECC_ERROR_ADDRESS",
    "DBCAL0_ENABLE_ECC",
    "DBCAL0_FORCE_UNCORRECTABLE_ERROR",
    "DBCAL0_TM",
    "DBCAL0_UNCORRECTED_ERROR",
    "DBCAL0_UNCORRECTED_ERROR_DISINT",
    "DBCAL1_CORRECTED_ERROR",
    "DBCAL1_CORRECTED_ERROR_DISINT",
    "DBCAL1_ECC_ERROR_ADDRESS",
    "DBCAL1_ENABLE_ECC",
    "DBCAL1_FORCE_UNCORRECTABLE_ERROR",
    "DBCAL1_TM",
    "DBCAL1_UNCORRECTED_ERROR",
    "DBCAL1_UNCORRECTED_ERROR_DISINT",
    "DBE2NT_CORRECTED_ERROR",
    "DBE2NT_CORRECTED_ERROR_DISINT",
    "DBE2NT_ECC_ERROR_ADDRESS",
    "DBE2NT_ENABLE_ECC",
    "DBE2NT_FORCE_UNCORRECTABLE_ERROR",
    "DBE2NT_TM",
    "DBE2NT_UNCORRECTED_ERROR",
    "DBE2NT_UNCORRECTED_ERROR_DISINT",
    "DBG_DATA",
    "DBG_TRIGGER",
    "DBLASTSENT_CORRECTED_ERROR",
    "DBLASTSENT_CORRECTED_ERROR_DISINT",
    "DBLASTSENT_ECC_ERROR_ADDRESS",
    "DBLASTSENT_ENABLE_ECC",
    "DBLASTSENT_FORCE_UNCORRECTABLE_ERROR",
    "DBLASTSENT_TMA",
    "DBLASTSENT_TMB",
    "DBLASTSENT_UNCORRECTED_ERROR",
    "DBLASTSENT_UNCORRECTED_ERROR_DISINT",
    "DBLN2Q_CORRECTED_ERROR",
    "DBLN2Q_CORRECTED_ERROR_DISINT",
    "DBLN2Q_ECC_ERROR_ADDRESS",
    "DBLN2Q_ENABLE_ECC",
    "DBLN2Q_FORCE_UNCORRECTABLE_ERROR",
    "DBLN2Q_TM",
    "DBLN2Q_UNCORRECTED_ERROR",
    "DBLN2Q_UNCORRECTED_ERROR_DISINT",
    "DBPLUT_CORRECTED_ERROR",
    "DBPLUT_CORRECTED_ERROR_DISINT",
    "DBPLUT_ECC_ERROR_ADDRESS",
    "DBPLUT_ENABLE_ECC",
    "DBPLUT_FORCE_UNCORRECTABLE_ERROR",
    "DBPLUT_TM",
    "DBPLUT_UNCORRECTED_ERROR",
    "DBPLUT_UNCORRECTED_ERROR_DISINT",
    "DBPUPFIFO_HI_CORRECTED_ERROR",
    "DBPUPFIFO_HI_CORRECTED_ERROR_DISINT",
    "DBPUPFIFO_HI_ECC_ERROR_ADDRESS",
    "DBPUPFIFO_HI_ENABLE_ECC",
    "DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERROR",
    "DBPUPFIFO_HI_TM",
    "DBPUPFIFO_HI_UNCORRECTED_ERROR",
    "DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINT",
    "DBPUPFIFO_LO_CORRECTED_ERROR",
    "DBPUPFIFO_LO_CORRECTED_ERROR_DISINT",
    "DBPUPFIFO_LO_ECC_ERROR_ADDRESS",
    "DBPUPFIFO_LO_ENABLE_ECC",
    "DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERROR",
    "DBPUPFIFO_LO_TM",
    "DBPUPFIFO_LO_UNCORRECTED_ERROR",
    "DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINT",
    "DBQ2SC0_CORRECTED_ERROR",
    "DBQ2SC0_CORRECTED_ERROR_DISINT",
    "DBQ2SC0_ECC_ERROR_ADDRESS",
    "DBQ2SC0_ENABLE_ECC",
    "DBQ2SC0_FORCE_UNCORRECTABLE_ERROR",
    "DBQ2SC0_TM",
    "DBQ2SC0_UNCORRECTED_ERROR",
    "DBQ2SC0_UNCORRECTED_ERROR_DISINT",
    "DBQ2SC1_CORRECTED_ERROR",
    "DBQ2SC1_CORRECTED_ERROR_DISINT",
    "DBQ2SC1_ECC_ERROR_ADDRESS",
    "DBQ2SC1_ENABLE_ECC",
    "DBQ2SC1_FORCE_UNCORRECTABLE_ERROR",
    "DBQ2SC1_TM",
    "DBQ2SC1_UNCORRECTED_ERROR",
    "DBQ2SC1_UNCORRECTED_ERROR_DISINT",
    "DBQ2SC2_CORRECTED_ERROR",
    "DBQ2SC2_CORRECTED_ERROR_DISINT",
    "DBQ2SC2_ECC_ERROR_ADDRESS",
    "DBQ2SC2_ENABLE_ECC",
    "DBQ2SC2_FORCE_UNCORRECTABLE_ERROR",
    "DBQ2SC2_TM",
    "DBQ2SC2_UNCORRECTED_ERROR",
    "DBQ2SC2_UNCORRECTED_ERROR_DISINT",
    "DBQ2SC3_CORRECTED_ERROR",
    "DBQ2SC3_CORRECTED_ERROR_DISINT",
    "DBQ2SC3_ECC_ERROR_ADDRESS",
    "DBQ2SC3_ENABLE_ECC",
    "DBQ2SC3_FORCE_UNCORRECTABLE_ERROR",
    "DBQ2SC3_TM",
    "DBQ2SC3_UNCORRECTED_ERROR",
    "DBQ2SC3_UNCORRECTED_ERROR_DISINT",
    "DBQPARAMS0_CORRECTED_ERROR",
    "DBQPARAMS0_CORRECTED_ERROR_DISINT",
    "DBQPARAMS0_ECC_ERROR_ADDRESS",
    "DBQPARAMS0_ENABLE_ECC",
    "DBQPARAMS0_FORCE_UNCORRECTABLE_ERROR",
    "DBQPARAMS0_TM",
    "DBQPARAMS0_UNCORRECTED_ERROR",
    "DBQPARAMS0_UNCORRECTED_ERROR_DISINT",
    "DBQPARAMS1_CORRECTED_ERROR",
    "DBQPARAMS1_CORRECTED_ERROR_DISINT",
    "DBQPARAMS1_ECC_ERROR_ADDRESS",
    "DBQPARAMS1_ENABLE_ECC",
    "DBQPARAMS1_FORCE_UNCORRECTABLE_ERROR",
    "DBQPARAMS1_TM",
    "DBQPARAMS1_UNCORRECTED_ERROR",
    "DBQPARAMS1_UNCORRECTED_ERROR_DISINT",
    "DBQSTATE0_CORRECTED_ERROR",
    "DBQSTATE0_CORRECTED_ERROR_DISINT",
    "DBQSTATE0_ECC_ERROR_ADDRESS",
    "DBQSTATE0_ENABLE_ECC",
    "DBQSTATE0_FORCE_UNCORRECTABLE_ERROR",
    "DBQSTATE0_TM",
    "DBQSTATE0_UNCORRECTED_ERROR",
    "DBQSTATE0_UNCORRECTED_ERROR_DISINT",
    "DBQSTATE1_CORRECTED_ERROR",
    "DBQSTATE1_CORRECTED_ERROR_DISINT",
    "DBQSTATE1_ECC_ERROR_ADDRESS",
    "DBQSTATE1_ENABLE_ECC",
    "DBQSTATE1_FORCE_UNCORRECTABLE_ERROR",
    "DBQSTATE1_TM",
    "DBQSTATE1_UNCORRECTED_ERROR",
    "DBQSTATE1_UNCORRECTED_ERROR_DISINT",
    "DBQTHRESH0_CORRECTED_ERROR",
    "DBQTHRESH0_CORRECTED_ERROR_DISINT",
    "DBQTHRESH0_ECC_ERROR_ADDRESS",
    "DBQTHRESH0_ENABLE_ECC",
    "DBQTHRESH0_FORCE_UNCORRECTABLE_ERROR",
    "DBQTHRESH0_TM",
    "DBQTHRESH0_UNCORRECTED_ERROR",
    "DBQTHRESH0_UNCORRECTED_ERROR_DISINT",
    "DBQTHRESH1_CORRECTED_ERROR",
    "DBQTHRESH1_CORRECTED_ERROR_DISINT",
    "DBQTHRESH1_ECC_ERROR_ADDRESS",
    "DBQTHRESH1_ENABLE_ECC",
    "DBQTHRESH1_FORCE_UNCORRECTABLE_ERROR",
    "DBQTHRESH1_TM",
    "DBQTHRESH1_UNCORRECTED_ERROR",
    "DBQTHRESH1_UNCORRECTED_ERROR_DISINT",
    "DBS2N_CORRECTED_ERROR",
    "DBS2N_CORRECTED_ERROR_DISINT",
    "DBS2N_ECC_ERROR_ADDRESS",
    "DBS2N_ENABLE_ECC",
    "DBS2N_FORCE_UNCORRECTABLE_ERROR",
    "DBS2N_TM",
    "DBS2N_UNCORRECTED_ERROR",
    "DBS2N_UNCORRECTED_ERROR_DISINT",
    "DBS2Q_CORRECTED_ERROR",
    "DBS2Q_CORRECTED_ERROR_DISINT",
    "DBS2Q_ECC_ERROR_ADDRESS",
    "DBS2Q_ENABLE_ECC",
    "DBS2Q_FORCE_UNCORRECTABLE_ERROR",
    "DBS2Q_TM",
    "DBS2Q_UNCORRECTED_ERROR",
    "DBS2Q_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERCRED0_CORRECTED_ERROR",
    "DBSHAPERCRED0_CORRECTED_ERROR_DISINT",
    "DBSHAPERCRED0_ECC_ERROR_ADDRESS",
    "DBSHAPERCRED0_ENABLE_ECC",
    "DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERCRED0_TM",
    "DBSHAPERCRED0_UNCORRECTED_ERROR",
    "DBSHAPERCRED0_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERCRED1_CORRECTED_ERROR",
    "DBSHAPERCRED1_CORRECTED_ERROR_DISINT",
    "DBSHAPERCRED1_ECC_ERROR_ADDRESS",
    "DBSHAPERCRED1_ENABLE_ECC",
    "DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERCRED1_TM",
    "DBSHAPERCRED1_UNCORRECTED_ERROR",
    "DBSHAPERCRED1_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERCRED2_CORRECTED_ERROR",
    "DBSHAPERCRED2_CORRECTED_ERROR_DISINT",
    "DBSHAPERCRED2_ECC_ERROR_ADDRESS",
    "DBSHAPERCRED2_ENABLE_ECC",
    "DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERCRED2_TM",
    "DBSHAPERCRED2_UNCORRECTED_ERROR",
    "DBSHAPERCRED2_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERCRED3_CORRECTED_ERROR",
    "DBSHAPERCRED3_CORRECTED_ERROR_DISINT",
    "DBSHAPERCRED3_ECC_ERROR_ADDRESS",
    "DBSHAPERCRED3_ENABLE_ECC",
    "DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERCRED3_TM",
    "DBSHAPERCRED3_UNCORRECTED_ERROR",
    "DBSHAPERCRED3_UNCORRECTED_ERROR_DISINT",
    "DBSHAPEREVENT_CORRECTED_ERROR",
    "DBSHAPEREVENT_CORRECTED_ERROR_DISINT",
    "DBSHAPEREVENT_ECC_ERROR_ADDRESS",
    "DBSHAPEREVENT_ENABLE_ECC",
    "DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPEREVENT_TM",
    "DBSHAPEREVENT_UNCORRECTED_ERROR",
    "DBSHAPEREVENT_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK0_CORRECTED_ERROR",
    "DBSHAPERLEAK0_CORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK0_ECC_ERROR_ADDRESS",
    "DBSHAPERLEAK0_ENABLE_ECC",
    "DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERLEAK0_TM",
    "DBSHAPERLEAK0_UNCORRECTED_ERROR",
    "DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK1_CORRECTED_ERROR",
    "DBSHAPERLEAK1_CORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK1_ECC_ERROR_ADDRESS",
    "DBSHAPERLEAK1_ENABLE_ECC",
    "DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERLEAK1_TM",
    "DBSHAPERLEAK1_UNCORRECTED_ERROR",
    "DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK2_CORRECTED_ERROR",
    "DBSHAPERLEAK2_CORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK2_ECC_ERROR_ADDRESS",
    "DBSHAPERLEAK2_ENABLE_ECC",
    "DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERLEAK2_TM",
    "DBSHAPERLEAK2_UNCORRECTED_ERROR",
    "DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK3_CORRECTED_ERROR",
    "DBSHAPERLEAK3_CORRECTED_ERROR_DISINT",
    "DBSHAPERLEAK3_ECC_ERROR_ADDRESS",
    "DBSHAPERLEAK3_ENABLE_ECC",
    "DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERLEAK3_TM",
    "DBSHAPERLEAK3_UNCORRECTED_ERROR",
    "DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINT",
    "DBSHAPERSTATE_CORRECTED_ERROR",
    "DBSHAPERSTATE_CORRECTED_ERROR_DISINT",
    "DBSHAPERSTATE_ECC_ERROR_ADDRESS",
    "DBSHAPERSTATE_ENABLE_ECC",
    "DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERROR",
    "DBSHAPERSTATE_TM",
    "DBSHAPERSTATE_UNCORRECTED_ERROR",
    "DBSHAPERSTATE_UNCORRECTED_ERROR_DISINT",
    "DBSPPH_CORRECTED_ERROR",
    "DBSPPH_CORRECTED_ERROR_DISINT",
    "DBSPPH_ECC_ERROR_ADDRESS",
    "DBSPPH_ENABLE_ECC",
    "DBSPPH_FORCE_UNCORRECTABLE_ERROR",
    "DBSPPH_TM_MEM0",
    "DBSPPH_TM_MEM1",
    "DBSPPH_UNCORRECTED_ERROR",
    "DBSPPL_CORRECTED_ERROR",
    "DBSPPL_CORRECTED_ERROR_DISINT",
    "DBSPPL_ECC_ERROR_ADDRESS",
    "DBSPPL_ENABLE_ECC",
    "DBSPPL_FORCE_UNCORRECTABLE_ERROR",
    "DBSPPL_TM_MEM0",
    "DBSPPL_TM_MEM1",
    "DBSPPL_UNCORRECTED_ERROR",
    "DBSPPL_UNCORRECTED_ERROR_DISINT",
    "DBTSBSB_CORRECTED_ERROR",
    "DBTSBSB_CORRECTED_ERROR_DISINT",
    "DBTSBSB_ECC_ERROR_ADDRESS",
    "DBTSBSB_ENABLE_ECC",
    "DBTSBSB_FORCE_UNCORRECTABLE_ERROR",
    "DBTSBSB_TM",
    "DBTSBSB_UNCORRECTED_ERROR",
    "DBTSBSB_UNCORRECTED_ERROR_DISINT",
    "DBUS0",
    "DBUS1",
    "DCBS_FIFO_OVERFLOW",
    "DCBS_FIFO_UNDERFLOW",
    "DCRC12",
    "DC_BRATE_FIFO_OVERFLOW",
    "DC_BRATE_FIFO_OVERFLOW_DISINT",
    "DC_CMD_FIFO_OVERFLOW",
    "DC_CMD_FIFO_OVERFLOW_DISINT",
    "DC_LEN_FIFO_OVERFLOW",
    "DC_LEN_FIFO_OVERFLOW_DISINT",
    "DC_QLEN_FIFO_OVERFLOW",
    "DC_QLEN_FIFO_OVERFLOW_DISINT",
    "DC_SRATE_FIFO_OVERFLOW",
    "DC_SRATE_FIFO_OVERFLOW_DISINT",
    "DDR0_ECHO_IN_SEL",
    "DDR1_ECHO_IN_SEL",
    "DDR2_CKE_N",
    "DDR_ADDR",
    "DDR_BURST",
    "DDR_ITER",
    "DDR_RESET_N",
    "DDR_SPEED",
    "DEBUG_DATA",
    "DEBUG_EGRESS_TABLES_INIT",
    "DEBUG_EN",
    "DEBUG_EN0",
    "DEBUG_EN1",
    "DEBUG_EN2",
    "DEBUG_EN3",
    "DEBUG_EN4",
    "DEBUG_EN5",
    "DEBUG_EN6",
    "DEBUG_EN7",
    "DEBUG_ENABLE",
    "DEBUG_ENQR_FIFO_BP",
    "DEBUG_ENQR_FLIST_BP",
    "DEBUG_ENQR_TAG_BP",
    "DEBUG_HOLD_RPTR",
    "DEBUG_ON",
    "DEBUG_REDUCED_INIT_MODE",
    "DEBUG_RESERVED",
    "DEBUG_RESERVED_BIT0",
    "DEBUG_RESERVED_BIT15TO14",
    "DEBUG_RPTR",
    "DEBUG_RULE_INIT_DONT_USE",
    "DEBUG_SEL",
    "DEBUG_SLOW_CORE_MODE",
    "DEBUG_TAP_SEL",
    "DEBUG_USE_DEBUG_TAL_SEL",
    "DEBUG_USE_DEBUG_TAP_SEL",
    "DEBUG_WPTR",
    "DECAP_FCS",
    "DECAP_IPTUNNEL",
    "DECAP_USE_EXP_FOR_INNER",
    "DECAP_USE_EXP_FOR_PRI",
    "DECAP_USE_TTL",
    "DEFAULTROUTE",
    "DEFAULTROUTE0",
    "DEFAULTROUTE1",
    "DEFAULT_BM",
    "DEFAULT_COS_PROFILE",
    "DEFAULT_COUNT",
    "DEFAULT_DP",
    "DEFAULT_ECN",
    "DEFAULT_MISS",
    "DEFAULT_PRI",
    "DEFAULT_ROUTE",
    "DEFAULT_VID",
    "DEFER_QOS_MARKINGS",
    "DEFIP_CAM_BIST_SKIP_COUNT",
    "DEFIP_HIT",
    "DEFIP_HIT_CT0",
    "DEFIP_HIT_CT1",
    "DEFIP_HIT_CT2",
    "DEFIP_HIT_SAM",
    "DEFIP_PARITY",
    "DEFIP_RPF_ENABLE",
    "DEFIP_TABLE_HI_MBIST_DONE",
    "DEFIP_TABLE_HI_MBIST_EN",
    "DEFIP_TABLE_HI_MBIST_GO",
    "DEFIP_TABLE_LO_MBIST_DONE",
    "DEFIP_TABLE_LO_MBIST_EN",
    "DEFIP_TABLE_LO_MBIST_GO",
    "DEFIP_TM",
    "DELAY_CALENDAR",
    "DELETED_ENQR_DROP_CNT",
    "DELETE_OR_REPL_BM",
    "DEL_CRC",
    "DEMAND_ENABLE",
    "DEMAND_FIFO_OVERFLOW",
    "DEMAND_FIFO_OVERFLOW_DISINT",
    "DEMAND_FIFO_UNDERRUN",
    "DEMAND_FIFO_UNDERRUN_DISINT",
    "DEQ0_CELLCRC_ERR",
    "DEQ0_CELLCRC_ERR_EN",
    "DEQ0_LENGTH_PAR_ERR",
    "DEQ0_LENGTH_PAR_ERR_EN",
    "DEQ0_NOT_IP_ERR",
    "DEQ0_NOT_IP_ERR_EN",
    "DEQ1_CELLCRC_ERR",
    "DEQ1_CELLCRC_ERR_EN",
    "DEQ1_LENGTH_PAR_ERR",
    "DEQ1_LENGTH_PAR_ERR_EN",
    "DEQ1_NOT_IP_ERR",
    "DEQ1_NOT_IP_ERR_EN",
    "DEQCONTEXT_PLANE_A_OVERLOAD",
    "DEQCONTEXT_PLANE_A_OVERLOAD_DISINT",
    "DEQCONTEXT_PLANE_B_OVERLOAD",
    "DEQCONTEXT_PLANE_B_OVERLOAD_DISINT",
    "DEQCONTEXT_PLANE_OVERLOAD_HALT_EN",
    "DEQCONTEXT_PLANE_SWITCH_ERROR",
    "DEQCONTEXT_PLANE_SWITCH_ERROR_DISINT",
    "DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_EN",
    "DEQDONE_STATUS",
    "DEQDONE_STATUS_DISINT",
    "DEQD_ADJ_BYTES",
    "DEQD_ADJ_BYTES_MASK",
    "DEQD_ADJ_BYTES_VALUE",
    "DEQD_MOLE_INGRESS",
    "DEQD_MOLE_QUEUE",
    "DEQD_PIPELINE_ACTIVE",
    "DEQD_STATUS",
    "DEQD_STATUS_DISINT",
    "DEQR_DISABLED_QUEUE_DETECT",
    "DEQR_DISABLED_QUEUE_DETECT_DISINT",
    "DEQR_PIPELINE_ACTIVE",
    "DEQR_SLOT_DELAY",
    "DEQR_STATUS",
    "DEQR_STATUS_DISINT",
    "DEQR_TAG_CREDIT_UNDERRUN",
    "DEQR_TAG_CREDIT_UNDERRUN_DISINT",
    "DEQR_TAG_UNDERRUN_HALT_EN",
    "DEQUEUE_CONTEXT_FULL",
    "DEQUEUE_CONTEXT_FULL_DISINT",
    "DEQUEUE_CONTEXT_FULL_HALT_EN",
    "DEQUEUE_PLANE_MODE",
    "DEQ_A_INVALID_Q_CNT",
    "DEQ_A_INVALID_Q_CNT_DISINT",
    "DEQ_BUFFERPTR1",
    "DEQ_BUFFERPTR1_VAL",
    "DEQ_BUFFERPTR2",
    "DEQ_BUFFERPTR2_VAL",
    "DEQ_BUFFERPTR3",
    "DEQ_BUFFERPTR3_VAL",
    "DEQ_BUFFERPTR4",
    "DEQ_BUFFERPTR4_VAL",
    "DEQ_B_INVALID_Q_CNT",
    "DEQ_B_INVALID_Q_CNT_DISINT",
    "DEQ_CONTINUATION",
    "DEQ_CS_STATS_EN",
    "DEQ_ECC_REPAIR_EN",
    "DEQ_FIRST",
    "DEQ_HEAD_LLA",
    "DEQ_HEAD_MISMATCH",
    "DEQ_HEAD_MISMATCH_DISINT",
    "DEQ_HEAD_MISMATCH_HALT_EN",
    "DEQ_IDLE",
    "DEQ_INFO_ERROR",
    "DEQ_LAST",
    "DEQ_ONE_EXTRA_LINE",
    "DEQ_PKTHDR0_ERR",
    "DEQ_PKTHDR0_ERR_EN",
    "DEQ_PKTHDR2_ERR_EN",
    "DEQ_PKTHDR2_PAR_ERR",
    "DEQ_PKTHDR_CPU_ERR",
    "DEQ_PKTHDR_CPU_ERR_EN",
    "DEQ_PLANE",
    "DEQ_QUEUE",
    "DEQ_RDEHDR_ERR",
    "DEQ_RDEHDR_ERR_EN",
    "DEQ_REQ",
    "DEST",
    "DESTINATION",
    "DESTINATION0",
    "DESTINATION1",
    "DESTINATION2",
    "DESTINATION3",
    "DESTINATION_1",
    "DESTINATION_MSB",
    "DEST_ADDR",
    "DEST_ADDR_HI",
    "DEST_ADDR_LO",
    "DEST_ADDR_LOWER",
    "DEST_ADDR_UPPER",
    "DEST_BITMAP",
    "DEST_BITMAP_0",
    "DEST_BITMAP_1",
    "DEST_PORT_MAP_TM",
    "DEST_TYPE",
    "DET_2BIT_ERR",
    "DEVICE_ID",
    "DEV_ID",
    "DFIFO_END_ADDR",
    "DFIFO_START_ADDR",
    "DGLP",
    "DGLP_MASK",
    "DHCP_PKT_DROP",
    "DHCP_PKT_TO_CPU",
    "DIC",
    "DIFFCLK",
    "DIFFSERV",
    "DIP",
    "DIP_MASK",
    "DIRECTION",
    "DISABLE",
    "DISABLECRCMSGS",
    "DISABLELOCKLOSSMSGS",
    "DISABLEPARITYMSGS",
    "DISABLE_ALL",
    "DISABLE_CELL_SEQUENCE_PTR_DROP",
    "DISABLE_COPY_TO_CPU_FOR_CPU_PORT",
    "DISABLE_CRC_REGEN",
    "DISABLE_DOS_CHECKS_ON_HIGIG",
    "DISABLE_E2E_HOL_CHECK",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_A",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_B",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_A",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_B",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_A",
    "DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_B",
    "DISABLE_HASH_INNER_IPV4_OVER_IPV4_A",
    "DISABLE_HASH_INNER_IPV4_OVER_IPV4_B",
    "DISABLE_HASH_INNER_IPV4_OVER_IPV6_A",
    "DISABLE_HASH_INNER_IPV4_OVER_IPV6_B",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_A",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_B",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_A",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_B",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_A",
    "DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_B",
    "DISABLE_HASH_INNER_IPV6_OVER_IPV4_A",
    "DISABLE_HASH_INNER_IPV6_OVER_IPV4_B",
    "DISABLE_HASH_INNER_IPV6_OVER_IPV6_A",
    "DISABLE_HASH_INNER_IPV6_OVER_IPV6_B",
    "DISABLE_HASH_IPV4_A",
    "DISABLE_HASH_IPV4_B",
    "DISABLE_HASH_IPV6_A",
    "DISABLE_HASH_IPV6_B",
    "DISABLE_HASH_MIM_A",
    "DISABLE_HASH_MIM_B",
    "DISABLE_HASH_MPLS_A",
    "DISABLE_HASH_MPLS_B",
    "DISABLE_MCU_SIZE_PTR_DROP",
    "DISABLE_MIRROR_CHANGE",
    "DISABLE_MIRROR_CHECKS",
    "DISABLE_MIRROR_SRCMODBLK",
    "DISABLE_PPD0_PRESERVE_QOS",
    "DISABLE_PPD2_PRESERVE_QOS",
    "DISABLE_PPD3_PRESERVE_QOS",
    "DISABLE_QM_CONTINUATION",
    "DISABLE_QM_REORDER",
    "DISABLE_RAND_RANK",
    "DISABLE_REORDER",
    "DISABLE_S3MII_REF_CLK",
    "DISABLE_SA_REPLACE",
    "DISABLE_SCB",
    "DISABLE_STATIC_MOVE_DROP",
    "DISABLE_TTL_CHECK",
    "DISABLE_TTL_DECREMENT",
    "DISABLE_VLAN_CHECKS",
    "DISABLE_VT_IF_IFP_CHANGE_VLAN",
    "DISCARD",
    "DISCARDED_FLOWS_MODE",
    "DISCARDLIMIT",
    "DISCARDSETLIMIT",
    "DISCARD_NULL_XCONFIG_SOT",
    "DISCARD_PKTLIMIT",
    "DISCARD_RESUME_THD_CELL",
    "DISCARD_RESUME_THD_PACKET",
    "DISCARD_SET_THD_CELL",
    "DISCARD_SET_THD_PACKET",
    "DISCARD_STATUS_VECTOR",
    "DISCARD_THD",
    "DISCARD_TIMER",
    "DISC_STAGE",
    "DIS_RLD_STAT_UPDATE",
    "DIV",
    "DIVIDEND",
    "DIVISOR",
    "DIV_BY_2",
    "DLFBC_ENABLE",
    "DLFBC_METER_INDEX",
    "DLF_AS_UNICAST",
    "DLL90_OFFSET0_QK",
    "DLL90_OFFSET1",
    "DLL90_OFFSET2",
    "DLL90_OFFSET3",
    "DLL90_OFFSET_QK",
    "DLL90_OFFSET_QK4",
    "DLL90_OFFSET_QKB",
    "DLL90_OFFSET_QKB4",
    "DLL90_OFFSET_TX",
    "DLL90_OFFSET_TX4",
    "DLLBYP_QK90",
    "DLLBYP_QKB90",
    "DLLBYP_QKBDESK",
    "DLLBYP_QKDESK",
    "DLLBYP_TX90",
    "DLLBYP_TXDESK",
    "DLLRESET",
    "DLL_BIASGEN_LOCK",
    "DLL_BIAS_BYPASS",
    "DLL_BIAS_GEN_LOCKED",
    "DLL_DELAY",
    "DLL_ENABLE",
    "DLL_LOCKED",
    "DLL_LOCK_CNT",
    "DLL_LOCK_STATUS_SEL",
    "DLL_MON_SEL",
    "DLL_PHASE",
    "DLL_TEST_MODE",
    "DLY_CH1",
    "DLY_CH2",
    "DLY_CH3",
    "DMA_FIFO0_CORRECTED_ERROR",
    "DMA_FIFO0_ECC_ERROR_ADDRESS",
    "DMA_FIFO0_ENABLE_ECC",
    "DMA_FIFO0_FORCE_UNCORRECTABLE_ERROR",
    "DMA_FIFO0_UNCORRECTED_ERROR",
    "DMA_FIFO1_CORRECTED_ERROR",
    "DMA_FIFO1_ECC_ERROR_ADDRESS",
    "DMA_FIFO1_ENABLE_ECC",
    "DMA_FIFO1_FORCE_UNCORRECTABLE_ERROR",
    "DMA_FIFO1_UNCORRECTED_ERROR",
    "DMA_FIFO_BACKPRESSURE_EN",
    "DMA_FIFO_FORCE_BACKPRESSURE",
    "DMA_FIFO_RESET",
    "DMA_FIFO_STALE_TIMER",
    "DMA_FIFO_THRESHOLD",
    "DMA_GARBAGE_COLLECT_EN",
    "DMA_NUM_PADS",
    "DMA_RESET",
    "DMT_MEM_TM",
    "DMUX_ENABLE",
    "DM_CNT",
    "DOE0",
    "DOE1",
    "DOMAIN",
    "DOMAIN_NUMBER0",
    "DOMAIN_NUMBER1",
    "DONE",
    "DONOT_CHANGE_INNER_HDR_DSCP",
    "DONTKILL_SBUSCMD",
    "DONT_PRUNE_VLAN",
    "DONT_REGEN_CRC",
    "DOSATTACK_TOCPU",
    "DOT1P_MAPPING_PTR",
    "DOT1P_PRI_SELECT",
    "DOUBLE_BIT_ERR",
    "DOUBLE_BIT_ERR0",
    "DOUBLE_BIT_ERR1",
    "DOUBLE_BIT_ERR2",
    "DOUBLE_BIT_ERR3",
    "DOUBLE_WIDE_KEY_SELECT",
    "DOUBLE_WIDE_MODE",
    "DOUBLE_WIDE_MODE_MASK",
    "DOUT",
    "DO_NOT_APPLY_SRCMOD_BLOCK_ON_SC",
    "DO_NOT_CHANGE_TTL",
    "DO_NOT_COPY_FROM_CPU_TO_CPU",
    "DO_NOT_LEARN",
    "DO_NOT_LEARN_DHCP",
    "DO_NOT_LEARN_ENABLE",
    "DO_NOT_LEARN_MACSA",
    "DO_NOT_MOD_TPID_ENABLE",
    "DO_NOT_URPF",
    "DP",
    "DPEO_ERR_CNT",
    "DPEO_ERR_FALL",
    "DPEO_ERR_RISE",
    "DPEO_FALL",
    "DPEO_RISE",
    "DPEO_SYNC_DLY",
    "DPR0",
    "DPR1",
    "DPRERR0",
    "DPRERR1",
    "DP_MAPPING_0",
    "DP_MAPPING_1",
    "DP_MAPPING_2",
    "DP_MAPPING_3",
    "DP_MASK",
    "DP_VALUE",
    "DP_WCURVE_TRANS_EN",
    "DP_WSTATE_TRANS_EN",
    "DQ",
    "DQI_ADJ_DIR",
    "DQI_ADJ_VAL",
    "DQS_PINS",
    "DQ_BYTES",
    "DQ_FIFO_OVERFLOW",
    "DQ_FIFO_OVERFLOW_DISINT",
    "DRACO1_5_MIRROR",
    "DRACOMODEEN",
    "DRACO_1_5_MIRRORING_MODE_EN",
    "DRAM_PAGE_SIZE",
    "DRESET",
    "DROP",
    "DROPCNT2BERR",
    "DROPCNTAGING",
    "DROPCNTLEN",
    "DROPCNTLENBYTE",
    "DROPCNTLRU",
    "DROPCNTNOLRU",
    "DROPCNTNOLRUBYTE",
    "DROPCNTTHD",
    "DROPCNTTHDBYTE",
    "DROPCNTTYPE",
    "DROPENDPOINT",
    "DROPPEDCELLCOUNT",
    "DROPPEDPKTCOUNT",
    "DROPPED_CELL",
    "DROPPKTCOUNT",
    "DROPRATE",
    "DROPSTARTPOINT",
    "DROP_BAA_EVENT_DEQHIT",
    "DROP_BPDU",
    "DROP_EAV_PKT_ON_NONEAV_PORT",
    "DROP_EN",
    "DROP_ENABLE",
    "DROP_ERROR",
    "DROP_ERROR_DISINT",
    "DROP_IF_SIP_EQUALS_DIP",
    "DROP_INDICATOR",
    "DROP_MASK",
    "DROP_ON_WRONG_SOP_EN_S0",
    "DROP_ON_WRONG_SOP_EN_S1",
    "DROP_ON_WRONG_SOP_EN_S3",
    "DROP_ON_WRONG_SOP_EN_S4",
    "DROP_PACKET_ON_PARITY_ERROR",
    "DROP_PG0_1ST_FRAGMENT",
    "DROP_PG0_ANY_FRAGMENT",
    "DROP_PG0_NON_FRAGMENT",
    "DROP_PG1_1ST_FRAGMENT",
    "DROP_PG1_ANY_FRAGMENT",
    "DROP_PG1_NON_FRAGMENT",
    "DROP_PRECEDENCE",
    "DROP_RESERVED",
    "DROP_SHAPED_EVENT_DEQHIT",
    "DROP_STATE",
    "DROP_THRESHOLD",
    "DROP_TX_PRT_BITS0_CH0",
    "DROP_TX_PRT_BITS0_CH1",
    "DROP_TX_PRT_BITS0_CH2",
    "DROP_TX_PRT_BITS0_CH3",
    "DROP_VECTOR",
    "DRRD",
    "DRV_STR_0",
    "DRV_STR_1",
    "DS",
    "DSCP",
    "DSCP_KEY",
    "DSCP_MAPPING_PTR",
    "DSCP_PAR_ERR",
    "DSCP_SEL",
    "DSCP_TM",
    "DSCP_WW",
    "DSE_MODE",
    "DSFRAG",
    "DSICMP",
    "DSL2HE",
    "DSL3HE",
    "DSL4HE",
    "DSTDISC",
    "DST_CONTAINER_MODE",
    "DST_DISCARD",
    "DST_DISCARD0",
    "DST_DISCARD1",
    "DST_DISCARD_0",
    "DST_DISCARD_1",
    "DST_DISCARD_2",
    "DST_DISCARD_3",
    "DST_HBIT_TM",
    "DST_HBIT_WW",
    "DST_HG_LOOKUP_BITMAP",
    "DST_HIT",
    "DST_MODID",
    "DST_PORT",
    "DST_PORTID",
    "DST_PORT_MASK",
    "DST_PORT_NUM",
    "DTRD",
    "DTU_EN",
    "DTU_LTE_ADR0",
    "DTU_LTE_ADR1",
    "DTU_LTE_D0F_0",
    "DTU_LTE_D0F_1",
    "DTU_LTE_D0F_2",
    "DTU_LTE_D0F_3",
    "DTU_LTE_D0R_0",
    "DTU_LTE_D0R_1",
    "DTU_LTE_D0R_2",
    "DTU_LTE_D0R_3",
    "DTU_LTE_D1F_0",
    "DTU_LTE_D1F_1",
    "DTU_LTE_D1F_2",
    "DTU_LTE_D1F_3",
    "DTU_LTE_D1R_0",
    "DTU_LTE_D1R_1",
    "DTU_LTE_D1R_2",
    "DTU_LTE_D1R_3",
    "DT_ITAG_ACTION",
    "DT_MODE",
    "DT_OTAG_ACTION",
    "DT_PITAG_ACTION",
    "DT_POTAG_ACTION",
    "DUAL_MODID_EN",
    "DUAL_MODID_ENABLE",
    "DUMMY",
    "DUMMYTAG_ENABLE",
    "DUMMY_0",
    "DUMMY_1",
    "DUMMY_2",
    "DUMMY_3",
    "DUMMY_BITS",
    "DUMMY_INDEX",
    "DUMMY_VAL",
    "DUP",
    "DUPLEX_STATUS",
    "DURATIONSELECT",
    "DVP",
    "DVP_IS_NETWORK_PORT",
    "DVP_RES_INFO",
    "DVP_TM",
    "DWF1",
    "DWF1_MASK",
    "DWF2",
    "DWF2_MASK",
    "DWF3",
    "DWF3_MASK",
    "DWF4",
    "DWF4_MASK",
    "DWORD",
    "DWRESERVED",
    "DWRESERVED_MASK",
    "DW_CNT",
    "DW_DOUBLE_WIDE_MODE",
    "DW_DOUBLE_WIDE_MODE_MASK",
    "DYNAMIC",
    "DYNAMICCELLCOUNT",
    "DYNAMIC_MEMORY_EN",
    "DYNAMIC_MODE",
    "DYNCELLLIMIT",
    "DYNCELLRESETLIMIT",
    "DYNCELLRESETLIMITSEL",
    "DYNCELLSETLIMIT",
    "DYNPKTCNTPORT",
    "DYNRESETLIMPORT",
    "DYNXQCNTPORT",
    "DYN_XQ_EN",
    "D_BYTES_0_3",
    "D_BYTES_12_15",
    "D_BYTES_4_7",
    "D_BYTES_8_11",
    "E2ECC_HCFC_TIMER",
    "E2ECNT_PTR",
    "E2EFC_ERR_EN",
    "E2EFC_PAR_ERR",
    "E2EFC_PRI_BKP",
    "E2EFC_VLD",
    "E2EHOLCCDONE",
    "E2EHOLCCSTART",
    "E2EHOLCCSTATUS_P0",
    "E2EHOLCCSTATUS_P1",
    "E2EHOLCCSTATUS_P10",
    "E2EHOLCCSTATUS_P11",
    "E2EHOLCCSTATUS_P12",
    "E2EHOLCCSTATUS_P13",
    "E2EHOLCCSTATUS_P2",
    "E2EHOLCCSTATUS_P3",
    "E2EHOLCCSTATUS_P4",
    "E2EHOLCCSTATUS_P5",
    "E2EHOLCCSTATUS_P6",
    "E2EHOLCCSTATUS_P7",
    "E2EHOLCCSTATUS_P8",
    "E2EHOLCCSTATUS_P9",
    "E2EHOL_BM_0",
    "E2EHOL_BM_1",
    "E2EHOL_BM_2",
    "E2EIBPFCBITMAP1",
    "E2EIBPFCBITMAP2",
    "E2EIBPFCBITMAP3",
    "E2EIBPFCDONE",
    "E2EIBPFCMOD",
    "E2EIBPFCSTART",
    "E2EIBPFCSTATUS",
    "E2EMOD_PTR",
    "E2EPORT_BITMAP",
    "E2ESRC_PID",
    "E2ESTATUSTIMERLIMIT",
    "E2E_DIFF",
    "E2E_EN",
    "E2E_HOL_EN",
    "E2E_HOL_STATUS_1_HI_TM",
    "E2E_HOL_STATUS_1_PAR_ERR",
    "E2E_HOL_STATUS_1_TM",
    "E2E_HOL_STATUS_HI_TM",
    "E2E_HOL_STATUS_PAR_ERR",
    "E2E_HOL_STATUS_TM",
    "E2E_HOL_STATUS_WW",
    "E2E_IBP_EN",
    "E2E_MARGIN",
    "E2E_MAXTIMER_SEL",
    "E2E_MINTIMER_SEL",
    "E2E_RESET",
    "E2E_XQ_ENABLE",
    "EARLY_CRS",
    "EARLY_DEMAND_REQ",
    "EARLY_DEMAND_REQ_DISINT",
    "EARLY_E2E_SELECT",
    "EARLY_GRANT_ERROR",
    "EARLY_GRANT_ERROR_DISINT",
    "EAV_CAPABLE",
    "EAV_DATA_PKT",
    "EB_ENABLE",
    "EB_TREX2_DEBUG_ENABLE",
    "ECAM_UPDATE_A0",
    "ECB_BP_CLR_THR",
    "ECB_BP_SET_THR",
    "ECB_COUNT",
    "ECB_DED_COUNT",
    "ECB_DED_COUNT_WRAP",
    "ECB_DED_ERR",
    "ECB_EMPTY",
    "ECB_ER_CUR_COUNT",
    "ECB_FIFO_DEPTH",
    "ECB_FULL",
    "ECB_HI_ACCUM",
    "ECB_INJECT_PERR",
    "ECB_PERR_MODE_SINGLE",
    "ECB_RP",
    "ECB_SEC_COUNT",
    "ECB_SEC_COUNT_WRAP",
    "ECB_SEC_ERR",
    "ECB_SHOW_CUR_COUNT",
    "ECB_WP",
    "ECC",
    "ECC0",
    "ECC0_ALL",
    "ECC1",
    "ECC1_ALL",
    "ECC2",
    "ECC2_ALL",
    "ECC3",
    "ECC3_ALL",
    "ECC4",
    "ECC4_ALL",
    "ECC5",
    "ECC5_ALL",
    "ECC6",
    "ECC6_ALL",
    "ECC7",
    "ECC7_ALL",
    "ECCP",
    "ECCP0",
    "ECCP1",
    "ECCP2",
    "ECCP3",
    "ECCP4",
    "ECCP5",
    "ECCP6",
    "ECCP7",
    "ECCPBITS",
    "ECCPDROPCNT",
    "ECC_ALL",
    "ECC_EN",
    "ECC_ERR",
    "ECC_ERROR_ADDRESS",
    "ECC_ERR_2B_MGRP_0",
    "ECC_ERR_2B_MGRP_1",
    "ECC_ERR_2B_MGRP_10",
    "ECC_ERR_2B_MGRP_11",
    "ECC_ERR_2B_MGRP_12",
    "ECC_ERR_2B_MGRP_13",
    "ECC_ERR_2B_MGRP_14",
    "ECC_ERR_2B_MGRP_15",
    "ECC_ERR_2B_MGRP_2",
    "ECC_ERR_2B_MGRP_3",
    "ECC_ERR_2B_MGRP_4",
    "ECC_ERR_2B_MGRP_5",
    "ECC_ERR_2B_MGRP_6",
    "ECC_ERR_2B_MGRP_7",
    "ECC_ERR_2B_MGRP_8",
    "ECC_ERR_2B_MGRP_9",
    "ECC_ERR_MGRP_0",
    "ECC_ERR_MGRP_1",
    "ECC_ERR_MGRP_10",
    "ECC_ERR_MGRP_11",
    "ECC_ERR_MGRP_12",
    "ECC_ERR_MGRP_13",
    "ECC_ERR_MGRP_14",
    "ECC_ERR_MGRP_15",
    "ECC_ERR_MGRP_2",
    "ECC_ERR_MGRP_3",
    "ECC_ERR_MGRP_4",
    "ECC_ERR_MGRP_5",
    "ECC_ERR_MGRP_6",
    "ECC_ERR_MGRP_7",
    "ECC_ERR_MGRP_8",
    "ECC_ERR_MGRP_9",
    "ECC_FIX_EN",
    "ECC_MULTI_MGRP_0",
    "ECC_MULTI_MGRP_1",
    "ECC_MULTI_MGRP_10",
    "ECC_MULTI_MGRP_11",
    "ECC_MULTI_MGRP_12",
    "ECC_MULTI_MGRP_13",
    "ECC_MULTI_MGRP_14",
    "ECC_MULTI_MGRP_15",
    "ECC_MULTI_MGRP_2",
    "ECC_MULTI_MGRP_3",
    "ECC_MULTI_MGRP_4",
    "ECC_MULTI_MGRP_5",
    "ECC_MULTI_MGRP_6",
    "ECC_MULTI_MGRP_7",
    "ECC_MULTI_MGRP_8",
    "ECC_MULTI_MGRP_9",
    "ECHO_IN_SEL",
    "ECMP",
    "ECMP0",
    "ECMP1",
    "ECMP_COUNT",
    "ECMP_COUNT0",
    "ECMP_COUNT1",
    "ECMP_COUNT_TM",
    "ECMP_GRP_PAR_ERR",
    "ECMP_GT8",
    "ECMP_HASH_NO_TCP_UDP_PORTS",
    "ECMP_HASH_SALT",
    "ECMP_HASH_SEL",
    "ECMP_HASH_SELECT",
    "ECMP_HASH_UDF",
    "ECMP_HASH_USE_DIP",
    "ECMP_HASH_USE_RTAG7",
    "ECMP_INDEX",
    "ECMP_NH_INFO",
    "ECMP_PTR",
    "ECMP_PTR0",
    "ECMP_PTR1",
    "ECMP_TM",
    "ECMP_UNUSED",
    "ECMP_UNUSED0",
    "ECMP_UNUSED1",
    "ECN",
    "ECN0",
    "ECN1",
    "ECN2",
    "ECNEXCEEDED0",
    "ECNEXCEEDED1",
    "ECNEXCEEDED2",
    "ECN_CNG",
    "ECN_EN",
    "ECN_ENABLE",
    "ECN_MARKING_ENABLE",
    "ECN_MODE",
    "ECN_RFC3168",
    "ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR",
    "ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINT",
    "ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECC",
    "ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERROR",
    "ECONTEXT_ALLOCBUFFSCNT_MEM_TM",
    "ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR",
    "ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINT",
    "ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR",
    "ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINT",
    "ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECC",
    "ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERROR",
    "ECONTEXT_INFLIGHTBUFFCNT_MEM_TM",
    "ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR",
    "ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINT",
    "ECONTEXT_TAIL_LLA_CORRECTED_ERROR",
    "ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINT",
    "ECONTEXT_TAIL_LLA_ENABLE_ECC",
    "ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERROR",
    "ECONTEXT_TAIL_LLA_MEM_TM",
    "ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR",
    "ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINT",
    "ED66_DEF",
    "EDCLOOKUP_A_CORRECTED_ERROR",
    "EDCLOOKUP_A_CORRECTED_ERROR_DISINT",
    "EDCLOOKUP_A_UNCORRECTED_ERROR",
    "EDCLOOKUP_A_UNCORRECTED_ERROR_DISINT",
    "EDCLOOKUP_B_CORRECTED_ERROR",
    "EDCLOOKUP_B_CORRECTED_ERROR_DISINT",
    "EDCLOOKUP_B_UNCORRECTED_ERROR",
    "EDCLOOKUP_B_UNCORRECTED_ERROR_DISINT",
    "EDCLOOKUP_ECC_ERROR_ADDRESS_A",
    "EDCLOOKUP_ECC_ERROR_ADDRESS_B",
    "EDCLOOKUP_ENABLE_ECC",
    "EDCLOOKUP_FORCE_UNCORRECTABLE_ERROR",
    "EDCRTNFIFO_CORRECTED_ERROR",
    "EDCRTNFIFO_CORRECTED_ERROR_DISINT",
    "EDCRTNFIFO_ECC_ERROR_ADDRESS",
    "EDCRTNFIFO_ENABLE_ECC",
    "EDCRTNFIFO_FORCE_UNCORRECTABLE_ERROR",
    "EDCRTNFIFO_UNCORRECTED_ERROR",
    "EDCRTNFIFO_UNCORRECTED_ERROR_DISINT",
    "EDC_MEM_TM",
    "EDC_RTN_NEG_WRAP_ERROR",
    "EDC_RTN_NEG_WRAP_ERROR_DISINT",
    "EDC_RTN_NEG_WRAP_ERROR_MASK",
    "EF",
    "EFPCTR_PAR_EN",
    "EFP_BYPASS",
    "EFP_CAM_SAM",
    "EFP_CAM_SLICE_0_TM",
    "EFP_CAM_SLICE_1_TM",
    "EFP_CAM_SLICE_2_TM",
    "EFP_CAM_SLICE_3_TM",
    "EFP_CAM_TM_7_THRU_0",
    "EFP_COUNTER_TABLE_TM",
    "EFP_COUNTER_TM",
    "EFP_CPU_COS",
    "EFP_FILTER_ENABLE",
    "EFP_METER_SPARE",
    "EFP_POLICY_SLICE_0_TM",
    "EFP_POLICY_SLICE_1_TM",
    "EFP_POLICY_SLICE_2_TM",
    "EFP_POLICY_SLICE_3_TM",
    "EFP_POLICY_SPARE",
    "EFP_POLICY_TM",
    "EFP_POLICY_WW",
    "EFP_REFRESH_ENABLE",
    "EF_GRANT_SQUELCH",
    "EF_TO_CHN_PROP_ENABLE",
    "EF_TO_INF_PROP_ENABLE",
    "EF_TYPE_DECODE",
    "EGRCELLRESETLIMIT",
    "EGRESS_DSCP",
    "EGRESS_EXP",
    "EGRESS_FILTER_LIST",
    "EGRESS_MASK",
    "EGRESS_MASK_HI",
    "EGRESS_MASK_LO",
    "EGRESS_MASK_M0",
    "EGRESS_MASK_M1",
    "EGRESS_MIRROR",
    "EGRESS_PORT",
    "EGRMASK",
    "EGRPKTRESETLIMIT",
    "EGRSMOD",
    "EGR_CM_DBUF",
    "EGR_COS_MAP_SEL",
    "EGR_DISABLE_IPMC_REPLICATION",
    "EGR_DSCP_TABLE_PARITY_EN",
    "EGR_DSCP_TABLE_PAR_ERR",
    "EGR_DSCP_TM",
    "EGR_EDATABUF_DATAPATH_ECC_ERR",
    "EGR_EFP_METER_TABLE_PAR_ERR",
    "EGR_EFP_POLICY_TABLE_PAR_ERR",
    "EGR_EFP_PW_INIT_COUNTER_PAR_ERR",
    "EGR_EHG_QOS_MAP_TABLE_ECC_ERR",
    "EGR_EMOP_BUFFER_ECC_ERR",
    "EGR_ETH_BLK_NUM",
    "EGR_FP_COUNTER",
    "EGR_FP_COUNTER_TABLE_PAR_ERR",
    "EGR_FRAGMENT_ID_TABLE_ECC_ERR",
    "EGR_FRAG_HEADER_TABLE_ECC_ERR",
    "EGR_FRAG_PKT_TABLE_ECC_ERR",
    "EGR_GP0_DBUF",
    "EGR_GP1_DBUF",
    "EGR_GP2_DBUF",
    "EGR_INITBUF_ECC_ERR",
    "EGR_IPFIX_EOP_PAR_ERR",
    "EGR_IPFIX_EXPORT_PAR_ERR",
    "EGR_IPFIX_SESS_PAR_ERR",
    "EGR_IPMCDATA_ERR",
    "EGR_IPMCLS_ERR",
    "EGR_IPMCMS_ERR",
    "EGR_IPMC_PARITY_EN",
    "EGR_IPMC_PAR_ERR",
    "EGR_IPMC_TM",
    "EGR_IP_TUNNEL_PARITY_EN",
    "EGR_IP_TUNNEL_PAR_ERR",
    "EGR_IP_TUNNEL_TM",
    "EGR_L3_INTF_PARITY_EN",
    "EGR_L3_INTF_PAR_ERR",
    "EGR_L3_INTF_TM",
    "EGR_L3_NEXT_HOP_PARITY_EN",
    "EGR_L3_NEXT_HOP_TM",
    "EGR_LP_DBUF",
    "EGR_MAC_DA_PROFILE_PARITY_EN",
    "EGR_MAC_DA_PROFILE_PAR_ERR",
    "EGR_MAC_DA_PROFILE_TM",
    "EGR_MAP_EN",
    "EGR_MASK_PAR_ERR",
    "EGR_MASK_TM",
    "EGR_MASK_WW",
    "EGR_MOD_MAP_ID",
    "EGR_MOD_MAP_TABLE_PAR_ERR",
    "EGR_MOD_MAP_TM",
    "EGR_MPLS_EXP_MAPPING_1_TM",
    "EGR_MPLS_EXP_MAPPING_2_PARITY_EN",
    "EGR_MPLS_EXP_MAPPING_2_PAR_ERR",
    "EGR_MPLS_EXP_MAPPING_2_TM",
    "EGR_MPLS_LABEL_PAR_ERR",
    "EGR_MPLS_PRI_MAPPING_PARITY_EN",
    "EGR_MPLS_PRI_MAPPING_PAR_ERR",
    "EGR_MPLS_PRI_MAPPING_TM",
    "EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_EN",
    "EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TM",
    "EGR_MPLS_VC_AND_SWAP_LABEL_TM",
    "EGR_NHOP_PAR_ERR",
    "EGR_PE",
    "EGR_PERQ_COUNTER",
    "EGR_PERQ_XMT_COUNTERS_PAR_ERR",
    "EGR_PERQ_XMT_COUNTERS_TM",
    "EGR_PE_CLR",
    "EGR_PE_EN",
    "EGR_PORT_GROUP_ID",
    "EGR_PORT_RESERVED0",
    "EGR_PORT_RESERVED1",
    "EGR_PORT_RESERVED2",
    "EGR_PRI_CNG_MAP_PARITY_EN",
    "EGR_PRI_CNG_MAP_PAR_ERR",
    "EGR_PRI_CNG_MAP_TM",
    "EGR_PW_COUNT_PAR_ERR",
    "EGR_PW_INIT_COUNTERS_TM",
    "EGR_SERVICE_COUNTER_TABLE_PAR_ERR",
    "EGR_SPVLAN_ERR",
    "EGR_STATS_COUNTER_TABLE_PAR_ERR",
    "EGR_STATS_PIPELINE_STAGE_NUM",
    "EGR_STAT_COUNTERS_NUM",
    "EGR_VFI_PARITY_EN",
    "EGR_VFI_PAR_ERR",
    "EGR_VFI_TM",
    "EGR_VINTF_COUNTER_TABLE_PAR_ERR",
    "EGR_VLANSTG_ERR",
    "EGR_VLAN_PARITY_EN",
    "EGR_VLAN_PAR_ERR",
    "EGR_VLAN_STG_PARITY_EN",
    "EGR_VLAN_STG_PAR_ERR",
    "EGR_VLAN_STG_TM",
    "EGR_VLAN_TM",
    "EGR_VLAN_XLATE_PARITY_EN",
    "EGR_VLAN_XLATE_PAR_ERR",
    "EGR_VLAN_XLATE_TM",
    "EGR_VXLT_PAR_ERR",
    "EGR_WLAN_DVP_PARITY_EN",
    "EGR_WLAN_DVP_PAR_ERR",
    "EGR_WLAN_DVP_TM",
    "EGR_XQ0_DBUF",
    "EGR_XQ1_DBUF",
    "EGR_XQ2_DBUF",
    "EGR_XQ3_DBUF",
    "EGR_XQP0_MMU_INT_RESET",
    "EGR_XQP0_PORT_INT_RESET",
    "EGR_XQP1_MMU_INT_RESET",
    "EGR_XQP1_PORT_INT_RESET",
    "EGR_XQP2_MMU_INT_RESET",
    "EGR_XQP2_PORT_INT_RESET",
    "EGR_XQP3_MMU_INT_RESET",
    "EGR_XQP3_PORT_INT_RESET",
    "EGR_XQP_PORT_INT_RESET",
    "EGR_XQP_PORT_MODE",
    "EGS_ERR",
    "EG_SFI_STORE_FORWARD_ERROR",
    "EG_SFI_STORE_FORWARD_ERROR_DISINT",
    "EG_SFI_STORE_FORWARD_ERROR_EN",
    "EG_SFI_STORE_FORWARD_ERROR_MASK",
    "EHG_NONHG_TOCPU",
    "EHG_QOS_MAPPING_ECC_EN",
    "EHG_QOS_MAPPING_TM",
    "EHG_RX_DATA",
    "EHG_RX_MASK",
    "EHG_TX_DATA",
    "EH_EXT_HDR_ENABLE",
    "EH_EXT_HDR_LEARN_OVERRIDE",
    "EH_LENGTH",
    "EH_OFFSET",
    "EH_QUEUE_TAG",
    "EH_TAG_TYPE",
    "EH_TM",
    "EIGHTK_NODES",
    "EJECT_DONE",
    "EJECT_MODE_LINK",
    "EJECT_RATE",
    "EL3_BYPASS",
    "EM0_FIFO_OVERFLOW",
    "EM0_FIFO_OVERFLOW_DISINT",
    "EM0_FIFO_OVERFLOW_MASK",
    "EM0_FIFO_UNDERRUN",
    "EM0_FIFO_UNDERRUN_DISINT",
    "EM0_FIFO_UNDERRUN_MASK",
    "EM0_LOCAL_MTP",
    "EM0_MTP_INDEX",
    "EM1_FIFO_OVERFLOW",
    "EM1_FIFO_OVERFLOW_DISINT",
    "EM1_FIFO_OVERFLOW_MASK",
    "EM1_FIFO_UNDERRUN",
    "EM1_FIFO_UNDERRUN_DISINT",
    "EM1_FIFO_UNDERRUN_MASK",
    "EM1_LOCAL_MTP",
    "EM1_MTP_INDEX",
    "EMIRROR",
    "EMIRROR_CONTROL1_PAR_ERR",
    "EMIRROR_CONTROL1_TM",
    "EMIRROR_CONTROL2_PAR_ERR",
    "EMIRROR_CONTROL2_TM",
    "EMIRROR_CONTROL3_PAR_ERR",
    "EMIRROR_CONTROL3_TM",
    "EMIRROR_CONTROL_PAR_ERR",
    "EMIRROR_CONTROL_TM",
    "EMOP_BUFFER_ECC_EN",
    "EMOP_BUFFER_TM",
    "EMPTY",
    "EM_COS",
    "EM_COS_ENABLE",
    "EM_IF_TYPE_QDR2",
    "EM_LATENCY",
    "EM_LATENCY7",
    "EM_LATENCY8",
    "EM_LOCAL_MTP",
    "EM_MODE",
    "EM_MTP_INDEX",
    "EM_MTP_INDEX0",
    "EM_MTP_INDEX1",
    "EM_SRCMOD_CHANGE",
    "EN",
    "ENABLE",
    "ENABLE1",
    "ENABLE2",
    "ENABLEMEMFAILMETERING",
    "ENABLEMSGPOLLING",
    "ENABLE_1KTIMES",
    "ENABLE_AUTO_SWITCHOVER",
    "ENABLE_CH01",
    "ENABLE_CH23",
    "ENABLE_CHN0",
    "ENABLE_CHN1",
    "ENABLE_CLEAR",
    "ENABLE_DDR",
    "ENABLE_DQ_ODT",
    "ENABLE_DRACO1_5_HASH",
    "ENABLE_DRR",
    "ENABLE_EXT_QGPHY_CLK_OUT",
    "ENABLE_FP_FOR_MIRROR_PKTS",
    "ENABLE_FROMCPU_PACKET",
    "ENABLE_HG0",
    "ENABLE_HG12",
    "ENABLE_INTR",
    "ENABLE_MEM_CG0",
    "ENABLE_MEM_CG1",
    "ENABLE_MULTIPLE_SBUS_CMDS",
    "ENABLE_ODT",
    "ENABLE_ODT_CK",
    "ENABLE_PKT_MOD",
    "ENABLE_PORT_STM",
    "ENABLE_QK_ODT",
    "ENABLE_SCHAN_REQUEST",
    "ENABLE_SELECT",
    "ENABLE_SIMPLEX",
    "ENABLE_SWITCHOVER",
    "ENABLE_TCAM",
    "ENABLE_TOCPU_PACKET",
    "ENABLE_VAL",
    "ENA_EXT_CONFIG",
    "ENB_CLKOUT",
    "ENCAP_INCOMING_TAG_STATUS",
    "ENC_DEC_SELECT",
    "ENDCELLLENGTH",
    "ENDQUEUE",
    "END_ADDR",
    "END_CELL",
    "END_CNTRID",
    "END_CRC_ERROR",
    "END_FLAG",
    "ENGMR",
    "ENIFILTER_DROP_TOCPU",
    "ENQDEQ_ACK",
    "ENQDEQ_FIFO_DEPTH",
    "ENQDEQ_FIFO_FULL",
    "ENQDEQ_FIFO_FULL_DISINT",
    "ENQDEQ_FIFO_FULL_HALT_EN",
    "ENQDONE_STATUS",
    "ENQDONE_STATUS_DISINT",
    "ENQD_FIFO_BP",
    "ENQD_FIFO_CORRECTED_ERROR",
    "ENQD_FIFO_CORRECTED_ERROR_DISINT",
    "ENQD_FIFO_ENABLE_ECC",
    "ENQD_FIFO_FORCE_UNCORRECTABLE_ERROR",
    "ENQD_FIFO_HIGH_WATERMARK",
    "ENQD_FIFO_HIGH_WATERMARK_UPD",
    "ENQD_FIFO_LEVEL",
    "ENQD_FIFO_MEM_TM",
    "ENQD_FIFO_OVERFLOW",
    "ENQD_FIFO_OVERFLOW_DISINT",
    "ENQD_FIFO_OVERFLOW_HALT_EN",
    "ENQD_FIFO_THRESHOLD",
    "ENQD_FIFO_UNCORRECTED_ERROR",
    "ENQD_FIFO_UNCORRECTED_ERROR_DISINT",
    "ENQD_FIFO_UNDERRUN",
    "ENQD_FIFO_UNDERRUN_DISINT",
    "ENQD_PIPELINE_ACTIVE",
    "ENQD_STATUS",
    "ENQD_STATUS_DISINT",
    "ENQIGPERR0",
    "ENQIGPERR1",
    "ENQIGPERR2",
    "ENQIGPERR3",
    "ENQIGPERR4",
    "ENQIGPERR5",
    "ENQIGPERR6",
    "ENQRESP_BADQ",
    "ENQRESP_BUFFERPTR1",
    "ENQRESP_DROP",
    "ENQRESP_ECN",
    "ENQRESP_HEAD_LINES",
    "ENQRESP_LEN",
    "ENQRESP_LLA0",
    "ENQRESP_QUEUE",
    "ENQRESP_TAG",
    "ENQR_DISABLED_QUEUE_DETECT",
    "ENQR_DISABLED_QUEUE_DETECT_DISINT",
    "ENQR_FIFO_CORRECTED_ERROR",
    "ENQR_FIFO_CORRECTED_ERROR_DISINT",
    "ENQR_FIFO_ENABLE_ECC",
    "ENQR_FIFO_FORCE_UNCORRECTABLE_ERROR",
    "ENQR_FIFO_HIGH_WATERMARK",
    "ENQR_FIFO_HIGH_WATERMARK_UPD",
    "ENQR_FIFO_LEVEL",
    "ENQR_FIFO_MEM_TM",
    "ENQR_FIFO_OVERFLOW",
    "ENQR_FIFO_OVERFLOW_DISINT",
    "ENQR_FIFO_OVERFLOW_HALT_EN",
    "ENQR_FIFO_OVF_HALT_EN",
    "ENQR_FIFO_UNCORRECTED_ERROR",
    "ENQR_FIFO_UNCORRECTED_ERROR_DISINT",
    "ENQR_FIFO_UNDERRUN",
    "ENQR_FIFO_UNDERRUN_DISINT",
    "ENQR_INFLIGHT_TERM",
    "ENQR_MIN_ALLOC_ERROR",
    "ENQR_MIN_ALLOC_ERROR_DISINT",
    "ENQR_MIN_ALLOC_ERROR_HALT_EN",
    "ENQR_PIPELINE_ACTIVE",
    "ENQR_PS0_REQ_FIFO_OVERFLOW",
    "ENQR_PS0_REQ_FIFO_OVERFLOW_DISINT",
    "ENQR_PS0_TM",
    "ENQR_STATUS",
    "ENQR_STATUS_DISINT",
    "ENQR_TAG_CREDIT_UNDERRUN",
    "ENQR_TAG_CREDIT_UNDERRUN_DISINT",
    "ENQR_TAG_UNDERRUN_HALT_EN",
    "ENQ_CRDT_BP",
    "ENQ_CRDT_LEVEL",
    "ENQ_CRDT_LOW_WATERMARK",
    "ENQ_CRDT_LOW_WATERMARK_UPD",
    "ENQ_CRDT_THRESHOLD",
    "ENQ_INVALID_LAST_Q",
    "ENQ_INVALID_Q_CNT",
    "ENQ_INVALID_Q_CNT_DISINT",
    "ENQ_IPMC_TBL_PAR_ERR",
    "ENQ_IPMC_TBL_PAR_ERR_EN",
    "ENQ_NO_FREE_PTR_ERROR",
    "ENQ_NO_FREE_PTR_ERROR_DISINT",
    "ENQ_REQ",
    "ENQ_TAGS_BP",
    "ENQ_TAGS_FP_OVERFLOW",
    "ENQ_TAGS_FP_OVERFLOW_DISINT",
    "ENQ_TAGS_FP_OVERFLOW_HALT_EN",
    "ENQ_TAGS_FP_UNDERRUN",
    "ENQ_TAGS_FP_UNDERRUN_DISINT",
    "ENQ_TAGS_FP_UNDERRUN_HALT_EN",
    "ENQ_TAGS_LEVEL",
    "ENQ_TAGS_LOW_WATERMARK",
    "ENQ_TAGS_LOW_WATERMARK_UPD",
    "ENQ_TAG_TIMEOUT_ERROR",
    "ENQ_TAG_TIMEOUT_ERROR_DISINT",
    "ENTRIES",
    "ENTRIES_FIFO",
    "ENTRIES_PER_PORT",
    "ENTRIES_PER_PORT_127_96",
    "ENTRIES_PER_PORT_31_0",
    "ENTRIES_PER_PORT_63_32",
    "ENTRIES_PER_PORT_95_64",
    "ENTRY0",
    "ENTRY1",
    "ENTRY2",
    "ENTRY3",
    "ENTRY4",
    "ENTRY5",
    "ENTRY6",
    "ENTRY7",
    "ENTRY_ADR",
    "ENTRY_BM",
    "ENTRY_COUNT",
    "ENTRY_IDX",
    "ENTRY_INDEX",
    "ENTRY_INFO_UPPER",
    "ENTRY_LIMIT",
    "ENTRY_LOC",
    "ENTRY_OVERFLOW",
    "ENTRY_TYPE",
    "ENTRY_TYPE_COPY",
    "EN_ALIGN_ERR_UE_S0_HIT",
    "EN_ALIGN_ERR_UE_S1_HIT",
    "EN_BIG_ENDIAN_BUS_4_NRM_DMA",
    "EN_BIG_ENDIAN_BUS_4_PIO",
    "EN_BIG_ENDIAN_BUS_4_PKT_DMA",
    "EN_BIG_ENDIAN_WORDS_4_STAT_DMA",
    "EN_CMLBUF1",
    "EN_CMLBUF2",
    "EN_CMLBUF3",
    "EN_CPU_OPTIMIZATION",
    "EN_ECC_CHK_DEFIP_DAT",
    "EN_ECC_CHK_FP_CNTR_DAT",
    "EN_ECC_CHK_FP_POLICY_DAT",
    "EN_ECC_CHK_L2DAT",
    "EN_ECC_GEN_DEFIP_DAT",
    "EN_ECC_GEN_FP_CNTR_DAT",
    "EN_ECC_GEN_FP_POLICY_DAT",
    "EN_ECC_GEN_L2DAT",
    "EN_EFILTER",
    "EN_EXT_SEARCH_REQ",
    "EN_IFILTER",
    "EN_IPDA",
    "EN_IPMACDA",
    "EN_IPMACSA",
    "EN_IPMC_AGE_OUT",
    "EN_IPSA",
    "EN_IPTYPE",
    "EN_IPVID",
    "EN_IP_LNGTH_ADJ",
    "EN_L4DS",
    "EN_L4SS",
    "EN_MACDA",
    "EN_MACSA",
    "EN_MAX",
    "EN_MIN",
    "EN_NONCPU_OPTIMIZATION",
    "EN_PCI_RST_ON_INIT",
    "EN_PTR_MISMATCH",
    "EN_PURGE_ON_DED",
    "EN_RD_TCAM",
    "EN_RECURSIVE_COSLC_REQ_TO_MMU",
    "EN_RLD_OPN",
    "EN_SG_OPN",
    "EN_TYPE",
    "EN_VID",
    "EN_WDQ_EMPTY",
    "EN_XQ_TEST",
    "EN_XQ_TEST2",
    "EN_XQ_TEST3",
    "EOP",
    "EOP_BUF_A_TM",
    "EOP_BUF_B_TM",
    "EOP_BUF_C_TM",
    "EOP_BUF_HI_TM",
    "EOP_BUF_LO_TM",
    "EOP_CELL",
    "EOP_DETECTED",
    "EOP_MISSING_ERR_CNT_A",
    "EOP_MISSING_ERR_CNT_A_DISINT",
    "EOP_MISSING_ERR_CNT_B",
    "EOP_MISSING_ERR_CNT_B_DISINT",
    "EOS",
    "EOT",
    "EOT_0",
    "EOT_1",
    "EOT_2",
    "EOT_3",
    "EOT_4",
    "EPIC_ERRORS",
    "EPOCH",
    "EPOCH_LENGTH",
    "EPOCH_SEQNUM",
    "EPORT",
    "EP_CLASS_RESOLUTION_CORRECTED_ERROR",
    "EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINT",
    "EP_CLASS_RESOLUTION_ENABLE_ECC",
    "EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERROR",
    "EP_CLASS_RESOLUTION_UNCORRECTED_ERROR",
    "EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINT",
    "EP_CM_BUFFER_CORRECTED_ERROR",
    "EP_CM_BUFFER_CORRECTED_ERROR_DISINT",
    "EP_CM_BUFFER_ENABLE_ECC",
    "EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERROR",
    "EP_CM_BUFFER_UNCORRECTED_ERROR",
    "EP_CM_BUFFER_UNCORRECTED_ERROR_DISINT",
    "EP_DEST_PORT_MAP_CORRECTED_ERROR",
    "EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINT",
    "EP_DEST_PORT_MAP_ENABLE_ECC",
    "EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERROR",
    "EP_DEST_PORT_MAP_UNCORRECTED_ERROR",
    "EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINT",
    "EP_GP_CTRL_BUF_TM",
    "EP_GP_DATA_BUF_TM",
    "EP_INITBUF_DBE",
    "EP_INITBUF_SBE",
    "EP_INITBUF_TM",
    "EP_INTR",
    "EP_OI2QB_MAP_CORRECTED_ERROR",
    "EP_OI2QB_MAP_CORRECTED_ERROR_DISINT",
    "EP_OI2QB_MAP_ENABLE_ECC",
    "EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERROR",
    "EP_OI2QB_MAP_UNCORRECTED_ERROR",
    "EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINT",
    "EP_RDE_INFO_INDEX",
    "EP_REQP_BUFFER_CORRECTED_ERROR",
    "EP_REQP_BUFFER_CORRECTED_ERROR_DISINT",
    "EP_REQP_BUFFER_ENABLE_ECC",
    "EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERROR",
    "EP_REQP_BUFFER_UNCORRECTED_ERROR",
    "EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINT",
    "EP_RESI_BUF_TM",
    "EP_STATS_CTRL_CORRECTED_ERROR",
    "EP_STATS_CTRL_CORRECTED_ERROR_DISINT",
    "EP_STATS_CTRL_ENABLE_ECC",
    "EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERROR",
    "EP_STATS_CTRL_UNCORRECTED_ERROR",
    "EP_STATS_CTRL_UNCORRECTED_ERROR_DISINT",
    "EP_TO_CMIC_INTR",
    "EP_TO_CMIC_PERR_INTR",
    "EP_TO_PORT_INTF_ENABLE",
    "EP_TREX2_DEBUG_ENABLE",
    "EP_XP_BUFFER_CORRECTED_ERROR",
    "EP_XP_BUFFER_CORRECTED_ERROR_DISINT",
    "EP_XP_BUFFER_ENABLE_ECC",
    "EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERROR",
    "EP_XP_BUFFER_UNCORRECTED_ERROR",
    "EP_XP_BUFFER_UNCORRECTED_ERROR_DISINT",
    "EP_XP_DATA_BUF_TM",
    "EQ_DEQ_CNT_ERROR",
    "EQ_DEQ_CNT_ERROR_DISINT",
    "EQ_DEQ_CNT_ERROR_MASK",
    "ERB_FULL",
    "ERB_IPCF_PTR",
    "ERB_LIMIT_COUNT",
    "ERB_OVERFLOW",
    "ERB_SHOW_CUR_COUNT",
    "ERB_UNDERRUN",
    "EREQFIFO_END_ADDR",
    "EREQFIFO_START_ADDR",
    "ERESPFIFO_END_ADDR",
    "ERESPFIFO_START_ADDR",
    "ERESP_CAPTURE_TEST_FRAME_DATA",
    "ERESP_TEST_HALT_EN",
    "ERRBIT",
    "ERRCOUNT",
    "ERROR",
    "ERRORCODE",
    "ERROREDNEXTCELLPOINTER",
    "ERRORPOINTER",
    "ERRORS",
    "ERROR_ADDRESS",
    "ERROR_ATTENTION_SET",
    "ERROR_BMP",
    "ERROR_CCM_DEFECT_INTR",
    "ERROR_CCM_DEFECT_INT_ENABLE",
    "ERROR_CCM_DEFECT_RECEIVE_CCM",
    "ERROR_CCM_DEFECT_TIMESTAMP",
    "ERROR_CNT",
    "ERR_ADDR",
    "ERR_ADR",
    "ERR_BITMAP",
    "ERR_CNT",
    "ERR_CODE",
    "ERR_DF_0",
    "ERR_DF_1",
    "ERR_DF_2",
    "ERR_DF_3",
    "ERR_DR_0",
    "ERR_DR_1",
    "ERR_DR_2",
    "ERR_DR_3",
    "ERR_INFO",
    "ERR_INFO2_AVAIL",
    "ERR_PKT_EN",
    "ERR_THRESH",
    "ERSPAN_ENABLE",
    "ER_SFLOW",
    "ES01C_INTR",
    "ESET_NODE_TYPE0",
    "ESET_NODE_TYPE1",
    "ESET_NODE_TYPE10",
    "ESET_NODE_TYPE11",
    "ESET_NODE_TYPE12",
    "ESET_NODE_TYPE13",
    "ESET_NODE_TYPE14",
    "ESET_NODE_TYPE15",
    "ESET_NODE_TYPE16",
    "ESET_NODE_TYPE17",
    "ESET_NODE_TYPE18",
    "ESET_NODE_TYPE19",
    "ESET_NODE_TYPE2",
    "ESET_NODE_TYPE20",
    "ESET_NODE_TYPE21",
    "ESET_NODE_TYPE22",
    "ESET_NODE_TYPE23",
    "ESET_NODE_TYPE24",
    "ESET_NODE_TYPE25",
    "ESET_NODE_TYPE26",
    "ESET_NODE_TYPE27",
    "ESET_NODE_TYPE28",
    "ESET_NODE_TYPE29",
    "ESET_NODE_TYPE3",
    "ESET_NODE_TYPE30",
    "ESET_NODE_TYPE31",
    "ESET_NODE_TYPE4",
    "ESET_NODE_TYPE5",
    "ESET_NODE_TYPE6",
    "ESET_NODE_TYPE7",
    "ESET_NODE_TYPE8",
    "ESET_NODE_TYPE9",
    "ESET_TYPE",
    "ESM_AGE_ENABLE",
    "ESM_BP_ENABLE",
    "ESM_ELIGIBLE",
    "ESM_ELIGIBLE_MODE",
    "ESM_ENABLE",
    "ESM_RSP_WORD",
    "ESU_ASF_HI_ACCUM",
    "ES_CNTR_PA_BASE",
    "ES_DEBUG_EP_CREDIT",
    "ES_ID_FP_CNTR",
    "ES_ID_FP_POLICY",
    "ES_ID_L2_DATA",
    "ES_ID_L3_DATA",
    "ES_PA_BASE",
    "ES_TREX2_DEBUG_ENABLE",
    "ES_WIDTH",
    "ETHERII",
    "ETHERTYPE",
    "ETH_SPEED",
    "ETPAXLAT_TM",
    "ETPAXLAT_WW",
    "ET_DPEO_ERR",
    "ET_DPEO_PERR",
    "ET_INST_REQ_COMPLETE",
    "ET_NO_RD_ACK",
    "ET_NO_RV",
    "ET_PA",
    "ET_PA_XLAT",
    "ET_RBUS_PERR",
    "ET_RD_DAT_PERR",
    "ET_S0_MWS_ERR",
    "ET_S0_NORV_ERR",
    "ET_S0_RBUS_PERR",
    "ET_S1_MWS_ERR",
    "ET_S1_NORV_ERR",
    "ET_S1_RBUS_PERR",
    "ET_UINST_MEM",
    "ET_WIDTH",
    "EVENT_BLOCK",
    "EVENT_HIGH",
    "EVENT_LOW",
    "EVENT_THRESH",
    "EVENT_THRESHOLD",
    "EVENT_VALUE",
    "EVEN_BUFFER_CNT",
    "EVEN_CH_DATA_SELECT",
    "EVEN_HEAD_PCKT_LENGTH",
    "EVEN_METER_TM",
    "EVEN_PARITY",
    "EVEN_PARITY_0",
    "EVEN_PARITY_1",
    "EVEN_PARITY_2",
    "EVEN_PARITY_3",
    "EVEN_PARITY_LOWER",
    "EVEN_PARITY_UPPER",
    "EVEN_TAIL_PTR",
    "EVMASK",
    "EVTX_ENTRY_SRCH_AVAIL_BITS",
    "EVXLT_BYPASS",
    "EWRAP",
    "EXCL_IPMC_BIT",
    "EXCL_NON_PENDING",
    "EXCL_PENDING",
    "EXCL_STATIC",
    "EXC_DEF",
    "EXP",
    "EXPANDED_QE2K_ESET_SPACE",
    "EXPECTED_ADDROUT",
    "EXPECTED_AINDEX",
    "EXPECTED_DATA",
    "EXPIRE",
    "EXPORT_FIFO_DISABLE",
    "EXPORT_TM",
    "EXPORT_TM0",
    "EXPORT_TM1",
    "EXP_DATA",
    "EXP_ENABLE_PARITY",
    "EXP_ERR",
    "EXP_FORCE_PARITY_ERROR",
    "EXP_MAPPING_PTR",
    "EXP_UNCORRECTED_ERROR",
    "EXP_UNCORRECTED_ERROR_DISINT",
    "EXTENDED_DCB_ENABLE",
    "EXTFP_CNTR_DED",
    "EXTFP_CNTR_SEC",
    "EXTFP_POLICY_DED",
    "EXTFP_POLICY_SEC",
    "EXTRA_CLKSRCSEL",
    "EXT_COUNTER_MODE",
    "EXT_DIS",
    "EXT_DST_HIT_BITS",
    "EXT_IFP_ACTION_TM",
    "EXT_IFP_ACT_PAR_ERR",
    "EXT_L2_FWD_EN",
    "EXT_L2_MOD_FIFO",
    "EXT_LU_ERR",
    "EXT_MDIO_MSTR_DIS",
    "EXT_PARITY_DIS",
    "EXT_QGPHY_CLK_SEL_CLK125",
    "EXT_RESET_L_LPBACK",
    "EXT_SRC_HIT_BITS",
    "EXT_TABLE_CONFIG",
    "EXT_TCAM_INT_POL",
    "EXT_TCAM_MODE",
    "EXT_TCAM_NONIP",
    "EXT_TCAM_RESET",
    "EXT_TCAM_RST",
    "EXT_TCAM_SE_O_L_PIN",
    "EXT_TCAM_SLOW",
    "E_T",
    "F0",
    "F0_MASK",
    "F1",
    "F1_MASK",
    "F2",
    "F2_MASK",
    "F3",
    "F3_MASK",
    "F4",
    "F4_MASK",
    "FABRIC_GRANT_REQ_STATUS",
    "FABRIC_GRANT_REQ_STATUS_DISINT",
    "FAB_DP3_ECN_EXCEEDED",
    "FAB_DP3_PDROP",
    "FAB_DP3_TMAX_EXCEEDED",
    "FAILED_ADDRESS",
    "FAILED_DATA",
    "FAILOVER_SET_SIZE",
    "FAIL_ADDR",
    "FASTREROUTE_LABEL",
    "FAST_BIST_EN",
    "FB_A0_COMPATIBLE",
    "FCD_DBUS_DPR",
    "FCD_DPEO_0",
    "FCD_DPEO_1",
    "FCD_IBUS",
    "FCD_RBUS",
    "FCD_RD_ACK",
    "FCD_RV",
    "FCD_SMFL_0",
    "FCD_SMFL_1",
    "FCOS_LENGTH",
    "FCOS_OFFSET",
    "FCRAM_MODE",
    "FCRX",
    "FCS_CORRUPT_URUN_EN",
    "FCTX",
    "FCT_CORRECTED_ERROR",
    "FCT_CORRECTED_ERROR_DISINT",
    "FCT_ENABLE_ECC",
    "FCT_FORCE_UNCORRECTABLE_ERROR",
    "FCT_TM",
    "FCT_UNCORRECTED_ERROR",
    "FCT_UNCORRECTED_ERROR_DISINT",
    "FC_BASE_CORRECTED_ERROR",
    "FC_BASE_CORRECTED_ERROR_DISINT",
    "FC_BASE_ENABLE_ECC",
    "FC_BASE_FORCE_UNCORRECTABLE_ERROR",
    "FC_BASE_TM_ENABLE",
    "FC_BASE_UNCORRECTED_ERROR",
    "FC_BASE_UNCORRECTED_ERROR_DISINT",
    "FC_CLASS",
    "FC_ENABLE",
    "FC_EVEN_PORT_STATE_MASK",
    "FC_HC_MODE",
    "FC_LL_INTF_ENABLE",
    "FC_LL_MSG_INTF0",
    "FC_LL_MSG_INTF1",
    "FC_LL_MSG_INTF2",
    "FC_LL_MSG_INTF3",
    "FC_LL_STATUS_THRESH_IF1",
    "FC_LL_STATUS_THRESH_IF2",
    "FC_LL_STATUS_THRESH_IF3",
    "FC_LL_STATUS_THRESH_IF4",
    "FC_MAX_PORT_ENABLE",
    "FC_MC_ENABLE_MERGE",
    "FC_MSG_TYPE",
    "FC_NUM",
    "FC_STATE",
    "FC_STATE_XLATE",
    "FC_XPORT_SELECT",
    "FD",
    "FDM_TREX2_DEBUG_ENABLE",
    "FD_EN_EB_INTERFACE",
    "FD_EN_FF_INTERFACE",
    "FD_EN_FR_INTERFACE",
    "FD_MAX_MVR",
    "FD_PER_PORT_DROP_COUNT1_SEL",
    "FD_PER_PORT_DROP_COUNT2_SEL",
    "FD_RED_DP",
    "FD_UNIQUE_OI",
    "FD_YELLOW_DP",
    "FF",
    "FFP_DEBUG_LATENCY",
    "FFP_DEBUG_LATENCY_EN",
    "FFP_DONE_FAILURE",
    "FFP_IRULE0_ERR",
    "FFP_IRULE1_ERR",
    "FFP_MASK_SELECT",
    "FFP_METER0_ERR",
    "FFP_METER1_ERR",
    "FFP_PHASE",
    "FFP_RULE_INIT",
    "FFP_STP_MASK_EN",
    "FFP_STP_MASK_ENABLE",
    "FF_CONTROL_MEM_CORRECTED_ERROR",
    "FF_CONTROL_MEM_CORRECTED_ERROR_DISINT",
    "FF_CONTROL_MEM_ENABLE_ECC",
    "FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERROR",
    "FF_CONTROL_MEM_UNCORRECTED_ERROR",
    "FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE0_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE0_ENABLE_ECC",
    "FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE10_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE10_ENABLE_ECC",
    "FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE1_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE1_ENABLE_ECC",
    "FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE2_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE2_ENABLE_ECC",
    "FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE3_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE3_ENABLE_ECC",
    "FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE4_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE4_ENABLE_ECC",
    "FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE5_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE5_ENABLE_ECC",
    "FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE6_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE6_ENABLE_ECC",
    "FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE7_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE7_ENABLE_ECC",
    "FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE8_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE8_ENABLE_ECC",
    "FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE9_CORRECTED_ERROR",
    "FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINT",
    "FF_DEFERAL_QUEUE9_ENABLE_ECC",
    "FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERROR",
    "FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR",
    "FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINT",
    "FF_ENABLE",
    "FF_FC_MEM_CORRECTED_ERROR",
    "FF_FC_MEM_CORRECTED_ERROR_DISINT",
    "FF_FC_MEM_ENABLE_ECC",
    "FF_FC_MEM_FORCE_UNCORRECTABLE_ERROR",
    "FF_FC_MEM_UNCORRECTED_ERROR",
    "FF_FC_MEM_UNCORRECTED_ERROR_DISINT",
    "FF_FIX_EOP_ENABLE",
    "FF_TREX2_DEBUG_ENABLE",
    "FH_TEST",
    "FH_TEST_0",
    "FH_TEST_1",
    "FH_TEST_2",
    "FH_TEST_3",
    "FH_TEST_4",
    "FID_ID",
    "FIELD0",
    "FIELD1",
    "FIELD2",
    "FIELD3",
    "FIELD4",
    "FIELD5",
    "FIELD6",
    "FIELD7",
    "FIELDS_ACTION",
    "FIELD_OFFSET",
    "FIELD_SELECT",
    "FIFOCOUNT",
    "FIFOEMPTY",
    "FIFOOVERFLOW",
    "FIFO_CH0_DMA_HOSTMEM_OVERFLOW",
    "FIFO_CH0_DMA_HOSTMEM_TIMEOUT",
    "FIFO_CH0_DMA_INTR",
    "FIFO_CH1_DMA_HOSTMEM_OVERFLOW",
    "FIFO_CH1_DMA_HOSTMEM_TIMEOUT",
    "FIFO_CH1_DMA_INTR",
    "FIFO_CH2_DMA_HOSTMEM_OVERFLOW",
    "FIFO_CH2_DMA_HOSTMEM_TIMEOUT",
    "FIFO_CH2_DMA_INTR",
    "FIFO_CH3_DMA_HOSTMEM_OVERFLOW",
    "FIFO_CH3_DMA_HOSTMEM_TIMEOUT",
    "FIFO_CH3_DMA_INTR",
    "FIFO_CLASS",
    "FIFO_COUNT",
    "FIFO_DMA0_MEM_TM",
    "FIFO_DMA1_MEM_TM",
    "FIFO_DMA2_MEM_TM",
    "FIFO_DMA3_MEM_TM",
    "FIFO_DROP_STATE",
    "FIFO_HIGH_WATERMARK",
    "FIFO_LEVEL",
    "FIFO_MASK",
    "FIFO_MODE",
    "FIFO_NUM_SEL",
    "FIFO_NUM_VALUE",
    "FIFO_OVERFLOW",
    "FIFO_RD_DMA_NACK_FATAL",
    "FIFO_REASON_CODE",
    "FIFO_SHAPER0_CORRECTED_ERROR",
    "FIFO_SHAPER0_CORRECTED_ERROR_DISINT",
    "FIFO_SHAPER0_ENABLE_ECC",
    "FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERROR",
    "FIFO_SHAPER0_TM_ENABLE",
    "FIFO_SHAPER0_UNCORRECTED_ERROR",
    "FIFO_SHAPER0_UNCORRECTED_ERROR_DISINT",
    "FIFO_SHAPER1_CORRECTED_ERROR",
    "FIFO_SHAPER1_CORRECTED_ERROR_DISINT",
    "FIFO_SHAPER1_ENABLE_ECC",
    "FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERROR",
    "FIFO_SHAPER1_TM_ENABLE",
    "FIFO_SHAPER1_UNCORRECTED_ERROR",
    "FIFO_SHAPER1_UNCORRECTED_ERROR_DISINT",
    "FIFO_SHAPER2_CORRECTED_ERROR",
    "FIFO_SHAPER2_CORRECTED_ERROR_DISINT",
    "FIFO_SHAPER2_ENABLE_ECC",
    "FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERROR",
    "FIFO_SHAPER2_TM_ENABLE",
    "FIFO_SHAPER2_UNCORRECTED_ERROR",
    "FIFO_SHAPER2_UNCORRECTED_ERROR_DISINT",
    "FIFO_SHAPER3_CORRECTED_ERROR",
    "FIFO_SHAPER3_CORRECTED_ERROR_DISINT",
    "FIFO_SHAPER3_ENABLE_ECC",
    "FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERROR",
    "FIFO_SHAPER3_TM_ENABLE",
    "FIFO_SHAPER3_UNCORRECTED_ERROR",
    "FIFO_SHAPER3_UNCORRECTED_ERROR_DISINT",
    "FIFO_THRESH",
    "FIFO_THRESH_OFFSET_RED",
    "FIFO_THRESH_OFFSET_YELLOW",
    "FIFO_THRESH_RESET_OFFSET",
    "FIFO_WERR_CORRECTED_ERROR",
    "FIFO_WERR_CORRECTED_ERROR_DISINT",
    "FIFO_WERR_ENABLE_ECC",
    "FIFO_WERR_FORCE_UNCORRECTABLE_ERROR",
    "FIFO_WERR_TM_ENABLE",
    "FIFO_WERR_UNCORRECTED_ERROR",
    "FIFO_WERR_UNCORRECTED_ERROR_DISINT",
    "FILL_LEVEL",
    "FILL_THRESH_HIT",
    "FILTER",
    "FILTER_ENABLE",
    "FIL_EN",
    "FIRST",
    "FIRSTCI_SEQREADMASK0",
    "FIRSTCI_SEQREADMASK1",
    "FIRSTCI_SEQREADMASK2",
    "FIRSTCI_SEQREADMASK3",
    "FIRSTCI_SEQREADMASK4",
    "FIRSTCI_SEQREADMASK5",
    "FIRSTCI_SEQREADMASK6",
    "FIRSTCI_SEQREADMASK7",
    "FIRSTCI_SEQREADMASK8",
    "FIRSTCI_SEQREADMASK9",
    "FIRSTCI_SEQSTART0",
    "FIRSTCI_SEQSTART1",
    "FIRSTCI_SEQSTART2",
    "FIRSTCI_SEQSTART3",
    "FIRSTCI_SEQSTART4",
    "FIRSTCI_SEQSTART5",
    "FIRSTCI_SEQSTART6",
    "FIRSTCI_SEQSTART7",
    "FIRSTCI_SEQSTART8",
    "FIRSTCI_SEQSTART9",
    "FIRSTEND",
    "FIRSTSTART",
    "FIRST_CHILD_NODE",
    "FIRST_DEQ",
    "FIRST_FRAG_SIZE",
    "FIRST_MASK",
    "FIRST_MA_INDEX",
    "FIRST_PACKET",
    "FIRST_RMEP_INDEX",
    "FIRST_VALUE",
    "FIXED",
    "FIXED_MASK",
    "FIX_IPMC",
    "FLCHK",
    "FLOOD_BPDU",
    "FLOW_BKT_FULL_MODE",
    "FLOW_EN",
    "FLOW_LABEL",
    "FLOW_METER_IDX",
    "FLOW_RATE_ENABLE",
    "FLOW_TM",
    "FLUSH",
    "FLUSHER_ENABLE",
    "FLUSHPENDING_CORRECTED_ERROR",
    "FLUSHPENDING_CORRECTED_ERROR_DISINT",
    "FLUSHPENDING_ENABLE_ECC",
    "FLUSHPENDING_FORCE_UNCORRECTABLE_ERROR",
    "FLUSHPENDING_UNCORRECTED_ERROR",
    "FLUSHPENDING_UNCORRECTED_ERROR_DISINT",
    "FLUSHPEND_MEM_TM",
    "FLUSH_DEQR_DROP_CNT",
    "FLUSH_DROP_ENQR_CNT",
    "FLUSH_FIFO_DONE",
    "FLUSH_FIFO_ENABLE",
    "FLUSH_FIFO_NUM",
    "FLUSH_MASK",
    "FLUSH_PENDING",
    "FLUSH_VALUE",
    "FMASK",
    "FN0",
    "FN1",
    "FORCE_ERR",
    "FORCE_ERROR",
    "FORCE_FULL_STATUS_DEBUG",
    "FORCE_LINK_ENABLE_A",
    "FORCE_LINK_ENABLE_B",
    "FORCE_LINK_EN_A",
    "FORCE_LINK_EN_B",
    "FORCE_MSM_BYTE_ALIGNMENT",
    "FORCE_NOT_READY",
    "FORCE_PFC_XON",
    "FORCE_PPP_XON",
    "FORCE_PP_XON",
    "FORCE_RX_PLANE",
    "FORCE_RX_PLANE_VALUE",
    "FORCE_SOT_EVEN",
    "FORCE_SPEED_STRAP",
    "FORCE_STATIC_MH_PFM",
    "FORCE_TIME_ALIGNMENT_EVEN",
    "FORCE_TIME_ALIGNMENT_ODD",
    "FORCE_TX_PLANE",
    "FORCE_TX_PLANE_VALUE",
    "FOREVER",
    "FORMAT",
    "FOUR_BYTE_REMOVE_ENABLE",
    "FOUR_BYTE_REMOVE_OFFSET",
    "FP0RSPFIFOCOUNT_GTE_HITHR",
    "FP0RSPFIFO_FULL",
    "FP0RSPFIFO_OVERFLOW",
    "FP0RSPFIFO_TM",
    "FP1RSPFIFOCOUNT_GTE_HITHR",
    "FP1RSPFIFO_FULL",
    "FP1RSPFIFO_OVERFLOW",
    "FP1RSPFIFO_TM",
    "FPCF_EN",
    "FPCF_RDMODE",
    "FPCREQFIFO_BK2BK_WR",
    "FPCREQFIFO_EMPTY",
    "FPCREQFIFO_FULL",
    "FPCREQFIFO_OVERFLOW",
    "FPCREQFIFO_RD_DISABLE",
    "FPCREQFIFO_SHOW_CUR_COUNT",
    "FPCREQFIFO_TM",
    "FP_CAM_BIST_DONE",
    "FP_CAM_BIST_DONE_STATUS",
    "FP_CAM_BIST_ENABLE_BITS",
    "FP_CAM_BIST_ENABLE_SLICE_0",
    "FP_CAM_BIST_ENABLE_SLICE_0_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_0_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_1",
    "FP_CAM_BIST_ENABLE_SLICE_10",
    "FP_CAM_BIST_ENABLE_SLICE_10_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_10_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_11",
    "FP_CAM_BIST_ENABLE_SLICE_11_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_11_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_12",
    "FP_CAM_BIST_ENABLE_SLICE_12_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_12_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_13",
    "FP_CAM_BIST_ENABLE_SLICE_13_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_13_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_14",
    "FP_CAM_BIST_ENABLE_SLICE_14_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_14_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_15",
    "FP_CAM_BIST_ENABLE_SLICE_15_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_15_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_1_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_1_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_2",
    "FP_CAM_BIST_ENABLE_SLICE_2_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_2_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_3",
    "FP_CAM_BIST_ENABLE_SLICE_3_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_3_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_4",
    "FP_CAM_BIST_ENABLE_SLICE_4_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_4_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_5",
    "FP_CAM_BIST_ENABLE_SLICE_5_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_5_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_6",
    "FP_CAM_BIST_ENABLE_SLICE_6_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_6_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_7",
    "FP_CAM_BIST_ENABLE_SLICE_7_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_7_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_8",
    "FP_CAM_BIST_ENABLE_SLICE_8_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_8_UPPER",
    "FP_CAM_BIST_ENABLE_SLICE_9",
    "FP_CAM_BIST_ENABLE_SLICE_9_LOWER",
    "FP_CAM_BIST_ENABLE_SLICE_9_UPPER",
    "FP_CAM_BIST_GO",
    "FP_CAM_BIST_GO_STATUS",
    "FP_CAM_BIST_SKIP_COUNT",
    "FP_CAM_CONTROL_SLICE_0",
    "FP_CAM_CONTROL_SLICE_1",
    "FP_CAM_CONTROL_SLICE_10",
    "FP_CAM_CONTROL_SLICE_11",
    "FP_CAM_CONTROL_SLICE_12",
    "FP_CAM_CONTROL_SLICE_13",
    "FP_CAM_CONTROL_SLICE_14",
    "FP_CAM_CONTROL_SLICE_15",
    "FP_CAM_CONTROL_SLICE_2",
    "FP_CAM_CONTROL_SLICE_3",
    "FP_CAM_CONTROL_SLICE_4",
    "FP_CAM_CONTROL_SLICE_5",
    "FP_CAM_CONTROL_SLICE_6",
    "FP_CAM_CONTROL_SLICE_7",
    "FP_CAM_CONTROL_SLICE_8",
    "FP_CAM_CONTROL_SLICE_9",
    "FP_CAM_DEBUG_ENABLE_SLICE_0",
    "FP_CAM_DEBUG_ENABLE_SLICE_0_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_0_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_1",
    "FP_CAM_DEBUG_ENABLE_SLICE_10",
    "FP_CAM_DEBUG_ENABLE_SLICE_10_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_10_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_11",
    "FP_CAM_DEBUG_ENABLE_SLICE_11_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_11_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_12",
    "FP_CAM_DEBUG_ENABLE_SLICE_12_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_12_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_13",
    "FP_CAM_DEBUG_ENABLE_SLICE_13_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_13_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_14",
    "FP_CAM_DEBUG_ENABLE_SLICE_14_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_14_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_15",
    "FP_CAM_DEBUG_ENABLE_SLICE_15_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_15_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_1_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_1_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_2",
    "FP_CAM_DEBUG_ENABLE_SLICE_2_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_2_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_3",
    "FP_CAM_DEBUG_ENABLE_SLICE_3_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_3_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_4",
    "FP_CAM_DEBUG_ENABLE_SLICE_4_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_4_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_5",
    "FP_CAM_DEBUG_ENABLE_SLICE_5_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_5_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_6",
    "FP_CAM_DEBUG_ENABLE_SLICE_6_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_6_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_7",
    "FP_CAM_DEBUG_ENABLE_SLICE_7_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_7_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_8",
    "FP_CAM_DEBUG_ENABLE_SLICE_8_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_8_UPPER",
    "FP_CAM_DEBUG_ENABLE_SLICE_9",
    "FP_CAM_DEBUG_ENABLE_SLICE_9_LOWER",
    "FP_CAM_DEBUG_ENABLE_SLICE_9_UPPER",
    "FP_CAM_ENABLE_SLICE_0",
    "FP_CAM_ENABLE_SLICE_1",
    "FP_CAM_ENABLE_SLICE_10",
    "FP_CAM_ENABLE_SLICE_11",
    "FP_CAM_ENABLE_SLICE_12",
    "FP_CAM_ENABLE_SLICE_13",
    "FP_CAM_ENABLE_SLICE_14",
    "FP_CAM_ENABLE_SLICE_15",
    "FP_CAM_ENABLE_SLICE_2",
    "FP_CAM_ENABLE_SLICE_3",
    "FP_CAM_ENABLE_SLICE_4",
    "FP_CAM_ENABLE_SLICE_5",
    "FP_CAM_ENABLE_SLICE_6",
    "FP_CAM_ENABLE_SLICE_7",
    "FP_CAM_ENABLE_SLICE_8",
    "FP_CAM_ENABLE_SLICE_9",
    "FP_CAM_S10_STATUS",
    "FP_CAM_S12_STATUS",
    "FP_CAM_S14_STATUS",
    "FP_CAM_S15_STATUS",
    "FP_CAM_S2_STATUS",
    "FP_CAM_S3_STATUS",
    "FP_CAM_S5_STATUS",
    "FP_CAM_S6_STATUS",
    "FP_CAM_S8_STATUS",
    "FP_FIELDSEL_TM",
    "FP_FIELD_SEL_PAR_ERR",
    "FP_FIXED_KEY_EXPANSION",
    "FP_INNER_VLAN_OVERLAY_ENABLE",
    "FP_KEY_FORCE_VID",
    "FP_LOOKUP_ENABLE_ALL_SLICES",
    "FP_LOOKUP_ENABLE_SLICE_0",
    "FP_LOOKUP_ENABLE_SLICE_1",
    "FP_LOOKUP_ENABLE_SLICE_10",
    "FP_LOOKUP_ENABLE_SLICE_11",
    "FP_LOOKUP_ENABLE_SLICE_12",
    "FP_LOOKUP_ENABLE_SLICE_13",
    "FP_LOOKUP_ENABLE_SLICE_14",
    "FP_LOOKUP_ENABLE_SLICE_15",
    "FP_LOOKUP_ENABLE_SLICE_2",
    "FP_LOOKUP_ENABLE_SLICE_3",
    "FP_LOOKUP_ENABLE_SLICE_4",
    "FP_LOOKUP_ENABLE_SLICE_5",
    "FP_LOOKUP_ENABLE_SLICE_6",
    "FP_LOOKUP_ENABLE_SLICE_7",
    "FP_LOOKUP_ENABLE_SLICE_8",
    "FP_LOOKUP_ENABLE_SLICE_9",
    "FP_METER_SPARE",
    "FP_MODID",
    "FP_NON_ROTATED_CAM_CONTROL_",
    "FP_POLICY_TABLE_TM",
    "FP_POLICY_TABLE_WW",
    "FP_PORT_FIELD_SEL_INDEX",
    "FP_PORT_FIELD_SEL_MODE",
    "FP_PORT_SELECT_TYPE",
    "FP_REFRESH_ENABLE",
    "FP_REFRESH_ERR",
    "FP_ROTATED_CAM_CONTROL_",
    "FP_SLICE_ENABLE_ALL_SLICES",
    "FP_SLICE_ENABLE_SLICE_0",
    "FP_SLICE_ENABLE_SLICE_1",
    "FP_SLICE_ENABLE_SLICE_10",
    "FP_SLICE_ENABLE_SLICE_11",
    "FP_SLICE_ENABLE_SLICE_12",
    "FP_SLICE_ENABLE_SLICE_13",
    "FP_SLICE_ENABLE_SLICE_14",
    "FP_SLICE_ENABLE_SLICE_15",
    "FP_SLICE_ENABLE_SLICE_2",
    "FP_SLICE_ENABLE_SLICE_3",
    "FP_SLICE_ENABLE_SLICE_4",
    "FP_SLICE_ENABLE_SLICE_5",
    "FP_SLICE_ENABLE_SLICE_6",
    "FP_SLICE_ENABLE_SLICE_7",
    "FP_SLICE_ENABLE_SLICE_8",
    "FP_SLICE_ENABLE_SLICE_9",
    "FP_SNAP_OTHER_DECODE_ENABLE",
    "FP_UDF_CAM_TM",
    "FP_UDF_PAR_ERR",
    "FP_UDF_RAM_TM",
    "FP_UDF_TM",
    "FRAC_NS",
    "FRAGMENT",
    "FRAGMENT_ID",
    "FRAGMENT_ID_ECC_EN",
    "FRAGMENT_ID_TM",
    "FRAGMENT_MASK",
    "FRAGM_DISC",
    "FRAGM_ID",
    "FRAG_HEADER_ECC_EN",
    "FRAG_HEADER_TM",
    "FRAG_ID_MASK",
    "FRAG_PACKET_ECC_EN",
    "FRAG_PACKET_TM",
    "FRAG_VALID",
    "FRAMECRCERROR",
    "FRAMECRCERRORS",
    "FRAMETYPE",
    "FRAME_TYPE",
    "FREE",
    "FREELIST",
    "FREE_LIST_BP",
    "FREE_LIST_BP_HYSTERESIS",
    "FREE_LIST_BP_THRESHOLD",
    "FREE_LIST_DEPTH",
    "FREE_LIST_ENABLE",
    "FREE_LIST_HEAD_PTR",
    "FREE_LIST_HW_INIT_ENABLE",
    "FREE_LIST_INIT",
    "FREE_LIST_LOW_WATERMARK",
    "FREE_LIST_LOW_WATERMARK_UPD",
    "FREE_LIST_OUT_OF_RANGE",
    "FREE_LIST_OUT_OF_RANGE_DISINT",
    "FREE_LIST_OUT_OF_RANGE_HALT_EN",
    "FREE_LIST_OVERFLOW",
    "FREE_LIST_OVERFLOW_DISINT",
    "FREE_LIST_OVERFLOW_HALT_EN",
    "FREE_LIST_TAIL_PTR",
    "FREE_LIST_UNDERFLOW_PKT_CNT",
    "FREE_LIST_UNDERFLOW_PKT_CNT_DISINT",
    "FREE_PTR",
    "FREQDETRESTART_EN",
    "FREQDETRETRY_EN",
    "FREQ_DET_DIS",
    "FREQ_MONITOR_EN",
    "FRM_TAG_0",
    "FRM_TAG_1",
    "FROM_PORT_REQUESTS",
    "FRXD",
    "FRXDV",
    "FRXEND",
    "FRXERROR",
    "FR_DMT_MEM_CORRECTED_ERROR",
    "FR_DMT_MEM_CORRECTED_ERROR_DINST",
    "FR_DMT_MEM_ECC_ERROR_ADDRESS",
    "FR_DMT_MEM_ENABLE_ECC",
    "FR_DMT_MEM_FORCE_UNCORRECTABLE_ERROR",
    "FR_DMT_MEM_UNCORRECTED_ERROR",
    "FR_DMT_MEM_UNCORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_ENABLE_ECC",
    "FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERROR",
    "FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR",
    "FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESS",
    "FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR",
    "FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR",
    "FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESS",
    "FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR",
    "FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR",
    "FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESS",
    "FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR",
    "FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR",
    "FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINST",
    "FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESS",
    "FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR",
    "FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINST",
    "FR_TREX2_DEBUG_ENABLE",
    "FSEL",
    "FULL",
    "FULLD",
    "FULLUPD",
    "FULL_CNT",
    "FULL_DUP",
    "FULL_ENABLE",
    "FULL_FLAG",
    "FULL_KEY",
    "FULL_LEVEL",
    "FULL_MASK",
    "FULL_MODE",
    "FULL_NODE",
    "FULL_STATE",
    "FULL_STATUS",
    "FULL_THRESH",
    "FULL_UPD_FIFO_ERROR",
    "FULL_UPD_FIFO_ERROR_DISINT",
    "FUSE_BITS",
    "FUSE_DATA_OR",
    "FWD",
    "FWD_WITH_PKT_VID",
    "F_STAT_REG",
    "F_STAT_REG_64B",
    "GAIN",
    "GAINED_BYTE_ALIGNMENT_EVENT",
    "GAINED_TIME_ALIGNMENT_EVEN_EVENT",
    "GAINED_TIME_ALIGNMENT_ODD_EVENT",
    "GBODE_TXFIFO",
    "GBOD_RXFIFO",
    "GBP_FULL",
    "GBP_OK",
    "GBUFFS_CORRECTED_ERROR",
    "GBUFFS_CORRECTED_ERROR_DISINT",
    "GBUFFS_ENABLE_ECC",
    "GBUFFS_FORCE_UNCORRECTABLE_ERROR",
    "GBUFFS_UNCORRECTED_ERROR",
    "GBUFFS_UNCORRECTED_ERROR_DISINT",
    "GBUFF_MEM_TM",
    "GENSTATUSMEG_EN",
    "GEN_CALL_EN",
    "GE_PORT_BLOCK_MASK",
    "GFPORT_CLOCK_CONFIG",
    "GGPSTROBE",
    "GGP_ENABLE",
    "GGP_OUT_OF_RANGE_MC",
    "GGP_OUT_OF_RANGE_MC_DISINT",
    "GGP_SEEN_ILLEGAL_PRI",
    "GGP_TS_GRANT_TOO_SOON",
    "GGP_TS_GRANT_TOO_SOON_DISINT",
    "GLOBAL_COUNTER",
    "GLOBAL_HDRM_COUNT",
    "GLOBAL_HDRM_LIMIT",
    "GLOBAL_PKT_HDR_ADJUST",
    "GLOBAL_PKT_HDR_ADJUST_SIGN",
    "GLOBAL_ROUTE",
    "GLOBAL_ROUTE0",
    "GLOBAL_ROUTE1",
    "GLOBAL_SHARED_FILL_STATE_EN",
    "GLOBAL_THRESH_HI",
    "GLOBAL_THRESH_LO",
    "GLP",
    "GLVR",
    "GMII_PORT_BLOCK_MASK",
    "GMR",
    "GMR2",
    "GMT_CORRECTED_ERROR",
    "GMT_CORRECTED_ERROR_DISINT",
    "GMT_ENABLE_ECC",
    "GMT_FORCE_UNCORRECTABLE_ERROR",
    "GMT_TM",
    "GMT_UNCORRECTED_ERROR",
    "GMT_UNCORRECTED_ERROR_DISINT",
    "GO",
    "GOT_LOCK",
    "GP0_ECC_EN",
    "GP0_RESET",
    "GP0_TM",
    "GP1_ECC_EN",
    "GP1_RESET",
    "GP1_TM",
    "GPEN",
    "GPI",
    "GPIC_ERRORS",
    "GPO",
    "GPORT_EN",
    "GPORT_MODE_BITS",
    "GPORT_THRESHOLD",
    "GP_CHANGE_DOT1P",
    "GP_CHANGE_DSCP",
    "GP_DROP",
    "GP_NEW_DOT1P",
    "GP_NEW_DSCP",
    "GP_STARTCNT",
    "GRANT2_ENABLE",
    "GRANT40",
    "GRANTTAG7_SWITCH_ENABLE",
    "GRANT_CMD_CNT",
    "GRANT_CTXT_OVERRUN",
    "GRANT_CTXT_OVERRUN_DISINT",
    "GRANT_CTXT_UNDERRUN",
    "GRANT_CTXT_UNDERRUN_DISINT",
    "GRANT_DYNAMIC",
    "GRANT_SCENARIO",
    "GRANT_SFI_DELAY",
    "GRANT_STATUS",
    "GRANT_STATUS_DISINT",
    "GRANT_STB",
    "GRANT_TO_DEQDONE_ERROR",
    "GRANT_TO_DEQDONE_ERROR_DISINT",
    "GRANT_TO_DEQDONE_ERROR_MASK",
    "GRANT_TO_DEQ_WATERMARK",
    "GREEN_DROPENDPOINT",
    "GREEN_DROPSTARTPOINT",
    "GREEN_MAXDROPRATE",
    "GREEN_TO_PID",
    "GRE_PAYLOAD_IPV4",
    "GRE_PAYLOAD_IPV6",
    "GRE_RSV_EQ_0",
    "GRE_SOURCE_ROUTING_TOCPU",
    "GRE_TUNNEL",
    "GRE_TUNNEL_MASK",
    "GRE_VER1",
    "GRE_VER2",
    "GROUP0_MODE",
    "GROUP1_MODE",
    "GROUP2_MODE",
    "GROUP3_MODE",
    "GROUP_BITMAP_MOD0",
    "GROUP_BITMAP_MOD1",
    "GROUP_IP_ADDR",
    "GROUP_IP_ADDR_LWR_64",
    "GROUP_IP_ADDR_UNUSED",
    "GROUP_IP_ADDR_UPR_56",
    "GROUP_NUM",
    "GROUP_SHAPER_CORRECTED_ERROR",
    "GROUP_SHAPER_CORRECTED_ERROR_DISINT",
    "GROUP_SHAPER_ENABLE_ECC",
    "GROUP_SHAPER_FORCE_UNCORRECTABLE_ERROR",
    "GROUP_SHAPER_TM_ENABLE",
    "GROUP_SHAPER_UNCORRECTED_ERROR",
    "GROUP_SHAPER_UNCORRECTED_ERROR_DISINT",
    "GROUP_SHAPING_ENABLE",
    "GUARANTEED_BUFFS_ALLOCD",
    "GUARANTEED_BUFFS_TOTAL",
    "GUARANTEE_BUFF_DROP_PKT_CNT",
    "GUARANTEE_BUFF_DROP_PKT_CNT_DISINT",
    "G_CHANGE_COS_OR_INT_PRI",
    "G_CHANGE_DOT1P",
    "G_CHANGE_DSCP",
    "G_CHANGE_DSCP_TOS",
    "G_CHANGE_ECN",
    "G_CHANGE_INNER_CFI",
    "G_CHANGE_OUTER_CFI",
    "G_CHANGE_PKT_PRI",
    "G_CHANGE_REDIR_INT_PRI",
    "G_COPY_TO_CPU",
    "G_COS_INT_PRI",
    "G_DROP",
    "G_DROP_PRECEDENCE",
    "G_L3SW_CHANGE_L2_FIELDS",
    "G_L3SW_CHANGE_MACDA_OR_VLAN",
    "G_NEW_DOT1P",
    "G_NEW_DSCP",
    "G_NEW_DSCP_TOS",
    "G_NEW_INNER_CFI",
    "G_NEW_INNER_PRI",
    "G_NEW_OUTER_CFI",
    "G_NEW_PKT_PRI",
    "G_NEW_REDIR_INT_PRI",
    "G_PACKET_REDIRECTION",
    "G_REDIR_DROP_PRECEDENCE",
    "G_REPLACE_INNER_PRI",
    "HALT_CNTRID",
    "HALT_DELAY",
    "HALT_EN",
    "HALT_EV",
    "HALT_SEGMENT",
    "HASH_INDEX",
    "HASH_MODE_A",
    "HASH_MODE_B",
    "HASH_SEED_A",
    "HASH_SEED_B",
    "HASH_SELECT",
    "HASH_SELECT_A",
    "HASH_SELECT_B",
    "HA_FA_ENABLE",
    "HA_FA_STATE",
    "HBIT_EN",
    "HBIT_PA_BASE",
    "HCFC_CORRUPT_CRC",
    "HCFC_GLOBAL_MODE",
    "HCFC_IGNORE_CRC",
    "HCFC_IN_IPG_ONLY",
    "HCFC_LIMIT_CNT",
    "HCFC_LLFC_XOFF",
    "HCFC_LLFC_XON",
    "HCFC_OUT_OF_BAND_MODE",
    "HCFC_RX_CRC_DROP_COUNTER",
    "HCFC_RX_EARLY_SYNC_DETECTED",
    "HCFC_RX_EN",
    "HCFC_SOM",
    "HCFC_TX_EN",
    "HCFC_TX_OVERFLOW",
    "HDRFAILSHUTDOWNEN",
    "HDRMODE",
    "HDRPARITYERROR",
    "HDR_EXT_OVERLAY",
    "HDR_REMOVE_LENGTH",
    "HDR_TM",
    "HDR_XLATE_ECN_ENABLE",
    "HDR_XLATE_ECT_ENABLE",
    "HDR_XLATE_T_ENABLE",
    "HD_ENA",
    "HD_FC_BKOFF_OK",
    "HD_FC_ENA",
    "HEADERPARITY",
    "HEADER_TAGGED",
    "HEADER_TYPE",
    "HEADER_UNTAGGED",
    "HEADER_UNTAGGED_UNUSED",
    "HEADPKTLEN",
    "HEADPKTLEN_MASK",
    "HEADPKTLEN_VALID",
    "HEADPKTLEN_VALID_MASK",
    "HEADPKTLEN_VALID_VALUE",
    "HEADPKTLEN_VALUE",
    "HEADPOINTER",
    "HEAD_LINES",
    "HEAD_LLA_A_CORRECTED_ERROR",
    "HEAD_LLA_A_CORRECTED_ERROR_DISINT",
    "HEAD_LLA_A_UNCORRECTED_ERROR",
    "HEAD_LLA_A_UNCORRECTED_ERROR_DISINT",
    "HEAD_LLA_B_CORRECTED_ERROR",
    "HEAD_LLA_B_CORRECTED_ERROR_DISINT",
    "HEAD_LLA_B_UNCORRECTED_ERROR",
    "HEAD_LLA_B_UNCORRECTED_ERROR_DISINT",
    "HEAD_LLA_ENABLE_ECC",
    "HEAD_LLA_FORCE_UNCORRECTABLE_ERROR",
    "HEAD_LLA_MEM_TM01",
    "HEAD_LLA_MEM_TM2",
    "HEAD_PKT_LEN",
    "HEAD_PKT_LEN_ERR",
    "HEAD_PKT_LEN_ERR_STATUS_DISINT",
    "HEAD_PKT_LEN_VLD",
    "HEAD_POINTER",
    "HEAD_SHOT_FIFO_BUFFER",
    "HEAD_SHOT_FIFO_BUFFER_VLD",
    "HEAD_SHOT_FIFO_LEVEL",
    "HEAD_SHOT_FIFO_OVERFLOW",
    "HEAD_SHOT_FIFO_OVERFLOW_DISINT",
    "HEAD_SHOT_FIFO_UNDERFLOW",
    "HEAD_SHOT_FSM_STATE",
    "HEC_CORRECTABLE_ERROR",
    "HEC_CORRECTABLE_ERROR_DISINT",
    "HEC_CORRECTABLE_ERROR_MASK",
    "HEC_ERR_CNT_A",
    "HEC_ERR_CNT_A_DISINT",
    "HEC_ERR_CNT_B",
    "HEC_ERR_CNT_B_DISINT",
    "HEC_UNCORRECTABLE_ERROR",
    "HEC_UNCORRECTABLE_ERROR_DISINT",
    "HEC_UNCORRECTABLE_ERROR_MASK",
    "HELIX_FBB0_MTU_MODE",
    "HG2_FRC_RESERVED",
    "HGHDRE",
    "HGI",
    "HGIG2_EN_S0",
    "HGIG2_EN_S1",
    "HGIG2_EN_S3",
    "HGIG2_EN_S4",
    "HGTG_RESERVED",
    "HGTG_RESERVED_HI1",
    "HGTRUNK_RES_EN",
    "HG_16GBPS_BMP",
    "HG_ADD_SYS_RSVD_VID",
    "HG_COS",
    "HG_COUNTERS_PAR_ERR",
    "HG_DA_LOOKUP_ENABLE",
    "HG_ERRORS",
    "HG_FAILOVER_PORT_DOWN",
    "HG_GE_PORT",
    "HG_HDR_ERROR_TOCPU",
    "HG_HDR_SEL",
    "HG_HDR_TYPE1_TOCPU",
    "HG_L2_LOOKUP_ENABLE",
    "HG_L3_IPMC_HIT_UPDATE",
    "HG_L3_OVERRIDE",
    "HG_LEARN_OVERRIDE",
    "HG_LOOKUP_ENABLE",
    "HG_LPBACK_DROP_EN",
    "HG_MC_DST_MODID",
    "HG_MC_DST_PORT_NUM",
    "HG_MIRROR_DROP_EN",
    "HG_MODIFY_ENABLE",
    "HG_PBM",
    "HG_SEL",
    "HG_SRC_REMOVAL_EN",
    "HG_UNKN_HDR_DROP_EN",
    "HG_UNKN_OP_DROP_EN",
    "HG_VFI_GRP_DROP_EN",
    "HIAREFLIMIT",
    "HIFREQ",
    "HIGH_AREF_READY",
    "HIGH_WATERMARK",
    "HIGIG",
    "HIGIG2",
    "HIGIG2MODE",
    "HIGIG2_BC_BASE_OFFSET",
    "HIGIG2_BC_SIZE",
    "HIGIG2_IPMC_BASE_OFFSET",
    "HIGIG2_IPMC_SIZE",
    "HIGIG2_L2MC_BASE_OFFSET",
    "HIGIG2_L2MC_SIZE",
    "HIGIG2_MC_BASE_OFFSET",
    "HIGIG2_MC_SIZE",
    "HIGIG2_MODE",
    "HIGIG_ALLOW_SAME_MODID",
    "HIGIG_CPU_COS",
    "HIGIG_HDR_ERROR",
    "HIGIG_L2_MPLS_ENCAP",
    "HIGIG_MASK",
    "HIGIG_MH_TYPE1",
    "HIGIG_MODE",
    "HIGIG_PACKET",
    "HIGIG_PKT",
    "HIGIG_PKT_MASK",
    "HIGIG_PORT",
    "HIGIG_PORT_BITMAP",
    "HIGIG_PORT_BITMAP_HI",
    "HIGIG_PORT_BITMAP_LO",
    "HIGIG_RESERVED_HI0",
    "HIGIG_TOCPU",
    "HIGIG_TRUNK",
    "HIGIG_TRUNK0",
    "HIGIG_TRUNK1",
    "HIGIG_TRUNK2",
    "HIGIG_TRUNK3",
    "HIGIG_TRUNK_BITMAP",
    "HIGIG_TRUNK_BITMAP0",
    "HIGIG_TRUNK_BITMAP1",
    "HIGIG_TRUNK_BITMAP_HI",
    "HIGIG_TRUNK_BITMAP_LO",
    "HIGIG_TRUNK_ID",
    "HIGIG_TRUNK_ID0",
    "HIGIG_TRUNK_ID0_PORT0",
    "HIGIG_TRUNK_ID0_PORT1",
    "HIGIG_TRUNK_ID0_PORT2",
    "HIGIG_TRUNK_ID0_PORT3",
    "HIGIG_TRUNK_ID1",
    "HIGIG_TRUNK_ID1_PORT0",
    "HIGIG_TRUNK_ID1_PORT1",
    "HIGIG_TRUNK_ID1_PORT2",
    "HIGIG_TRUNK_ID1_PORT3",
    "HIGIG_TRUNK_ID2",
    "HIGIG_TRUNK_ID3",
    "HIGIG_TRUNK_OVERRIDE",
    "HIGIG_TRUNK_PORT0",
    "HIGIG_TRUNK_PORT1",
    "HIGIG_TRUNK_PORT10",
    "HIGIG_TRUNK_PORT11",
    "HIGIG_TRUNK_PORT12",
    "HIGIG_TRUNK_PORT13",
    "HIGIG_TRUNK_PORT14",
    "HIGIG_TRUNK_PORT15",
    "HIGIG_TRUNK_PORT2",
    "HIGIG_TRUNK_PORT3",
    "HIGIG_TRUNK_PORT4",
    "HIGIG_TRUNK_PORT5",
    "HIGIG_TRUNK_PORT6",
    "HIGIG_TRUNK_PORT7",
    "HIGIG_TRUNK_PORT8",
    "HIGIG_TRUNK_PORT9",
    "HIGIG_TRUNK_RTAG",
    "HIGIG_TRUNK_RTAG0",
    "HIGIG_TRUNK_RTAG1",
    "HIGIG_TRUNK_SIZE",
    "HIGIG_TRUNK_SIZE0",
    "HIGIG_TRUNK_SIZE1",
    "HIGIG_XGE_PORT_BLOCK_MASK",
    "HIT",
    "HIT0",
    "HIT1",
    "HITBITS",
    "HITDA",
    "HITDA_0",
    "HITDA_1",
    "HITDA_2",
    "HITDA_3",
    "HITDA_4",
    "HITDA_5",
    "HITDA_6",
    "HITDA_7",
    "HITDA_CCM",
    "HITDA_LEFT_TM",
    "HITDA_RIGHT_TM",
    "HITDA_RM",
    "HITDA_TM",
    "HITSA",
    "HITSA_0",
    "HITSA_1",
    "HITSA_2",
    "HITSA_3",
    "HITSA_4",
    "HITSA_5",
    "HITSA_6",
    "HITSA_7",
    "HITSA_CCM",
    "HITSA_LEFT_TM",
    "HITSA_RIGHT_TM",
    "HITSA_RM",
    "HITSA_TM",
    "HIT_0",
    "HIT_1",
    "HIT_10",
    "HIT_11",
    "HIT_12",
    "HIT_13",
    "HIT_14",
    "HIT_15",
    "HIT_2",
    "HIT_3",
    "HIT_4",
    "HIT_5",
    "HIT_6",
    "HIT_7",
    "HIT_8",
    "HIT_9",
    "HIT_BIT",
    "HIT_LEFT_TM",
    "HIT_LEFT_WW",
    "HI_DATA",
    "HI_LINE_COUNT_WATERMARK",
    "HI_PRI_ACTION_CONTROL",
    "HI_PRI_RESOLVE",
    "HI_PUP_FIFO_OVERFLOW",
    "HI_PUP_FIFO_OVERFLOW_DISINT",
    "HOLCOSMINXQCNT",
    "HOLD",
    "HOLD12DROPCOUNT",
    "HOLDPRI",
    "HOLD_STB",
    "HOLD_TS",
    "HOLMAXTIMER",
    "HOL_BMP",
    "HOL_CELL_SOP_DROP_EN",
    "HOL_ENABLE",
    "HOL_PORT_BITMAP",
    "HOL_STAT_UPDATE_ENABLE",
    "HOL_TOCPU",
    "HONOR_PAUSE_FOR_E2E",
    "HOST_NUM_ENTRIES_SEL",
    "HRRFN",
    "HRTFN",
    "HSE_CMDMEM_DONE",
    "HSE_PARITY_DIS",
    "HSE_SEL_EM_LATENCY7",
    "HTLS_MODE",
    "HUGEN",
    "HUGE_FR",
    "HUNGRY",
    "HUNGRY_PRI",
    "HUNGRY_THRESH",
    "HW_AGE_MODE",
    "HW_CTRL_QBUS",
    "HW_INIT",
    "HW_RESET",
    "HW_RESET_OUT",
    "HW_RSTL",
    "HYBRID_GRANT2_ENABLE",
    "HYBRID_L2_LOOKUP_MODE",
    "HYBRID_L2_LOOKUP_MODID",
    "HYBRID_L2_LOOKUP_PORT",
    "HYBRID_MODE_ENABLE",
    "HYBRID_PLANE_CTXT_OVERFLOW",
    "HYBRID_PLANE_CTXT_OVERFLOW_DISINT",
    "HYBRID_PLANE_CTXT_UNDERFLOW",
    "HYBRID_PLANE_CTXT_UNDERFLOW_DISINT",
    "I2C_EN",
    "I2C_INTR",
    "IARB_HDR_ECC_INTR",
    "IARB_HDR_ERR",
    "IARB_PKT_ECC_INTR",
    "IARB_PKT_ERR",
    "IBPLIMIT",
    "IBP_BMP",
    "IBP_ENABLE",
    "IBP_PKTLIMIT",
    "IBP_TOCPU",
    "IBSQ_EMPTY",
    "IBSQ_ENTRY_0",
    "IBSQ_ENTRY_1",
    "IBSQ_ENTRY_2",
    "IBSQ_ENTRY_3",
    "IBSQ_FULL",
    "IBSQ_POP_ERROR",
    "IBSQ_PUSH_ERROR",
    "IBSQ_READ_PTR",
    "IBSQ_WRITE_PTR",
    "IBUS0",
    "IBUS1",
    "ICFG",
    "ICMPV6_CHECK_ENABLE",
    "ICMP_CHECK_ENABLE",
    "ICMP_FRAG_PKTS_ENABLE",
    "ICMP_REDIRECT_TOCPU",
    "ICMP_REDIRECT_TO_CPU",
    "ICMP_V4_PING_SIZE_ENABLE",
    "ICMP_V6_PING_SIZE_ENABLE",
    "ICONTROL_OPCODE_BITMAP_PAR_ERR",
    "ICONTROL_OPCODE_BITMAP_TM",
    "ICPX",
    "ICP_OFF",
    "ID",
    "IDDQ",
    "IDDQ_CNTL",
    "IDISC",
    "IDLE",
    "IDLE_DEQ_PLANE_A_CNT",
    "IDLE_DEQ_PLANE_B_CNT",
    "IDLE_ENABLE",
    "IDLE_FREQ",
    "IDLE_MASK",
    "IDLE_TIMESLOT_THRESH",
    "IDLE_VALUE",
    "IDP0_DFIFO0_A_CORRECTED_ERROR",
    "IDP0_DFIFO0_A_CORRECTED_ERROR_DISINT",
    "IDP0_DFIFO0_A_UNCORRECTED_ERROR",
    "IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINT",
    "IDP0_DFIFO0_B_CORRECTED_ERROR",
    "IDP0_DFIFO0_B_CORRECTED_ERROR_DISINT",
    "IDP0_DFIFO0_B_UNCORRECTED_ERROR",
    "IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINT",
    "IDP0_DFIFO0_ECC_ERROR_ADDRESS_A",
    "IDP0_DFIFO0_ECC_ERROR_ADDRESS_B",
    "IDP0_DFIFO0_ENABLE_ECC",
    "IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERROR",
    "IDP0_DFIFO1_A_CORRECTED_ERROR",
    "IDP0_DFIFO1_A_CORRECTED_ERROR_DISINT",
    "IDP0_DFIFO1_A_UNCORRECTED_ERROR",
    "IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINT",
    "IDP0_DFIFO1_B_CORRECTED_ERROR",
    "IDP0_DFIFO1_B_CORRECTED_ERROR_DISINT",
    "IDP0_DFIFO1_B_UNCORRECTED_ERROR",
    "IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINT",
    "IDP0_DFIFO1_ECC_ERROR_ADDRESS_A",
    "IDP0_DFIFO1_ECC_ERROR_ADDRESS_B",
    "IDP0_DFIFO1_ENABLE_ECC",
    "IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERROR",
    "IDP0_ENQREQFIFO_A_CORRECTED_ERROR",
    "IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINT",
    "IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR",
    "IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINT",
    "IDP0_ENQREQFIFO_B_CORRECTED_ERROR",
    "IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINT",
    "IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR",
    "IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINT",
    "IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_A",
    "IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_B",
    "IDP0_ENQREQFIFO_ENABLE_ECC",
    "IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERROR",
    "IDP0_ENQRESPFIFO_CORRECTED_ERROR",
    "IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINT",
    "IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESS",
    "IDP0_ENQRESPFIFO_ENABLE_ECC",
    "IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERROR",
    "IDP0_ENQRESPFIFO_UNCORRECTED_ERROR",
    "IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINT",
    "IDP1_DFIFO0_A_CORRECTED_ERROR",
    "IDP1_DFIFO0_A_CORRECTED_ERROR_DISINT",
    "IDP1_DFIFO0_A_UNCORRECTED_ERROR",
    "IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINT",
    "IDP1_DFIFO0_B_CORRECTED_ERROR",
    "IDP1_DFIFO0_B_CORRECTED_ERROR_DISINT",
    "IDP1_DFIFO0_B_UNCORRECTED_ERROR",
    "IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINT",
    "IDP1_DFIFO0_ECC_ERROR_ADDRESS_A",
    "IDP1_DFIFO0_ECC_ERROR_ADDRESS_B",
    "IDP1_DFIFO0_ENABLE_ECC",
    "IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERROR",
    "IDP1_DFIFO1_A_CORRECTED_ERROR",
    "IDP1_DFIFO1_A_CORRECTED_ERROR_DISINT",
    "IDP1_DFIFO1_A_UNCORRECTED_ERROR",
    "IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINT",
    "IDP1_DFIFO1_B_CORRECTED_ERROR",
    "IDP1_DFIFO1_B_CORRECTED_ERROR_DISINT",
    "IDP1_DFIFO1_B_UNCORRECTED_ERROR",
    "IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINT",
    "IDP1_DFIFO1_ECC_ERROR_ADDRESS_A",
    "IDP1_DFIFO1_ECC_ERROR_ADDRESS_B",
    "IDP1_DFIFO1_ENABLE_ECC",
    "IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERROR",
    "IDP1_ENQREQFIFO_A_CORRECTED_ERROR",
    "IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINT",
    "IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR",
    "IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINT",
    "IDP1_ENQREQFIFO_B_CORRECTED_ERROR",
    "IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINT",
    "IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR",
    "IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINT",
    "IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_A",
    "IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_B",
    "IDP1_ENQREQFIFO_ENABLE_ECC",
    "IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERROR",
    "IDP1_ENQRESPFIFO_CORRECTED_ERROR",
    "IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINT",
    "IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESS",
    "IDP1_ENQRESPFIFO_ENABLE_ECC",
    "IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERROR",
    "IDP1_ENQRESPFIFO_UNCORRECTED_ERROR",
    "IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINT",
    "IDP_DFIFO_MEM_TM",
    "IDP_EREQFIFO_MEM_TM",
    "IDP_ERESPFIFO_MEM_TM",
    "IDSPARE",
    "IDX",
    "IEEE802DOT1PRI",
    "IEEE_802_1AS_ENABLE",
    "IEEE_802_1_P",
    "IEEE_802_1_PRI_MAP_ENABLE",
    "IEEE_DEVICES_IN_PKG",
    "IEGR_PORT_RESERVED",
    "IEGR_PORT_RESERVED2",
    "IESMIF",
    "IESMIF_INTR",
    "IF0_2BIT_EXTRACT_BIT_OFFSET",
    "IF0_2BIT_EXTRACT_BYTE_OFFSET",
    "IF0_2BIT_EXTRACT_ENABLE",
    "IF0_2BYTE_DROP_ENABLE",
    "IF0_CAPTURE_TEST_FRAME_DATA",
    "IF0_CRC_BIT_TOGGLE",
    "IF0_DATA_FIFO_OVERFLOW",
    "IF0_DATA_FIFO_OVERFLOW_DISINT",
    "IF0_DATA_FIFO_OVERFLOW_MASK",
    "IF0_DEF_Q_INDEX",
    "IF0_DIAGNOSTIC_MODE",
    "IF0_DROP_COUNT",
    "IF0_DROP_TEST_FRAMES",
    "IF0_DRR_STAGE",
    "IF0_EREQ_FIFO_OVERFLOW",
    "IF0_EREQ_FIFO_OVERFLOW_DISINT",
    "IF0_EREQ_FIFO_OVERFLOW_MASK",
    "IF0_ERROR",
    "IF0_ERROR_DISINT",
    "IF0_ERROR_MASK",
    "IF0_HDR_HEC_BIT_TOGGLE",
    "IF0_MAX_PACKET_ERROR",
    "IF0_MAX_PACKET_ERROR_DISINT",
    "IF0_MAX_PACKET_ERROR_MASK",
    "IF0_MIN_PACKET_ERROR",
    "IF0_MIN_PACKET_ERROR_DISINT",
    "IF0_MIN_PACKET_ERROR_MASK",
    "IF0_MISSING_SOP",
    "IF0_MISSING_SOP_DISINT",
    "IF0_MISSING_SOP_MASK",
    "IF0_TEST_HALT_EN",
    "IF0_UNEXPECTED_SOP",
    "IF0_UNEXPECTED_SOP_DISINT",
    "IF0_UNEXPECTED_SOP_MASK",
    "IF1_2BIT_EXTRACT_BIT_OFFSET",
    "IF1_2BIT_EXTRACT_BYTE_OFFSET",
    "IF1_2BIT_EXTRACT_ENABLE",
    "IF1_2BYTE_DROP_ENABLE",
    "IF1_CAPTURE_TEST_FRAME_DATA",
    "IF1_CRC_BIT_TOGGLE",
    "IF1_DATA_FIFO_OVERFLOW",
    "IF1_DATA_FIFO_OVERFLOW_DISINT",
    "IF1_DATA_FIFO_OVERFLOW_MASK",
    "IF1_DEF_Q_INDEX",
    "IF1_DIAGNOSTIC_MODE",
    "IF1_DROP_COUNT",
    "IF1_DROP_TEST_FRAMES",
    "IF1_DRR_STAGE",
    "IF1_EREQ_FIFO_OVERFLOW",
    "IF1_EREQ_FIFO_OVERFLOW_DISINT",
    "IF1_EREQ_FIFO_OVERFLOW_MASK",
    "IF1_ERROR",
    "IF1_ERROR_DISINT",
    "IF1_ERROR_MASK",
    "IF1_HDR_HEC_BIT_TOGGLE",
    "IF1_MAX_PACKET_ERROR",
    "IF1_MAX_PACKET_ERROR_DISINT",
    "IF1_MAX_PACKET_ERROR_MASK",
    "IF1_MIN_PACKET_ERROR",
    "IF1_MIN_PACKET_ERROR_DISINT",
    "IF1_MIN_PACKET_ERROR_MASK",
    "IF1_MISSING_SOP",
    "IF1_MISSING_SOP_DISINT",
    "IF1_MISSING_SOP_MASK",
    "IF1_TEST_HALT_EN",
    "IF1_UNEXPECTED_SOP",
    "IF1_UNEXPECTED_SOP_DISINT",
    "IF1_UNEXPECTED_SOP_MASK",
    "IF2_2BIT_EXTRACT_BIT_OFFSET",
    "IF2_2BIT_EXTRACT_BYTE_OFFSET",
    "IF2_2BIT_EXTRACT_ENABLE",
    "IF2_2BYTE_DROP_ENABLE",
    "IF2_CAPTURE_TEST_FRAME_DATA",
    "IF2_CRC_BIT_TOGGLE",
    "IF2_DATA_FIFO_OVERFLOW",
    "IF2_DATA_FIFO_OVERFLOW_DISINT",
    "IF2_DATA_FIFO_OVERFLOW_MASK",
    "IF2_DEF_Q_INDEX",
    "IF2_DIAGNOSTIC_MODE",
    "IF2_DROP_COUNT",
    "IF2_DROP_TEST_FRAMES",
    "IF2_DRR_STAGE",
    "IF2_EREQ_FIFO_OVERFLOW",
    "IF2_EREQ_FIFO_OVERFLOW_DISINT",
    "IF2_EREQ_FIFO_OVERFLOW_MASK",
    "IF2_ERROR",
    "IF2_ERROR_DISINT",
    "IF2_ERROR_MASK",
    "IF2_HDR_HEC_BIT_TOGGLE",
    "IF2_MAX_PACKET_ERROR",
    "IF2_MAX_PACKET_ERROR_DISINT",
    "IF2_MAX_PACKET_ERROR_MASK",
    "IF2_MIN_PACKET_ERROR",
    "IF2_MIN_PACKET_ERROR_DISINT",
    "IF2_MIN_PACKET_ERROR_MASK",
    "IF2_MISSING_SOP",
    "IF2_MISSING_SOP_DISINT",
    "IF2_MISSING_SOP_MASK",
    "IF2_TEST_HALT_EN",
    "IF2_UNEXPECTED_SOP",
    "IF2_UNEXPECTED_SOP_DISINT",
    "IF2_UNEXPECTED_SOP_MASK",
    "IF3_2BIT_EXTRACT_BIT_OFFSET",
    "IF3_2BIT_EXTRACT_BYTE_OFFSET",
    "IF3_2BIT_EXTRACT_ENABLE",
    "IF3_2BYTE_DROP_ENABLE",
    "IF3_CAPTURE_TEST_FRAME_DATA",
    "IF3_CRC_BIT_TOGGLE",
    "IF3_DATA_FIFO_OVERFLOW",
    "IF3_DATA_FIFO_OVERFLOW_DISINT",
    "IF3_DATA_FIFO_OVERFLOW_MASK",
    "IF3_DEF_Q_INDEX",
    "IF3_DIAGNOSTIC_MODE",
    "IF3_DROP_COUNT",
    "IF3_DROP_TEST_FRAMES",
    "IF3_DRR_STAGE",
    "IF3_EREQ_FIFO_OVERFLOW",
    "IF3_EREQ_FIFO_OVERFLOW_DISINT",
    "IF3_EREQ_FIFO_OVERFLOW_MASK",
    "IF3_ERROR",
    "IF3_ERROR_DISINT",
    "IF3_ERROR_MASK",
    "IF3_HDR_HEC_BIT_TOGGLE",
    "IF3_MAX_PACKET_ERROR",
    "IF3_MAX_PACKET_ERROR_DISINT",
    "IF3_MAX_PACKET_ERROR_MASK",
    "IF3_MIN_PACKET_ERROR",
    "IF3_MIN_PACKET_ERROR_DISINT",
    "IF3_MIN_PACKET_ERROR_MASK",
    "IF3_MISSING_SOP",
    "IF3_MISSING_SOP_DISINT",
    "IF3_MISSING_SOP_MASK",
    "IF3_TEST_HALT_EN",
    "IF3_UNEXPECTED_SOP",
    "IF3_UNEXPECTED_SOP_DISINT",
    "IF3_UNEXPECTED_SOP_MASK",
    "IF4_2BIT_EXTRACT_BIT_OFFSET",
    "IF4_2BIT_EXTRACT_BYTE_OFFSET",
    "IF4_2BIT_EXTRACT_ENABLE",
    "IF4_2BYTE_DROP_ENABLE",
    "IF4_CAPTURE_TEST_FRAME_DATA",
    "IF4_CRC_BIT_TOGGLE",
    "IF4_DATA_FIFO_OVERFLOW",
    "IF4_DATA_FIFO_OVERFLOW_DISINT",
    "IF4_DATA_FIFO_OVERFLOW_MASK",
    "IF4_DEF_Q_INDEX",
    "IF4_DIAGNOSTIC_MODE",
    "IF4_DROP_COUNT",
    "IF4_DROP_TEST_FRAMES",
    "IF4_DRR_STAGE",
    "IF4_EREQ_FIFO_OVERFLOW",
    "IF4_EREQ_FIFO_OVERFLOW_DISINT",
    "IF4_EREQ_FIFO_OVERFLOW_MASK",
    "IF4_ERROR",
    "IF4_ERROR_DISINT",
    "IF4_ERROR_MASK",
    "IF4_HDR_HEC_BIT_TOGGLE",
    "IF4_MAX_PACKET_ERROR",
    "IF4_MAX_PACKET_ERROR_DISINT",
    "IF4_MAX_PACKET_ERROR_MASK",
    "IF4_MIN_PACKET_ERROR",
    "IF4_MIN_PACKET_ERROR_DISINT",
    "IF4_MIN_PACKET_ERROR_MASK",
    "IF4_MISSING_SOP",
    "IF4_MISSING_SOP_DISINT",
    "IF4_MISSING_SOP_MASK",
    "IF4_TEST_HALT_EN",
    "IF4_UNEXPECTED_SOP",
    "IF4_UNEXPECTED_SOP_DISINT",
    "IF4_UNEXPECTED_SOP_MASK",
    "IF5_2BIT_EXTRACT_BIT_OFFSET",
    "IF5_2BIT_EXTRACT_BYTE_OFFSET",
    "IF5_2BIT_EXTRACT_ENABLE",
    "IF5_2BYTE_DROP_ENABLE",
    "IF5_CAPTURE_TEST_FRAME_DATA",
    "IF5_CRC_BIT_TOGGLE",
    "IF5_DATA_FIFO_OVERFLOW",
    "IF5_DATA_FIFO_OVERFLOW_DISINT",
    "IF5_DATA_FIFO_OVERFLOW_MASK",
    "IF5_DEF_Q_INDEX",
    "IF5_DIAGNOSTIC_MODE",
    "IF5_DROP_COUNT",
    "IF5_DROP_TEST_FRAMES",
    "IF5_DRR_STAGE",
    "IF5_EREQ_FIFO_OVERFLOW",
    "IF5_EREQ_FIFO_OVERFLOW_DISINT",
    "IF5_EREQ_FIFO_OVERFLOW_MASK",
    "IF5_ERROR",
    "IF5_ERROR_DISINT",
    "IF5_ERROR_MASK",
    "IF5_HDR_HEC_BIT_TOGGLE",
    "IF5_MAX_PACKET_ERROR",
    "IF5_MAX_PACKET_ERROR_DISINT",
    "IF5_MAX_PACKET_ERROR_MASK",
    "IF5_MIN_PACKET_ERROR",
    "IF5_MIN_PACKET_ERROR_DISINT",
    "IF5_MIN_PACKET_ERROR_MASK",
    "IF5_MISSING_SOP",
    "IF5_MISSING_SOP_DISINT",
    "IF5_MISSING_SOP_MASK",
    "IF5_TEST_HALT_EN",
    "IF5_UNEXPECTED_SOP",
    "IF5_UNEXPECTED_SOP_DISINT",
    "IF5_UNEXPECTED_SOP_MASK",
    "IF6_2BIT_EXTRACT_BIT_OFFSET",
    "IF6_2BIT_EXTRACT_BYTE_OFFSET",
    "IF6_2BIT_EXTRACT_ENABLE",
    "IF6_2BYTE_DROP_ENABLE",
    "IF6_CAPTURE_TEST_FRAME_DATA",
    "IF6_CRC_BIT_TOGGLE",
    "IF6_DATA_FIFO_OVERFLOW",
    "IF6_DATA_FIFO_OVERFLOW_DISINT",
    "IF6_DATA_FIFO_OVERFLOW_MASK",
    "IF6_DEF_Q_INDEX",
    "IF6_DIAGNOSTIC_MODE",
    "IF6_DROP_COUNT",
    "IF6_DROP_TEST_FRAMES",
    "IF6_DRR_STAGE",
    "IF6_EREQ_FIFO_OVERFLOW",
    "IF6_EREQ_FIFO_OVERFLOW_DISINT",
    "IF6_EREQ_FIFO_OVERFLOW_MASK",
    "IF6_ERROR",
    "IF6_ERROR_DISINT",
    "IF6_ERROR_MASK",
    "IF6_HDR_HEC_BIT_TOGGLE",
    "IF6_MAX_PACKET_ERROR",
    "IF6_MAX_PACKET_ERROR_DISINT",
    "IF6_MAX_PACKET_ERROR_MASK",
    "IF6_MIN_PACKET_ERROR",
    "IF6_MIN_PACKET_ERROR_DISINT",
    "IF6_MIN_PACKET_ERROR_MASK",
    "IF6_MISSING_SOP",
    "IF6_MISSING_SOP_DISINT",
    "IF6_MISSING_SOP_MASK",
    "IF6_TEST_HALT_EN",
    "IF6_UNEXPECTED_SOP",
    "IF6_UNEXPECTED_SOP_DISINT",
    "IF6_UNEXPECTED_SOP_MASK",
    "IFACE_2ND_GRANT_BEFORE_1ST_DQ",
    "IFG_ACCT_SEL",
    "IFH_31_0",
    "IFH_63_32",
    "IFH_79_64",
    "IFID_MASK",
    "IFID_VALUE",
    "IFP",
    "IFP_BYPASS_ENABLE",
    "IFP_COUNTER_PAR_ERR",
    "IFP_METER_PAR_ERR",
    "IFP_POLICY_PAR_ERR",
    "IFP_POLICY_TABLE_INTR",
    "IFP_REDIRECTION_PROFILE_PAR_ERR",
    "IFP_REDIRECTION_PROFILE_TM",
    "IFP_REDIRECTION_PROFILE_WW",
    "IFP_STORM_CONTROL_PAR_ERR",
    "IFP_STORM_PAR_ERR",
    "IF_CONTAINER_MODE",
    "IF_ID",
    "IGBP_FULL",
    "IGBP_OK",
    "IGERRORPOINTER",
    "IGMP_PKTS_UNICAST_IGNORE",
    "IGMP_PKT_DROP",
    "IGMP_PKT_TO_CPU",
    "IGMP_QUERY_FWD_ACTION",
    "IGMP_QUERY_TO_CPU",
    "IGMP_REP_LEAVE_FWD_ACTION",
    "IGMP_REP_LEAVE_TO_CPU",
    "IGMP_UNKNOWN_MSG_FWD_ACTION",
    "IGMP_UNKNOWN_MSG_TO_CPU",
    "IGNORECRC",
    "IGNORE_ADR_ALIGN_EN",
    "IGNORE_DBUS_PERR",
    "IGNORE_DPEO0",
    "IGNORE_DPEO1",
    "IGNORE_FRXERROR",
    "IGNORE_GRE_TUNNEL_CHECKSUM",
    "IGNORE_HEC_ERR",
    "IGNORE_HG_HDR_DONOT_LEARN",
    "IGNORE_HG_HDR_HDR_EXT_LEN",
    "IGNORE_HG_HDR_LAG_FAILOVER",
    "IGNORE_HG_LAG_FAILOVER",
    "IGNORE_IPMC_L2_BITMAP",
    "IGNORE_IPMC_L3_BITMAP",
    "IGNORE_LOWSIG",
    "IGNORE_MMU_BKP_REMOTE_PKT",
    "IGNORE_MMU_BKP_TXDMA_PKT",
    "IGNORE_MODID_LKUPS",
    "IGNORE_MY_MODID",
    "IGNORE_PKT_TAG",
    "IGNORE_PORT_FULL",
    "IGNORE_PORT_ID",
    "IGNORE_PPD0_PRESERVE_QOS",
    "IGNORE_PPD2_PRESERVE_QOS",
    "IGNORE_PPD3_PRESERVE_QOS",
    "IGNORE_QTAG",
    "IGNORE_RBUS_PERR",
    "IGNORE_TAG",
    "IGNORE_TX_PAUSE",
    "IGNORE_UDP_CHECKSUM",
    "IGNORE_UDP_TUNNEL_CHECKSUM",
    "IGPERR0",
    "IGPERR1",
    "IGPERR2",
    "IGPERR3",
    "IGPERR4",
    "IGPERR5",
    "IGPERR6",
    "IGPERR7",
    "IGPERR8",
    "IIF_ENTRY_SRCH_AVAIL_BITS",
    "IINTF",
    "IL2LU",
    "IL2MC",
    "IL3LU",
    "IL3MC",
    "IL3MC_BYPASS_ENABLE",
    "IL3MC_ERB_INTR",
    "IL3_BYPASS_ENABLE",
    "ILL_SRAM_ACC",
    "ILPM",
    "IM0_LOCAL_MTP",
    "IM0_MTP_INDEX",
    "IM1_LOCAL_MTP",
    "IM1_MTP_INDEX",
    "IMBP",
    "IMIRROR",
    "IMIRROR_BITMAP_PAR_ERR",
    "IMIRROR_BITMAP_TM",
    "IMPLS",
    "IMPMATCH",
    "IM_LOCAL_MTP",
    "IM_MODE",
    "IM_MTP_INDEX",
    "IM_MTP_INDEX0",
    "IM_MTP_INDEX1",
    "INC",
    "INCLUDE_L2",
    "INCOMING_TAG_STATUS",
    "INCOMING_VIDS",
    "INCOUNTER",
    "INCR_MODE",
    "INCR_PATT",
    "INDEX",
    "INF",
    "INFLIGHTBUFFCNT",
    "INFLIGHT_FLAG",
    "INGBUFOVERFLOW",
    "INGCELLRESETLIMIT",
    "INGMASK",
    "INGMR",
    "INGPKTRESETLIMIT",
    "INGRESS_FILTER_LIST",
    "INGRESS_MIRROR",
    "INGRESS_PORT",
    "INGRESS_TAGGED",
    "INGR_MIRROR",
    "ING_BUF_CELL_OBS",
    "ING_CELLBUF_ERR",
    "ING_DVP_PAR_ERR",
    "ING_EGRMSKBMAP_PAR_ERR",
    "ING_EGRMSKBMAP_TM",
    "ING_ETH_BLK_NUM",
    "ING_IPFIX_EOP_PAR_ERR",
    "ING_IPFIX_EXPORT_PAR_ERR",
    "ING_IPFIX_FLOW_PAR_ERR",
    "ING_IPFIX_SESS_PAR_ERR",
    "ING_ITAG_ACTION",
    "ING_L3_NEXT_HOP_TM",
    "ING_L3_NEXT_HOP_WW",
    "ING_MAP_EN",
    "ING_MOD_MAP_ID",
    "ING_MOD_TM",
    "ING_NHOP_PAR_ERR",
    "ING_OTAG_ACTION",
    "ING_PE",
    "ING_PE_CLR",
    "ING_PE_EN",
    "ING_PRI_CNG_MAP_INTR",
    "ING_PRI_CNG_MAP_TM",
    "ING_PWE_TERM_BYTE_COUNTERS_TM",
    "ING_PWE_TERM_PACKET_COUNTERS_TM",
    "ING_PWE_TERM_SEQNUM_TM",
    "ING_PW_TERM_SEQ_NUM_PAR_ERR",
    "ING_SERVICE_COUNTER_TABLE_PAR_ERR",
    "ING_STATS_PIPELINE_STAGE_NUM",
    "ING_STAT_COUNTERS_NUM",
    "ING_TAGGED",
    "ING_VINTF_BYTE_COUNTER_TM",
    "ING_VINTF_COUNTER_TABLE_PAR_ERR",
    "ING_VINTF_PACKET_COUNTER_TM",
    "INIT",
    "INITAREFINTV",
    "INITBUF_ECC_EN",
    "INITIALIZE",
    "INITIAL_ING_L3_NEXT_HOP_INTR",
    "INITIAL_ING_L3_NEXT_HOP_TM",
    "INITIAL_ING_L3_NEXT_HOP_WW",
    "INITIAL_ING_NHOP_PAR_ERR",
    "INITIAL_L3_ECMP_TM",
    "INITIAL_L3_ECMP_WW",
    "INITIAL_NHOP_PAR_ERR",
    "INITWAITINTV",
    "INIT_CHN0",
    "INIT_CHN1",
    "INIT_DONE",
    "INIT_DONE_CTL",
    "INIT_DONE_DATA0_LSB",
    "INIT_DONE_DATA0_MSB",
    "INIT_DONE_DATA1_LSB",
    "INIT_DONE_DATA1_MSB",
    "INIT_EGR_STATS",
    "INIT_IDLE",
    "INIT_ING_STATS",
    "INIT_KEY",
    "INIT_MRS_NUM",
    "INIT_READY",
    "INIT_STATE_0",
    "INIT_STATE_1",
    "INIT_STATE_2",
    "INIT_STATE_3",
    "INIT_VAL",
    "INIT_WAIT_DONE",
    "INJECT_EP0",
    "INJECT_EP1",
    "INJECT_QM0",
    "INJECT_QM1",
    "INNER_IP_TYPE",
    "INNER_IP_TYPE_MASK",
    "INNER_TAG",
    "INNER_TAG_TYPE_FIELD",
    "INNER_TPID",
    "INNER_VLAN_ACTIONS",
    "INPUT_PORT_RX_ENABLE",
    "INPUT_PORT_RX_ENABLE_HI",
    "INPUT_PORT_RX_ENABLE_LO",
    "INPUT_PRIORITY",
    "INPUT_THRESHOLD_BYPASS",
    "INSERT_2B_ENABLE",
    "INSERT_2B_EXTEND",
    "INSERT_2B_SEL",
    "INSERT_BUBBLE_EN",
    "INSERT_CLASS_TAG",
    "INSERT_L3_MPLS_LABEL1",
    "INSERT_L3_MPLS_LABEL2",
    "INSERT_LEAST_FULL_HALF",
    "INSERT_TLV",
    "INSERT_TUNNEL_LABEL",
    "INST",
    "INSTANCE_NUM",
    "INTERFACE_NUM",
    "INTERFACE_OVERLAY_ENABLE",
    "INTERFACE_TLV",
    "INTERNAL_LBCK",
    "INTERNAL_SEL",
    "INTERRUPT",
    "INTF",
    "INTF_NUM",
    "INTF_NUM_0",
    "INTF_NUM_1",
    "INTF_NUM_2",
    "INTF_NUM_3",
    "INTR_SEL_DES_PKT_CH0",
    "INTR_SEL_DES_PKT_CH1",
    "INTR_SEL_DES_PKT_CH2",
    "INTR_SEL_DES_PKT_CH3",
    "INTR_WAIT_CYCLES",
    "INT_CTR",
    "INT_DIS",
    "INT_EN",
    "INT_FLAG",
    "INT_PHY_CLAUSE_45",
    "INT_PRI",
    "INT_PRI_KEY",
    "INT_PRI_MASK",
    "INT_SRC_EN",
    "INVALID_ADDR",
    "INVALID_CMD",
    "INVALID_COMMAND",
    "INVALID_DEQUEUE_NUM",
    "INVALID_DEQUEUE_NUM_DISINT",
    "INVALID_PROG_REQ",
    "INVALID_VLAN",
    "INVERT_BIP8_GEN",
    "INVERT_RX_CMD_BIP",
    "INVERT_TCP_RANGE_RESULT",
    "INVERT_TX_CMD_BIP",
    "INVERT_UDP_RANGE_RESULT",
    "IN_DBUS_CAPT_DLY",
    "IN_DBUS_CAPT_FDAT",
    "IN_DPR_ODD",
    "IN_PROFILE_FLAG",
    "IN_RDACK11",
    "IN_RPR_ODD",
    "IN_SMFL00",
    "IP",
    "IP0_TO_CMIC_PERR_INTR",
    "IP1_TO_CMIC_PERR_INTR",
    "IP2_TO_CMIC_PERR_INTR",
    "IPARS",
    "IPBM",
    "IPBM_MASK",
    "IPBM_SEL",
    "IPBM_SEL_MASK",
    "IPCF_PTR_MISMATCH",
    "IPFIX_CONTROL",
    "IPFIX_ENABLE",
    "IPFIX_FLOW_METER_ID",
    "IPFIX_KEY_SELECT",
    "IPFIX_SAMPLE_MODE",
    "IPFIX_TIMEOUT_CNT",
    "IPFIX_TIMEOUT_EN",
    "IPF_BW",
    "IPGR1",
    "IPGR2",
    "IPGT",
    "IPG_CONFIG_RX",
    "IPG_PREAMBLE_ADJ",
    "IPIC_CASCADE",
    "IPIC_E2E_HOL_ENBL",
    "IPIC_E2E_IBP_ENBL",
    "IPIC_ERRORS",
    "IPIC_PAUSE_ENBL",
    "IPIPE_IPCF_PTR",
    "IPMC",
    "IPMCBITMAP",
    "IPMCERR_TOCPU",
    "IPMCIDXAHIGHMARKER",
    "IPMCIDXALOWMARKER",
    "IPMCIDXBHIGHMARKER",
    "IPMCIDXBLOWMARKER",
    "IPMCIDXCHIGHMARKER",
    "IPMCIDXCLOWMARKER",
    "IPMCIDXHIGHMARKER",
    "IPMCIDXINCAEN",
    "IPMCIDXINCBEN",
    "IPMCIDXINCCEN",
    "IPMCIDXINCEN",
    "IPMCIDXLOWMARKER",
    "IPMCMBISTDONE",
    "IPMCMBISTEN",
    "IPMCMBISTGO",
    "IPMCPORTMISS_TOCPU",
    "IPMCREP",
    "IPMCREPCOUNT_STOP",
    "IPMCREPLICATIONEN",
    "IPMCREPOVERLIMITBITMAP",
    "IPMCREPOVERLIMITERROR",
    "IPMCREPOVERLIMITERRORINTMASK",
    "IPMCREPOVERLMTPBM",
    "IPMCV4_ENABLE",
    "IPMCV4_L2_ENABLE",
    "IPMCV6_ENABLE",
    "IPMCV6_L2_ENABLE",
    "IPMC_0",
    "IPMC_1",
    "IPMC_2",
    "IPMC_3",
    "IPMC_AGED_BLOCK",
    "IPMC_DO_VLAN",
    "IPMC_ENABLE",
    "IPMC_ENTRY_V4_AVAIL_BITS",
    "IPMC_ENTRY_V4_BLKCNT_BITS",
    "IPMC_ENTRY_V6_AVAIL_BITS",
    "IPMC_ENTRY_V6_BITS",
    "IPMC_ENTRY_V6_BLKCNT_BITS",
    "IPMC_ENTRY_VLD_BITS",
    "IPMC_INDEX",
    "IPMC_IND_MODE",
    "IPMC_INTF_NUM_MODE",
    "IPMC_L3_IIF",
    "IPMC_MASK_LEN",
    "IPMC_MISS_AS_L2MC",
    "IPMC_MSBUS_MAX_RETRY",
    "IPMC_MTU_INDEX",
    "IPMC_MTU_INDEX_0",
    "IPMC_MTU_INDEX_1",
    "IPMC_MTU_INDEX_2",
    "IPMC_MTU_INDEX_3",
    "IPMC_PTR",
    "IPMC_PTR_P0",
    "IPMC_PTR_P1",
    "IPMC_PTR_P10",
    "IPMC_PTR_P11",
    "IPMC_PTR_P2",
    "IPMC_PTR_P3",
    "IPMC_PTR_P4",
    "IPMC_PTR_P5",
    "IPMC_PTR_P6",
    "IPMC_PTR_P7",
    "IPMC_PTR_P8",
    "IPMC_PTR_P9",
    "IPMC_REPLICATION",
    "IPMC_ROUTE_SAME_VLAN",
    "IPMC_TTL1_ERR_TOCPU",
    "IPMC_TTL_ERROR_TOCPU",
    "IPMC_TTL_ERR_TOCPU",
    "IPMC_TUNNEL_TO_CPU",
    "IPMC_TUNNEL_TYPE",
    "IPMC_TUNNEL_TYPE_0",
    "IPMC_TUNNEL_TYPE_1",
    "IPMC_TUNNEL_TYPE_2",
    "IPMC_TUNNEL_TYPE_3",
    "IPMC_VLAN_TBL_PTR",
    "IPORT",
    "IPORT_BITMAP",
    "IPORT_DIRECTION",
    "IPORT_MODE",
    "IPRI",
    "IPV4ENABLE",
    "IPV4L3_ENABLE",
    "IPV4_ACL_144_EN",
    "IPV4_ACL_MODE",
    "IPV4_ACL_TYPE",
    "IPV4_CHKSUM_ENABLE",
    "IPV4_DF_SEL",
    "IPV4_DIP_MASK",
    "IPV4_FIELD_BITMAP_A",
    "IPV4_FIELD_BITMAP_B",
    "IPV4_FIRST_FRAG_CHECK_ENABLE",
    "IPV4_FWD_MODE",
    "IPV4_HIT_BIT_MODE",
    "IPV4_ID",
    "IPV4_ID_MASK",
    "IPV4_KEY",
    "IPV4_KEY_UNUSED",
    "IPV4_MC_MACDA_CHECK_ENABLE",
    "IPV4_MC_ROUTER_ADV_PKT_FWD_ACTION",
    "IPV4_MC_ROUTER_ADV_PKT_TO_CPU",
    "IPV4_RESERVED_MC_ADDR_IGMP_ENABLE",
    "IPV4_RESVD_MC_PKT_DROP",
    "IPV4_RESVD_MC_PKT_FWD_ACTION",
    "IPV4_RESVD_MC_PKT_TO_CPU",
    "IPV4_SIP_MASK",
    "IPV4_UNUSED",
    "IPV4_UNUSED_0",
    "IPV4_UNUSED_1",
    "IPV4_UNUSED_2",
    "IPV6ENABLE",
    "IPV6L3_ENABLE",
    "IPV6_128_EN",
    "IPV6_ACL_144_EN",
    "IPV6_ACL_FULL_NO_URPF",
    "IPV6_ACL_MODE",
    "IPV6_ACL_TYPE",
    "IPV6_DF_SEL",
    "IPV6_DIP_MASK",
    "IPV6_FIELD_BITMAP_A",
    "IPV6_FIELD_BITMAP_B",
    "IPV6_FL",
    "IPV6_FL_MASK",
    "IPV6_FULL_ACL",
    "IPV6_FWD_MODE",
    "IPV6_HIT_BIT_MODE",
    "IPV6_LOWER_KEY",
    "IPV6_LOWER_KEY_UNUSED",
    "IPV6_MC_MACDA_CHECK_ENABLE",
    "IPV6_MC_ROUTER_ADV_PKT_FWD_ACTION",
    "IPV6_MC_ROUTER_ADV_PKT_TO_CPU",
    "IPV6_MIN_FRAG_SIZE_ENABLE",
    "IPV6_PREFIX",
    "IPV6_RESERVED_MC_ADDR_MLD_ENABLE",
    "IPV6_RESVD_MC_PKT_DROP",
    "IPV6_RESVD_MC_PKT_FWD_ACTION",
    "IPV6_RESVD_MC_PKT_TO_CPU",
    "IPV6_SIP_MASK",
    "IPV6_UNUSED",
    "IPV6_UNUSED_0",
    "IPV6_UNUSED_1",
    "IPV6_UNUSED_2",
    "IPV6_UNUSED_3",
    "IPV6_UPPER_KEY",
    "IPV6_UPPER_KEY_UNUSED",
    "IP_ADDR",
    "IP_ADDR0",
    "IP_ADDR1",
    "IP_ADDR_HI",
    "IP_ADDR_LO",
    "IP_ADDR_LWR_64",
    "IP_ADDR_MASK",
    "IP_ADDR_MASK0",
    "IP_ADDR_MASK1",
    "IP_ADDR_UNUSED",
    "IP_ADDR_UPR_64",
    "IP_ADDR_V4",
    "IP_ADDR_V6",
    "IP_COUNTERS_PAR_ERR",
    "IP_DIP_ENABLE",
    "IP_DSCP_ENABLE",
    "IP_DSCP_PROFILE",
    "IP_ECN_ENABLE",
    "IP_FIRST_FRAG_CHECK_ENABLE",
    "IP_ICMP_CODE_ENABLE",
    "IP_ICMP_TYPE_ENABLE",
    "IP_INTR",
    "IP_IPFIX_INTF_ENABLE",
    "IP_IPV4_MASK_PROFILE",
    "IP_IPV6_LABEL_ENABLE",
    "IP_IPV6_MASK_PROFILE",
    "IP_PKT_LENGTH",
    "IP_PROTOCOL_ENABLE",
    "IP_PROT_OVERLAY_EN",
    "IP_SEC_CHECK",
    "IP_SIP_ENABLE",
    "IP_TCP_DEST_PORT_ENABLE",
    "IP_TCP_SRC_PORT_ENABLE",
    "IP_TUNNEL_ID_ENABLE",
    "IP_TUNNEL_INTR",
    "IP_TUNNEL_TM",
    "IP_TUNNEL_WW",
    "IP_TYPE",
    "IP_TYPE_MASK",
    "IREFC",
    "IRH_31_0",
    "IRH_63_32",
    "IRH_95_64",
    "IRH_99_96",
    "IRPE",
    "IRSEL1",
    "IRSEL1_BYPASS_ENABLE",
    "IRSEL2",
    "IRSEL2_BYPASS_ENABLE",
    "IRSEL2_NEXTHOP_PARITY_ERR",
    "ISW1",
    "ISW2",
    "ISW2_EGR_MASK_PARITY_ERR",
    "ISW2_MODPORT_MAP_EM_PARITY_ERR",
    "ISW2_MODPORT_MAP_IM_PARITY_ERR",
    "ISW2_MODPORT_MAP_SW_PARITY_ERR",
    "ISW2_SRC_MODID_BLOCK_PARITY_ERR",
    "ITAG",
    "ITU_MODE_SEL",
    "IVERRORPOINTER",
    "IVID",
    "IVID_DVP",
    "IVID_DVP_SEL",
    "IVID_VALID",
    "IVLAN",
    "IVPERR0",
    "IVPERR1",
    "IVTX_ENTRY_SRCH_AVAIL_BITS",
    "IVXLT",
    "IVXLT_BYPASS_ENABLE",
    "I_TEMPMON_CTRL",
    "JAM_EN",
    "JITTER_EN",
    "JIT_TOLERANCE",
    "JTAG_OTP_TOP_OTP_CPU_STATUS_15_12",
    "JTRPE",
    "JTRPS",
    "JTRPT",
    "JUMBO",
    "KEY",
    "KEY_MASK",
    "KEY_TYPE",
    "KEY_TYPE_0",
    "KEY_TYPE_1",
    "KEY_TYPE_2",
    "KEY_TYPE_3",
    "KEY_TYPE_VFI",
    "KEY_TYPE_VFI_SHADOW",
    "KEY_V6",
    "KEY_VALID",
    "KEY_ZERO_1",
    "KNOWN_IPMC_ENABLE",
    "KNOWN_IPMC_METER_INDEX",
    "KNOWN_L2MC_ENABLE",
    "KNOWN_L2MC_METER_INDEX",
    "KNOWN_MCAST_BLOCK_MASK_PAR_ERR",
    "KNOWN_MCAST_BLOCK_MASK_TM",
    "KNOWN_MCAST_MASK_SEL",
    "KSIZE_SELECT",
    "KS_ACTIVE",
    "KVCO_XF",
    "KVCO_XS",
    "K_FORCE_LOS_ENABLE",
    "K_SOP_S0",
    "K_SOP_S1",
    "K_SOP_S3",
    "K_SOP_S4",
    "L10B",
    "L1_BK_CORRECTED_ERROR",
    "L1_BK_CORRECTED_ERROR_DISINT",
    "L1_BK_ECC_ERROR_ADDRESS",
    "L1_BK_ENABLE_ECC",
    "L1_BK_FORCE_UNCORRECTABLE_ERROR",
    "L1_BK_TM",
    "L1_BK_UNCORRECTED_ERROR",
    "L1_BK_UNCORRECTED_ERROR_DISINT",
    "L1_BP_CORRECTED_ERROR",
    "L1_BP_CORRECTED_ERROR_DISINT",
    "L1_BP_ECC_ERROR_ADDRESS",
    "L1_BP_ENABLE_ECC",
    "L1_BP_FORCE_UNCORRECTABLE_ERROR",
    "L1_BP_TM",
    "L1_BP_UNCORRECTED_ERROR",
    "L1_BP_UNCORRECTED_ERROR_DISINT",
    "L1_CLK0_RECOVERY_MUX",
    "L1_CLK1_RECOVERY_MUX",
    "L1_LA_TM",
    "L1_N0_CORRECTED_ERROR",
    "L1_N0_CORRECTED_ERROR_DISINT",
    "L1_N0_ECC_ERROR_ADDRESS",
    "L1_N0_ENABLE_ECC",
    "L1_N0_FORCE_UNCORRECTABLE_ERROR",
    "L1_N0_TM",
    "L1_N0_UNCORRECTED_ERROR",
    "L1_N0_UNCORRECTED_ERROR_DISINT",
    "L1_N1_CORRECTED_ERROR",
    "L1_N1_CORRECTED_ERROR_DISINT",
    "L1_N1_ECC_ERROR_ADDRESS",
    "L1_N1_ENABLE_ECC",
    "L1_N1_FORCE_UNCORRECTABLE_ERROR",
    "L1_N1_TM",
    "L1_N1_UNCORRECTED_ERROR",
    "L1_N1_UNCORRECTED_ERROR_DISINT",
    "L1_N2_CORRECTED_ERROR",
    "L1_N2_CORRECTED_ERROR_DISINT",
    "L1_N2_ECC_ERROR_ADDRESS",
    "L1_N2_ENABLE_ECC",
    "L1_N2_FORCE_UNCORRECTABLE_ERROR",
    "L1_N2_TM",
    "L1_N2_UNCORRECTED_ERROR",
    "L1_N2_UNCORRECTED_ERROR_DISINT",
    "L1_NG_CORRECTED_ERROR",
    "L1_NG_CORRECTED_ERROR_DISINT",
    "L1_NG_ECC_ERROR_ADDRESS",
    "L1_NG_ENABLE_ECC",
    "L1_NG_FORCE_UNCORRECTABLE_ERROR",
    "L1_NG_TM",
    "L1_NG_UNCORRECTED_ERROR",
    "L1_NG_UNCORRECTED_ERROR_DISINT",
    "L1_NM_CORRECTED_ERROR",
    "L1_NM_CORRECTED_ERROR_DISINT",
    "L1_NM_ECC_ERROR_ADDRESS",
    "L1_NM_ENABLE_ECC",
    "L1_NM_FORCE_UNCORRECTABLE_ERROR",
    "L1_NM_TM",
    "L1_NM_UNCORRECTED_ERROR",
    "L1_NM_UNCORRECTED_ERROR_DISINT",
    "L2",
    "L2:ASSOCIATED_DATA",
    "L2:CLASS_ID",
    "L2:CPU",
    "L2:DESTINATION",
    "L2:DEST_TYPE",
    "L2:DST_DISCARD",
    "L2:DUMMY_INDEX",
    "L2:EH_QUEUE_TAG",
    "L2:EH_TAG_TYPE",
    "L2:EH_TM",
    "L2:L2MC_PTR",
    "L2:L3",
    "L2:LIMIT_COUNTED",
    "L2:MAC_ADDR",
    "L2:MAC_BLOCK_INDEX",
    "L2:MIRROR",
    "L2:MIRROR0",
    "L2:MIRROR1",
    "L2:MODULE_ID",
    "L2:PENDING",
    "L2:PORT_NUM",
    "L2:PRI",
    "L2:REMOTE",
    "L2:REMOTE_TRUNK",
    "L2:RPE",
    "L2:SCP",
    "L2:SRC_DISCARD",
    "L2:STATIC_BIT",
    "L2:T",
    "L2:TGID",
    "L2:VFI",
    "L2:VLAN_ID",
    "L2:VPG",
    "L2:VPG_TYPE",
    "L2DHIT_ENABLE",
    "L2DH_EN",
    "L2DST_DISCARD",
    "L2DST_HIT_ENABLE",
    "L2L3RSPFIFOCOUNT_GTE_HITHR",
    "L2L3RSPFIFO_FULL",
    "L2L3RSPFIFO_OVERFLOW",
    "L2L3RSPFIFO_TM",
    "L2MC",
    "L2MC_BMP_FROM_L2",
    "L2MC_INTR",
    "L2MC_MASK_LEN",
    "L2MC_PAR_ERR",
    "L2MC_PBM",
    "L2MC_PBMP",
    "L2MC_PTR",
    "L2MC_TM",
    "L2MODFIFO_NOTEMPTY",
    "L2MODFIFO_OVERFLOW",
    "L2MODFIFO_PUSH_EN",
    "L2MODFIFO_SHOW_CUR_COUNT",
    "L2MODFIFO_UNDERRUN",
    "L2MODMEM0_TM",
    "L2MODMEM1_TM",
    "L2MODMEM_TM",
    "L2R_LOS_CHAR_CNT",
    "L2R_LOS_CHAR_CNT_RESET",
    "L2R_LOS_ENABLE",
    "L2R_TX_LOS_SELECT",
    "L2SEARCH72_INST_OPC",
    "L2SRC_DISCARD",
    "L2SRC_STATIC_MOVE",
    "L2SWITCH_SAME_VLAN",
    "L2_ACL_144_EN",
    "L2_ACL_EN",
    "L2_ACL_PAYLOAD_MODE",
    "L2_AND_VLAN_MAC_HASH_SELECT",
    "L2_BITMAP",
    "L2_BITMAP_HI",
    "L2_BITMAP_LO",
    "L2_BITMAP_M0",
    "L2_BITMAP_M1",
    "L2_BK_CORRECTED_ERROR",
    "L2_BK_CORRECTED_ERROR_DISINT",
    "L2_BK_ECC_ERROR_ADDRESS",
    "L2_BK_ENABLE_ECC",
    "L2_BK_FORCE_UNCORRECTABLE_ERROR",
    "L2_BK_TM",
    "L2_BK_UNCORRECTED_ERROR",
    "L2_BK_UNCORRECTED_ERROR_DISINT",
    "L2_BP_CORRECTED_ERROR",
    "L2_BP_CORRECTED_ERROR_DISINT",
    "L2_BP_ECC_ERROR_ADDRESS",
    "L2_BP_ENABLE_ECC",
    "L2_BP_FORCE_UNCORRECTABLE_ERROR",
    "L2_BP_TM",
    "L2_BP_UNCORRECTED_ERROR",
    "L2_BP_UNCORRECTED_ERROR_DISINT",
    "L2_ENTRY_DATA",
    "L2_ENTRY_INTR",
    "L2_ENTRY_KEY_TYPE",
    "L2_ENTRY_PAR_ERR",
    "L2_ETHER_TYPE",
    "L2_ETHER_TYPE_MASK",
    "L2_ETH_TYPE_ENABLE",
    "L2_EXT_HASH_SELECT",
    "L2_FIELD_BITMAP_A",
    "L2_FIELD_BITMAP_B",
    "L2_FWD_EN",
    "L2_HDR_ON_DIP_EN",
    "L2_HDR_ON_SIP_EN",
    "L2_HITDA_CCM",
    "L2_HITDA_RM",
    "L2_HITSA_CCM",
    "L2_HITSA_RM",
    "L2_HIT_BIT_MODE",
    "L2_KEY",
    "L2_LA_TM",
    "L2_MAC_DA_ENABLE",
    "L2_MAC_SA_ENABLE",
    "L2_MB_TM",
    "L2_MISS_DROP",
    "L2_MISS_TOCPU",
    "L2_MOD_FIFO_CNT",
    "L2_MOD_FIFO_ENABLE",
    "L2_MOD_FIFO_ENABLE_AGE",
    "L2_MOD_FIFO_ENABLE_L2_DELETE",
    "L2_MOD_FIFO_ENABLE_L2_INSERT",
    "L2_MOD_FIFO_ENABLE_LEARN",
    "L2_MOD_FIFO_ENABLE_MEMWR",
    "L2_MOD_FIFO_ENABLE_PPA_DELETE",
    "L2_MOD_FIFO_ENABLE_PPA_REPLACE",
    "L2_MOD_FIFO_FULL",
    "L2_MOD_FIFO_INTR",
    "L2_MOD_FIFO_LOCK",
    "L2_MOD_FIFO_NOT_EMPTY",
    "L2_MOD_FIFO_TM",
    "L2_N0_CORRECTED_ERROR",
    "L2_N0_CORRECTED_ERROR_DISINT",
    "L2_N0_ECC_ERROR_ADDRESS",
    "L2_N0_ENABLE_ECC",
    "L2_N0_FORCE_UNCORRECTABLE_ERROR",
    "L2_N0_TM",
    "L2_N0_UNCORRECTED_ERROR",
    "L2_N0_UNCORRECTED_ERROR_DISINT",
    "L2_N1_CORRECTED_ERROR",
    "L2_N1_CORRECTED_ERROR_DISINT",
    "L2_N1_ECC_ERROR_ADDRESS",
    "L2_N1_ENABLE_ECC",
    "L2_N1_FORCE_UNCORRECTABLE_ERROR",
    "L2_N1_TM",
    "L2_N1_UNCORRECTED_ERROR",
    "L2_N1_UNCORRECTED_ERROR_DISINT",
    "L2_N2_CORRECTED_ERROR",
    "L2_N2_CORRECTED_ERROR_DISINT",
    "L2_N2_ECC_ERROR_ADDRESS",
    "L2_N2_ENABLE_ECC",
    "L2_N2_FORCE_UNCORRECTABLE_ERROR",
    "L2_N2_TM",
    "L2_N2_UNCORRECTED_ERROR",
    "L2_N2_UNCORRECTED_ERROR_DISINT",
    "L2_NG_CORRECTED_ERROR",
    "L2_NG_CORRECTED_ERROR_DISINT",
    "L2_NG_ECC_ERROR_ADDRESS",
    "L2_NG_ENABLE_ECC",
    "L2_NG_FORCE_UNCORRECTABLE_ERROR",
    "L2_NG_TM",
    "L2_NG_UNCORRECTED_ERROR",
    "L2_NG_UNCORRECTED_ERROR_DISINT",
    "L2_NM_CORRECTED_ERROR",
    "L2_NM_CORRECTED_ERROR_DISINT",
    "L2_NM_ECC_ERROR_ADDRESS",
    "L2_NM_ENABLE_ECC",
    "L2_NM_FORCE_UNCORRECTABLE_ERROR",
    "L2_NM_TM",
    "L2_NM_UNCORRECTED_ERROR",
    "L2_NM_UNCORRECTED_ERROR_DISINT",
    "L2_NON_UCAST_DROP",
    "L2_NON_UCAST_TOCPU",
    "L2_PACKET_FORMAT",
    "L2_PFM",
    "L2_PROTOCOL_PKT",
    "L2_PROTOCOL_PKT_DROP",
    "L2_PROTOCOL_TO_CPU",
    "L2_RECORD_OVERFLOW_ENABLE",
    "L2_SA_REPLACE",
    "L2_SWITCH",
    "L2_TABLE_MBIST_DONE",
    "L2_TABLE_MBIST_EN",
    "L2_TABLE_MBIST_GO",
    "L2_TAGGED_ENABLE",
    "L2_TAG_STATUS",
    "L2_TAG_STATUS_MASK",
    "L2_TUNNEL_PAYLOAD_IGMP_ENABLE",
    "L2_TYPE",
    "L2_TYPE_MASK",
    "L2_USER_ENTRY_CAM_BIST_DONE_STATUS",
    "L2_USER_ENTRY_CAM_BIST_ENABLE_BIT",
    "L2_USER_ENTRY_CAM_BIST_GO_STATUS",
    "L2_USER_ENTRY_CAM_S10_STATUS",
    "L2_USER_ENTRY_CAM_S2_STATUS",
    "L2_USER_ENTRY_CAM_S3_STATUS",
    "L2_USER_ENTRY_CAM_S5_STATUS",
    "L2_USER_ENTRY_CAM_S6_STATUS",
    "L2_USER_ENTRY_CAM_S8_STATUS",
    "L2_USER_ENTRY_DATA_INTR",
    "L2_USER_SAM_BITS",
    "L2_VLAN_ID_ENABLE",
    "L2_VLAN_PRI_ENABLE",
    "L3",
    "L32B",
    "L3:EH_QUEUE_TAG",
    "L3:EH_TAG_TYPE",
    "L3:EH_TM",
    "L3:INTF_NUM",
    "L3:IVID",
    "L3:L3_UC_DA_DISABLE",
    "L3:L3_UC_SA_DISABLE",
    "L3:L3_UC_TTL_DISABLE",
    "L3:L3_UC_VLAN_DISABLE",
    "L3:MAC_ADDRESS",
    "L3:OVID",
    "L3:RESERVED",
    "L3:VINTF_CTR_IDX",
    "L3DSTMISS_TOCPU",
    "L3ERR_CPU_COS",
    "L3ERR_TOCPU",
    "L3IIF_URPF_SELECT",
    "L3IPMC",
    "L3LU_ERB_INTR",
    "L3MC_INDEX",
    "L3MC_INDEX_0",
    "L3MC_INDEX_1",
    "L3MC_INDEX_2",
    "L3MC_INDEX_3",
    "L3MC_MH_PFM",
    "L3MC_PAR_ERR",
    "L3PKT_ERR_CPU_COS",
    "L3PKT_ERR_TOCPU",
    "L3SH_EN",
    "L3SRCHIT_ENABLE",
    "L3SRC_HIT_ENABLE",
    "L3SRC_URPF_ERR_TOCPU",
    "L3SW_CHANGE_MACDA_OR_VLAN",
    "L3SW_CHANGE_MACDA_VLAN",
    "L3TUNNEL_TM",
    "L3TUNNEL_WW",
    "L3UC",
    "L3UC_TTL1_ERR_TOCPU",
    "L3UC_TTL_ERR_TOCPU",
    "L3UC_TUNNEL_TYPE",
    "L3_BITMAP",
    "L3_BITMAP_HI",
    "L3_BITMAP_LO",
    "L3_BITMAP_M0",
    "L3_BITMAP_M1",
    "L3_BK_CORRECTED_ERROR",
    "L3_BK_CORRECTED_ERROR_DISINT",
    "L3_BK_ECC_ERROR_ADDRESS",
    "L3_BK_ENABLE_ECC",
    "L3_BK_FORCE_UNCORRECTABLE_ERROR",
    "L3_BK_TM",
    "L3_BK_UNCORRECTED_ERROR",
    "L3_BK_UNCORRECTED_ERROR_DISINT",
    "L3_BP_CORRECTED_ERROR",
    "L3_BP_CORRECTED_ERROR_DISINT",
    "L3_BP_ECC_ERROR_ADDRESS",
    "L3_BP_ENABLE_ECC",
    "L3_BP_FORCE_UNCORRECTABLE_ERROR",
    "L3_BP_TM",
    "L3_BP_UNCORRECTED_ERROR",
    "L3_BP_UNCORRECTED_ERROR_DISINT",
    "L3_DEFIP_128_DATA_PAR_ERR",
    "L3_DEFIP_DATA_INTR",
    "L3_DEFIP_DATA_PAR_ERR",
    "L3_ECMP_COUNT_TM",
    "L3_ECMP_GROUP_DST_TM",
    "L3_ECMP_GROUP_PAR_ERR",
    "L3_ECMP_GROUP_SRC_TM",
    "L3_ECMP_PAR_ERR",
    "L3_ECMP_TM",
    "L3_ECMP_WW",
    "L3_ENABLE",
    "L3_ENTRY_INTR",
    "L3_ENTRY_PAR_ERR",
    "L3_FIELDS",
    "L3_FIELDS_MASK",
    "L3_HALF_SIZE",
    "L3_HASH_SELECT",
    "L3_HIT",
    "L3_HIT_TM",
    "L3_IIF",
    "L3_IIF_PAR_ERR",
    "L3_IIF_TM",
    "L3_INDEX",
    "L3_INDEX_HI",
    "L3_INTF",
    "L3_INTF_INTR",
    "L3_INTF_NUM",
    "L3_INTF_NUM_0",
    "L3_INTF_NUM_1",
    "L3_INTF_NUM_2",
    "L3_INTF_NUM_3",
    "L3_INTF_NUM_HI",
    "L3_INTF_TM",
    "L3_INTF_WW",
    "L3_IPMC_1_PAR_ERR",
    "L3_IPMC_1_TM",
    "L3_IPMC_INDEX",
    "L3_IPMC_INTR",
    "L3_IPMC_PAR_ERR",
    "L3_IPMC_REMAP_PAR_ERR",
    "L3_IPMC_REMAP_TM",
    "L3_IPMC_TM",
    "L3_IPMC_VALID_AS_HIT",
    "L3_IPV4_PFM",
    "L3_IPV6_PFM",
    "L3_MTU_FAILED",
    "L3_MTU_FAIL_TOCPU",
    "L3_MTU_SIZE",
    "L3_MTU_VALUES_PAR_ERR",
    "L3_MTU_VALUES_TM",
    "L3_N0_CORRECTED_ERROR",
    "L3_N0_CORRECTED_ERROR_DISINT",
    "L3_N0_ECC_ERROR_ADDRESS",
    "L3_N0_ENABLE_ECC",
    "L3_N0_FORCE_UNCORRECTABLE_ERROR",
    "L3_N0_TM",
    "L3_N0_UNCORRECTED_ERROR",
    "L3_N0_UNCORRECTED_ERROR_DISINT",
    "L3_N1_CORRECTED_ERROR",
    "L3_N1_CORRECTED_ERROR_DISINT",
    "L3_N1_ECC_ERROR_ADDRESS",
    "L3_N1_ENABLE_ECC",
    "L3_N1_FORCE_UNCORRECTABLE_ERROR",
    "L3_N1_TM",
    "L3_N1_UNCORRECTED_ERROR",
    "L3_N1_UNCORRECTED_ERROR_DISINT",
    "L3_N2_CORRECTED_ERROR",
    "L3_N2_CORRECTED_ERROR_DISINT",
    "L3_N2_ECC_ERROR_ADDRESS",
    "L3_N2_ENABLE_ECC",
    "L3_N2_FORCE_UNCORRECTABLE_ERROR",
    "L3_N2_TM",
    "L3_N2_UNCORRECTED_ERROR",
    "L3_N2_UNCORRECTED_ERROR_DISINT",
    "L3_NEXT_HOP_INTR",
    "L3_NG_CORRECTED_ERROR",
    "L3_NG_CORRECTED_ERROR_DISINT",
    "L3_NG_ECC_ERROR_ADDRESS",
    "L3_NG_ENABLE_ECC",
    "L3_NG_FORCE_UNCORRECTABLE_ERROR",
    "L3_NG_TM",
    "L3_NG_UNCORRECTED_ERROR",
    "L3_NG_UNCORRECTED_ERROR_DISINT",
    "L3_NM_CORRECTED_ERROR",
    "L3_NM_CORRECTED_ERROR_DISINT",
    "L3_NM_ECC_ERROR_ADDRESS",
    "L3_NM_ENABLE_ECC",
    "L3_NM_FORCE_UNCORRECTABLE_ERROR",
    "L3_NM_TM",
    "L3_NM_UNCORRECTED_ERROR",
    "L3_NM_UNCORRECTED_ERROR_DISINT",
    "L3_OIF",
    "L3_OIF_0",
    "L3_OIF_0_TYPE",
    "L3_OIF_1",
    "L3_OIF_1_TYPE",
    "L3_OIF_2",
    "L3_OIF_2_TYPE",
    "L3_OIF_3",
    "L3_OIF_3_TYPE",
    "L3_OIF_4",
    "L3_OIF_4_TYPE",
    "L3_OIF_5",
    "L3_OIF_5_TYPE",
    "L3_OIF_6",
    "L3_OIF_6_TYPE",
    "L3_OIF_7",
    "L3_OIF_7_TYPE",
    "L3_PARITY",
    "L3_PAYLOAD",
    "L3_SLOWPATH_TOCPU",
    "L3_STATS",
    "L3_TABLE_MBIST_DONE",
    "L3_TABLE_MBIST_EN",
    "L3_TABLE_MBIST_GO",
    "L3_TUNNEL_PAR_ERR",
    "L3_TUNNEL_RAM_PARITY_ERR",
    "L3_UC_DA_DISABLE",
    "L3_UC_SA_DISABLE",
    "L3_UC_TTL_DISABLE",
    "L3_UC_VLAN_DISABLE",
    "L3_VALID",
    "L4_BK_CORRECTED_ERROR",
    "L4_BK_CORRECTED_ERROR_DISINT",
    "L4_BK_ECC_ERROR_ADDRESS",
    "L4_BK_ENABLE_ECC",
    "L4_BK_FORCE_UNCORRECTABLE_ERROR",
    "L4_BK_TM",
    "L4_BK_UNCORRECTED_ERROR",
    "L4_BK_UNCORRECTED_ERROR_DISINT",
    "L4_BP_CORRECTED_ERROR",
    "L4_BP_CORRECTED_ERROR_DISINT",
    "L4_BP_ECC_ERROR_ADDRESS",
    "L4_BP_ENABLE_ECC",
    "L4_BP_FORCE_UNCORRECTABLE_ERROR",
    "L4_BP_TM",
    "L4_BP_UNCORRECTED_ERROR",
    "L4_BP_UNCORRECTED_ERROR_DISINT",
    "L4_DATA",
    "L4_DATA_MASK",
    "L4_DEST_PORT",
    "L4_DEST_PORT_MASK",
    "L4_N0_CORRECTED_ERROR",
    "L4_N0_CORRECTED_ERROR_DISINT",
    "L4_N0_ECC_ERROR_ADDRESS",
    "L4_N0_ENABLE_ECC",
    "L4_N0_FORCE_UNCORRECTABLE_ERROR",
    "L4_N0_TM",
    "L4_N0_UNCORRECTED_ERROR",
    "L4_N0_UNCORRECTED_ERROR_DISINT",
    "L4_N1_CORRECTED_ERROR",
    "L4_N1_CORRECTED_ERROR_DISINT",
    "L4_N1_ECC_ERROR_ADDRESS",
    "L4_N1_ENABLE_ECC",
    "L4_N1_FORCE_UNCORRECTABLE_ERROR",
    "L4_N1_TM",
    "L4_N1_UNCORRECTED_ERROR",
    "L4_N1_UNCORRECTED_ERROR_DISINT",
    "L4_N2_CORRECTED_ERROR",
    "L4_N2_CORRECTED_ERROR_DISINT",
    "L4_N2_ECC_ERROR_ADDRESS",
    "L4_N2_ENABLE_ECC",
    "L4_N2_FORCE_UNCORRECTABLE_ERROR",
    "L4_N2_TM",
    "L4_N2_UNCORRECTED_ERROR",
    "L4_N2_UNCORRECTED_ERROR_DISINT",
    "L4_NG_CORRECTED_ERROR",
    "L4_NG_CORRECTED_ERROR_DISINT",
    "L4_NG_ECC_ERROR_ADDRESS",
    "L4_NG_ENABLE_ECC",
    "L4_NG_FORCE_UNCORRECTABLE_ERROR",
    "L4_NG_TM",
    "L4_NG_UNCORRECTED_ERROR",
    "L4_NG_UNCORRECTED_ERROR_DISINT",
    "L4_NM_CORRECTED_ERROR",
    "L4_NM_CORRECTED_ERROR_DISINT",
    "L4_NM_ECC_ERROR_ADDRESS",
    "L4_NM_ENABLE_ECC",
    "L4_NM_FORCE_UNCORRECTABLE_ERROR",
    "L4_NM_TM",
    "L4_NM_UNCORRECTED_ERROR",
    "L4_NM_UNCORRECTED_ERROR_DISINT",
    "L4_PORT_CHECK_ENABLE",
    "L4_SRC_PORT",
    "L4_SRC_PORT_MASK",
    "L5_BK_CORRECTED_ERROR",
    "L5_BK_CORRECTED_ERROR_DISINT",
    "L5_BK_ECC_ERROR_ADDRESS",
    "L5_BK_ENABLE_ECC",
    "L5_BK_FORCE_UNCORRECTABLE_ERROR",
    "L5_BK_TM",
    "L5_BK_UNCORRECTED_ERROR",
    "L5_BK_UNCORRECTED_ERROR_DISINT",
    "L5_BP_CORRECTED_ERROR",
    "L5_BP_CORRECTED_ERROR_DISINT",
    "L5_BP_ECC_ERROR_ADDRESS",
    "L5_BP_ENABLE_ECC",
    "L5_BP_FORCE_UNCORRECTABLE_ERROR",
    "L5_BP_TM",
    "L5_BP_UNCORRECTED_ERROR",
    "L5_BP_UNCORRECTED_ERROR_DISINT",
    "L5_N0_CORRECTED_ERROR",
    "L5_N0_CORRECTED_ERROR_DISINT",
    "L5_N0_ECC_ERROR_ADDRESS",
    "L5_N0_ENABLE_ECC",
    "L5_N0_FORCE_UNCORRECTABLE_ERROR",
    "L5_N0_TM",
    "L5_N0_UNCORRECTED_ERROR",
    "L5_N0_UNCORRECTED_ERROR_DISINT",
    "L5_N1_CORRECTED_ERROR",
    "L5_N1_CORRECTED_ERROR_DISINT",
    "L5_N1_ECC_ERROR_ADDRESS",
    "L5_N1_ENABLE_ECC",
    "L5_N1_FORCE_UNCORRECTABLE_ERROR",
    "L5_N1_TM",
    "L5_N1_UNCORRECTED_ERROR",
    "L5_N1_UNCORRECTED_ERROR_DISINT",
    "LABEL",
    "LAG0_0",
    "LAG0_1",
    "LAG0_2",
    "LAG0_3",
    "LAG0_4",
    "LAG1_0",
    "LAG1_1",
    "LAG1_2",
    "LAG1_3",
    "LAG1_4",
    "LAGLUP",
    "LAGLUPD",
    "LAG_FAILOVER",
    "LAG_FAILOVER_EN",
    "LAG_FAILOVER_LOOPBACK",
    "LAG_RES_EN",
    "LANE",
    "LANE_MODE_STRAP",
    "LAST",
    "LAST_64_REG",
    "LAST_AGED_Q",
    "LAST_CELL_GT32LE48",
    "LAST_CELL_LE32",
    "LAST_CHILD_OFFSET",
    "LAST_COPY",
    "LAST_DEQ",
    "LAST_ENTRY_IN_PBLK",
    "LAST_HEC_ERRORED_Q",
    "LAST_MASK",
    "LAST_NODE",
    "LAST_PBLK",
    "LAST_REQ",
    "LAST_SATURATED_VOQ",
    "LAST_TAIL_DROP_Q",
    "LAST_VALUE",
    "LATE_COL_FIX",
    "LBACK",
    "LBA_STATE_TIME",
    "LBID",
    "LBID_RTAG",
    "LBIST_CKDIS",
    "LBIST_CTL_DONE",
    "LBIST_CTL_PASS",
    "LBIST_DAT_DONE",
    "LBIST_DAT_PASS",
    "LBIST_EN",
    "LBIST_SEED",
    "LB_ECC_EN",
    "LB_RESET",
    "LB_TM",
    "LCCOUNT",
    "LCLLOOP",
    "LCPLL_PWRDWN",
    "LCP_CTRL",
    "LCREFEN",
    "LCREF_EN",
    "LDO_CTRL",
    "LEAF",
    "LEAF_BG_PERIOD",
    "LEAF_CREDITOR_STATE_MAP",
    "LEAF_DQ_SPACING",
    "LEAF_FIELD",
    "LEAF_MASK",
    "LEAF_THRESH",
    "LEAF_VALUE",
    "LEAK_CYCLES",
    "LEARN",
    "LEARN_DISABLE",
    "LEARN_LOCAL",
    "LEARN_VID",
    "LEDCLK_HALF_PERIOD",
    "LEDUP_EN",
    "LEDUP_INITIALISING",
    "LEDUP_RUNNING",
    "LEDUP_SCAN_INTRA_PORT_DELAY",
    "LEDUP_SCAN_START_DELAY",
    "LEDUP_SKIP_PROCESSOR",
    "LEDUP_SKIP_SCAN_IN",
    "LEDUP_SKIP_SCAN_OUT",
    "LED_MEM_TM",
    "LENGTH",
    "LENGTHERRORPOINTER",
    "LENGTH_FIFO_OVERFLOW",
    "LENGTH_FIFO_OVERFLOW_DISINT",
    "LENGTH_FIFO_UNDERRUN",
    "LENGTH_FIFO_UNDERRUN_DISINT",
    "LENGTH_MODE",
    "LENGTH_SUM_ADJUST",
    "LENGTH_TYPE",
    "LEN_ADJ",
    "LEN_ADJ_IDX",
    "LEN_ADJ_LENGTH",
    "LEN_ADJ_OFFSET",
    "LEN_ADJ_ON_SHAPING",
    "LEN_QUEUE",
    "LE_DMA_EN",
    "LF_ORDER",
    "LF_QD_CORRECTED_ERROR",
    "LF_QD_CORRECTED_ERROR_DISINT",
    "LF_QD_ECC_ERROR_ADDRESS",
    "LF_QD_ENABLE_ECC",
    "LF_QD_FORCE_UNCORRECTABLE_ERROR",
    "LF_QD_TM",
    "LF_QD_UNCORRECTED_ERROR",
    "LF_QD_UNCORRECTED_ERROR_DISINT",
    "LF_QP_CORRECTED_ERROR",
    "LF_QP_CORRECTED_ERROR_DISINT",
    "LF_QP_ECC_ERROR_ADDRESS",
    "LF_QP_ENABLE_ECC",
    "LF_QP_FORCE_UNCORRECTABLE_ERROR",
    "LF_QP_TM",
    "LF_QP_UNCORRECTED_ERROR",
    "LF_QP_UNCORRECTED_ERROR_DISINT",
    "LG",
    "LG_CHK",
    "LIMIT",
    "LIMITED",
    "LIMIT_COUNTED",
    "LIMIT_RESUME_YELLOW_CELL",
    "LIMIT_RESUME_YELLOW_PACKET",
    "LINECOUNT",
    "LINE_LOOPBACK",
    "LINK",
    "LINK10G",
    "LINKEN",
    "LINKEN_MASK",
    "LINKEN_VALUE",
    "LINKOK",
    "LINKORED",
    "LINKSERDES",
    "LINK_CRC_ERROR",
    "LINK_DOWN",
    "LINK_DOWN_EN",
    "LINK_ENABLE_REMAP_0",
    "LINK_ENABLE_REMAP_1",
    "LINK_ENABLE_REMAP_10",
    "LINK_ENABLE_REMAP_11",
    "LINK_ENABLE_REMAP_12",
    "LINK_ENABLE_REMAP_13",
    "LINK_ENABLE_REMAP_14",
    "LINK_ENABLE_REMAP_15",
    "LINK_ENABLE_REMAP_16",
    "LINK_ENABLE_REMAP_17",
    "LINK_ENABLE_REMAP_18",
    "LINK_ENABLE_REMAP_19",
    "LINK_ENABLE_REMAP_2",
    "LINK_ENABLE_REMAP_20",
    "LINK_ENABLE_REMAP_21",
    "LINK_ENABLE_REMAP_22",
    "LINK_ENABLE_REMAP_23",
    "LINK_ENABLE_REMAP_3",
    "LINK_ENABLE_REMAP_4",
    "LINK_ENABLE_REMAP_5",
    "LINK_ENABLE_REMAP_6",
    "LINK_ENABLE_REMAP_7",
    "LINK_ENABLE_REMAP_8",
    "LINK_ENABLE_REMAP_9",
    "LINK_SCAN_GIG",
    "LINK_STATUS",
    "LINK_STATUS_CHANGE",
    "LINK_STATUS_SEL",
    "LINK_STATUS_UP",
    "LINK_STATUS_UPDATE_ENABLE",
    "LINK_STAT_EN",
    "LINK_STAT_MOD",
    "LINK_STAT_MSG",
    "LINK_UP",
    "LINK_UP_CLR",
    "LINK_UP_DOWN",
    "LINK_UP_EN",
    "LLATRANSE_UNCORRECTED_ERROR",
    "LLATRANSE_UNCORRECTED_ERROR_DISINT",
    "LLATRANS_CORRECTED_ERROR",
    "LLATRANS_CORRECTED_ERROR_DISINT",
    "LLATRANS_ENABLE_ECC",
    "LLATRANS_FORCE_UNCORRECTABLE_ERROR",
    "LLATRANS_MEM_TM",
    "LLA_OFFSET",
    "LLA_PE",
    "LLA_PE_CLR",
    "LLA_PE_EN",
    "LLC",
    "LLFC_CUT_THROUGH_MODE",
    "LLFC_EN",
    "LLFC_FC_OBJ_LOGICAL",
    "LLFC_FC_OBJ_PHYSICAL",
    "LLFC_IMG",
    "LLFC_IN_IPG_ONLY",
    "LLFC_MSG_TYPE_LOGICAL",
    "LLFC_MSG_TYPE_PHYSICAL",
    "LLFC_XOFF_TIME",
    "LMAC0_MATCH",
    "LMAC1_MATCH",
    "LMD_1000BASEX_ENABLE",
    "LMD_ENABLE",
    "LMD_RSTB",
    "LMEP:CCM_ENABLE",
    "LMEP:DM_ENABLE",
    "LMEP:FWD_LMEP_PKT",
    "LMEP:LB_ENABLE",
    "LMEP:LT_ENABLE",
    "LMEP:MA_BASE_PTR",
    "LMEP:MDL_BITMAP",
    "LMEP:RESERVED",
    "LMEP:SGLP",
    "LMEP:VID",
    "LMEP_1_TM",
    "LMEP_PAR_ERR",
    "LMEP_TM",
    "LN2Q_BASE_QUEUE",
    "LOAD_DATA",
    "LOAREFLIMIT",
    "LOCALCOPYCOUNT",
    "LOCALFAULTDISABLE",
    "LOCALFAULTSTAT",
    "LOCAL_BOUNDARY",
    "LOCAL_BURST_SIZE",
    "LOCAL_GRANT_REQ_STATUS",
    "LOCAL_GRANT_REQ_STATUS_DISINT",
    "LOCAL_SA",
    "LOCAL_SA_0",
    "LOCAL_SA_1",
    "LOCAL_SA_2",
    "LOCAL_SA_3",
    "LOCAL_SA_4",
    "LOCAL_SA_5",
    "LOCAL_SA_6",
    "LOCAL_SA_7",
    "LOCAL_SW_DISABLE",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERR",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TM",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERR",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_TM",
    "LOCAL_SW_DISABLE_HGTRUNK_RES_EN",
    "LOCK",
    "LOCK_CHANGE",
    "LOCK_DET",
    "LOCK_DETECT",
    "LONGP",
    "LONG_PRE",
    "LOOKUP_ENABLE_SLICE_0",
    "LOOKUP_ENABLE_SLICE_1",
    "LOOKUP_ENABLE_SLICE_2",
    "LOOKUP_ENABLE_SLICE_3",
    "LOOKUP_L2MC_WITH_FID_ID",
    "LOOKUP_WITH_MH_SRC_PORT",
    "LOOPBACK_EN",
    "LOOPBACK_FIFO_THRESHOLD",
    "LOOPBACK_PKT_TYPE",
    "LOOPBACK_PKT_TYPE_MASK",
    "LOOP_COUNT",
    "LOOP_ENA",
    "LOOP_MODE",
    "LOSSLESSEN",
    "LOSS_OF_SYNC_EVENT",
    "LOST_BYTE_ALIGNMENT_EVENT",
    "LOST_LOCK",
    "LOST_TIME_ALIGNMENT_EVEN_EVENT",
    "LOST_TIME_ALIGNMENT_ODD_EVENT",
    "LOWCUR_EN",
    "LOWER_BOUNDS",
    "LOWER_IDLE",
    "LOWER_IDLE_KBIT",
    "LOWER_LIMIT",
    "LOWESTALARMPRI",
    "LOWSIG_ASSERT_FILTER",
    "LOWSIG_NEGATE_FILTER",
    "LOW_AREF_READY",
    "LOW_WATERMARK",
    "LO_MASK",
    "LO_PUP_FIFO_OVERFLOW",
    "LO_PUP_FIFO_OVERFLOW_DISINT",
    "LPACK2",
    "LPANERR",
    "LPASMDR",
    "LPBK_SEO_LFALL",
    "LPCF",
    "LPFD",
    "LPMSG",
    "LPM_END_ADDR",
    "LPM_ENTRY_DUP_AVAIL_BITS",
    "LPM_ENTRY_DUP_BITS",
    "LPM_ENTRY_DUP_BLKCNT_BITS",
    "LPM_ENTRY_SRCH_AVAIL_BITS",
    "LPM_ENTRY_SRCH_BLKCNT_BITS",
    "LPM_ENTRY_VLD_BITS",
    "LPM_START_ADDR",
    "LPM_TOTAL_ADDR",
    "LPNEXTP",
    "LPNP",
    "LPORT_PAR_ERR",
    "LPORT_PROFILE_IDX",
    "LPORT_TM",
    "LPPAUSE",
    "LPTOG",
    "LP_HIGH_PRI_REQ",
    "LP_HIGH_PRI_REQ_DISINT",
    "LQ_PDROPMAX0",
    "LQ_PDROPMAX1",
    "LQ_PDROPMAX2",
    "LQ_PDROPMAX3",
    "LRU_EN",
    "LSB",
    "LSB_RAM_OUTPUT",
    "LSB_VLAN_BM",
    "LSB_VLAN_BM_LOWER",
    "LSB_VLAN_BM_UPPER",
    "LS_ERR_CNT",
    "LS_ERR_THRESH",
    "LS_ERR_WINDOW",
    "LS_NEXTPRIORITY",
    "LS_PIMSM_HDR",
    "LS_PRIORITY",
    "LS_START_ID0",
    "LS_VECTOR",
    "LUREQFIFOCOUNT_GTE_HITHR",
    "LUREQFIFO_FULL",
    "LUREQMEM0_TM",
    "LUREQMEM1_TM",
    "LUREQMEM2_TM",
    "LUREQMEM3_TM",
    "LUREQMEM4_TM",
    "LUREQMEM_TM",
    "LWR_S_RF_BITS",
    "L_STAT_REG",
    "L_STAT_REG_64B",
    "M1DIV",
    "M2DIV",
    "M3DIV",
    "MAC0_HI",
    "MAC0_LO",
    "MAC1_HI",
    "MAC1_LO",
    "MACDA",
    "MACLMT",
    "MACLMT_DROP",
    "MACLMT_STNMV_TOCPU",
    "MACSA",
    "MACSA0",
    "MACSA_ALL_ZERO_DROP",
    "MACSA_EQUALS_MACDA_DROP",
    "MACSEC_PROG_TX_CRC",
    "MAC_ADDR",
    "MAC_ADDR0",
    "MAC_ADDR1",
    "MAC_ADDR40",
    "MAC_ADDR40_SHADOW",
    "MAC_ADDRESS",
    "MAC_ADDR_MASK",
    "MAC_BASED_VID_ENABLE",
    "MAC_BIND_FAIL",
    "MAC_BLOCK_INDEX",
    "MAC_BLOCK_INDEX_OVERLAY",
    "MAC_BLOCK_MASK",
    "MAC_BLOCK_MASK_HI",
    "MAC_BLOCK_MASK_LO",
    "MAC_BLOCK_MASK_M0",
    "MAC_BLOCK_MASK_M1",
    "MAC_BLOCK_TABLE_PAR_ERR",
    "MAC_CRS_SEL",
    "MAC_DA_LOWER",
    "MAC_DA_PROFILE_INDEX",
    "MAC_DA_UPPER",
    "MAC_DUPLEX",
    "MAC_G_STAT_COUNTERS_NUM",
    "MAC_HI",
    "MAC_IP_BIND:DATA",
    "MAC_IP_BIND:HPAE_MAC_ADDR",
    "MAC_IP_BIND:IPFIX_FLOW_METER_ID",
    "MAC_IP_BIND:KEY",
    "MAC_IP_BIND:SIP",
    "MAC_IP_BIND:SRC_MODID",
    "MAC_IP_BIND:SRC_PORT",
    "MAC_IP_BIND:SRC_T",
    "MAC_LIMIT_USE_SYS_ACTION",
    "MAC_LO",
    "MAC_LOOP_CON",
    "MAC_RATE_LIMIT",
    "MAC_RX_PAUSE",
    "MAC_SPEED",
    "MAC_STATS_PIPELINE_STAGE_NUM",
    "MAC_TX_PAUSE",
    "MAC_X_STAT_COUNTERS_NUM",
    "MAID",
    "MAID_INDEX",
    "MAID_PAR_ERR",
    "MAID_REDUCTION_PAR_ERR",
    "MAID_REDUCTION_TM",
    "MAID_TM",
    "MAPPED_PORT_NUM",
    "MAP_0",
    "MAP_1",
    "MAP_10",
    "MAP_11",
    "MAP_12",
    "MAP_13",
    "MAP_14",
    "MAP_15",
    "MAP_2",
    "MAP_3",
    "MAP_4",
    "MAP_5",
    "MAP_6",
    "MAP_7",
    "MAP_8",
    "MAP_9",
    "MAP_FID_ID_TO_INNER_TAG",
    "MAP_FID_ID_TO_OUTER_TAG",
    "MAP_INDEX",
    "MAP_TAG_PKT_PRIORITY",
    "MARTIAN_ADDR_TOCPU",
    "MARTINI_MC_TYPE",
    "MASK",
    "MASK0",
    "MASK1",
    "MASK_BITMAP",
    "MASK_BKT_OVFLW",
    "MASK_CELL_ERROR",
    "MASK_FOR_VFI_11_10",
    "MASK_FREE",
    "MASK_IP_ADDR",
    "MASK_IP_ADDR_HI",
    "MASK_IP_ADDR_LO",
    "MASK_KEY_TYPE_VFI",
    "MASK_MAC_ADDR",
    "MASK_PARITY_ERR",
    "MASK_RESERVED",
    "MASK_VFI",
    "MASK_VLAN_ID",
    "MASK_VRF_HI",
    "MASK_VRF_LO",
    "MATCH",
    "MATCHED_INDEX",
    "MATCHED_RULE",
    "MATCHFAIL",
    "MATCHLOWER",
    "MATCHUPPER",
    "MATCH_STATUS",
    "MAX",
    "MAX0",
    "MAX1",
    "MAX2",
    "MAXBW",
    "MAXBWCG0",
    "MAXBWCG1",
    "MAXDROPRATE",
    "MAXFR",
    "MAXFULLSET",
    "MAXPRI",
    "MAX_ADDITION_SIZE",
    "MAX_ARL_LATENCY",
    "MAX_ARRIVAL_BYTES",
    "MAX_BKT",
    "MAX_BUCKET",
    "MAX_BUFFS",
    "MAX_BUF_DEPTH",
    "MAX_BW",
    "MAX_CI",
    "MAX_CONTEXT",
    "MAX_DEPTH_EXP",
    "MAX_DEPTH_MANT",
    "MAX_FIFO_DEPTH",
    "MAX_FIFO_ENTRIES",
    "MAX_GRANT_TO_DEQ",
    "MAX_IDLE_AGE",
    "MAX_IDLE_AGE_PROFILE",
    "MAX_LATENCY",
    "MAX_LATENCY_EMPTY",
    "MAX_LIVE_TIME_PROFILE",
    "MAX_PACKET_LATENCY",
    "MAX_RECORD_LIFE",
    "MAX_REFRESH",
    "MAX_REF_RATE",
    "MAX_SEQVALUE",
    "MAX_SP",
    "MAX_THD",
    "MAX_THD_SEL",
    "MAX_THLD",
    "MAX_TICK_COUNT",
    "MAX_USED_ENTRIES",
    "MAX_USED_ENTRIES_A",
    "MAX_USED_ENTRIES_B",
    "MAX_WRITE_PTRS",
    "MA_INDEX_PAR_ERR",
    "MA_INDEX_TM",
    "MA_PTR",
    "MA_STATE_PAR_ERR",
    "MA_STATE_TM",
    "MBISTMASTEREN",
    "MBIST_DONE",
    "MBIST_GO",
    "MBUFFS_CORRECTED_ERROR",
    "MBUFFS_CORRECTED_ERROR_DISINT",
    "MBUFFS_ENABLE_ECC",
    "MBUFFS_FORCE_UNCORRECTABLE_ERROR",
    "MBUFFS_UNCORRECTED_ERROR",
    "MBUFFS_UNCORRECTED_ERROR_DISINT",
    "MBUFF_MEM_TM",
    "MC",
    "MCAST",
    "MCAST_ENABLE",
    "MCBITMAP",
    "MCIDXE",
    "MCPTR_RDY",
    "MCST",
    "MCU_EN",
    "MCU_ENABLE",
    "MCU_REQ_FIFO_ERR",
    "MC_CLEAR",
    "MC_DROPCNT",
    "MC_FIELD",
    "MC_FLAG",
    "MC_FLOW_CTL_METHOD",
    "MC_INDEX",
    "MC_INDEX_ERROR_TOCPU",
    "MC_MASK",
    "MC_SEL",
    "MC_TBL_LKUP",
    "MC_TYPE",
    "MC_USE_GLOBAL_LEN_ADJ_IDX",
    "MC_VALUE",
    "MDB_A_CORRECTED_ERROR",
    "MDB_A_CORRECTED_ERROR_DISINT",
    "MDB_A_UNCORRECTED_ERROR",
    "MDB_A_UNCORRECTED_ERROR_DISINT",
    "MDB_B_CORRECTED_ERROR",
    "MDB_B_CORRECTED_ERROR_DISINT",
    "MDB_B_UNCORRECTED_ERROR",
    "MDB_B_UNCORRECTED_ERROR_DISINT",
    "MDB_ENABLE_ECC",
    "MDB_FORCE_UNCORRECTABLE_ERROR",
    "MDB_TM",
    "MDIOREGS_RESET",
    "MDIO_OUT_DELAY",
    "MDIO_SEL",
    "MDIV",
    "MDL",
    "MD_DEVAD",
    "MD_ST",
    "MEM1_IPMC_TBL_PAR_ERR",
    "MEM1_IPMC_TBL_PAR_ERR_EN",
    "MEM1_VLAN_TBL_PAR_ERR",
    "MEM1_VLAN_TBL_PAR_ERR_EN",
    "MEM2_RESERVED",
    "MEMCNTWIDTH",
    "MEMFAILERROR",
    "MEMFAILINTCOUNT",
    "MEMFAILMSGCOUNT",
    "MEMFAILSHUTDOWNEN",
    "MEMFAIL_SHUTDOWN",
    "MEMINIT_DONE",
    "MEMORY",
    "MEMORY_CELL_DATA",
    "MEMORY_GROUP_ENABLE",
    "MEMORY_ID",
    "MEMORY_IDX",
    "MEM_000_ECC_ERROR_ADDRESS",
    "MEM_001_ECC_ERROR_ADDRESS",
    "MEM_010_ECC_ERROR_ADDRESS",
    "MEM_011_ECC_ERROR_ADDRESS",
    "MEM_100_ECC_ERROR_ADDRESS",
    "MEM_101_ECC_ERROR_ADDRESS",
    "MEM_110_ECC_ERROR_ADDRESS",
    "MEM_111_ECC_ERROR_ADDRESS",
    "MEM_ACC_ACK",
    "MEM_ACC_ADDR",
    "MEM_ACC_RD_WR_N",
    "MEM_ACC_REQ",
    "MEM_ACC_USE_DYN_VDL",
    "MEM_ADDRESS",
    "MEM_A_ECC_ERROR_ADDRESS",
    "MEM_B_ECC_ERROR_ADDRESS",
    "MEM_CH0_RDY",
    "MEM_CH1_RDY",
    "MEM_CONFIG",
    "MEM_C_ECC_ERROR_ADDRESS",
    "MEM_FAIL",
    "MEM_RESET_COMPLETE",
    "MEM_SEL",
    "MEM_START_ADDR",
    "MEPID",
    "MESSAGE_MODE",
    "MESSAGE_READY",
    "MESSAGE_READY_DISINT",
    "MESSAGE_SIZE",
    "META_SEL",
    "METERID",
    "METERINGPERIOD",
    "METERING_CLK_EN",
    "METER_BG_DIS",
    "METER_CNT_FP2_ENABLE",
    "METER_COUNT_BYTES",
    "METER_EN",
    "METER_GRAN",
    "METER_GRANULARITY",
    "METER_GROUP_TRAFFIC_COUNTER_NUMBER",
    "METER_INDEX_EVEN",
    "METER_INDEX_ODD",
    "METER_MODE_EXT",
    "METER_MODE_INT",
    "METER_PAIR_INDEX",
    "METER_PAIR_MODE",
    "METER_PAIR_MODE_MODIFIER",
    "METER_SHARING_MODE",
    "METER_SHARING_MODE_MODIFIER",
    "METER_SPARE",
    "METER_TEST_EVEN",
    "METER_TEST_ODD",
    "METER_UPDATE_EVEN",
    "METER_UPDATE_ODD",
    "METHOD",
    "MGMT_CONTEXT",
    "MGMT_UPDATE_HIT",
    "MH0",
    "MH1",
    "MH2",
    "MHM",
    "MH_BYTES_0_3",
    "MH_BYTES_12_15",
    "MH_BYTES_4_7",
    "MH_BYTES_8_11",
    "MH_INGRESS_TAGGED_SEL",
    "MH_L3",
    "MH_OPCODE",
    "MH_OPCODE_5",
    "MH_OPCODE_OVERLAY",
    "MH_PFM",
    "MH_PRI0",
    "MH_PRI1",
    "MH_PRI10",
    "MH_PRI11",
    "MH_PRI12",
    "MH_PRI13",
    "MH_PRI14",
    "MH_PRI15",
    "MH_PRI2",
    "MH_PRI3",
    "MH_PRI4",
    "MH_PRI5",
    "MH_PRI6",
    "MH_PRI7",
    "MH_PRI8",
    "MH_PRI9",
    "MH_PRIORITY",
    "MH_SRC_PID_ENABLE",
    "MH_TC",
    "MH_TC_MAP_ENABLE",
    "MIDL_RX_EN",
    "MIDL_TX_EN",
    "MIFG",
    "MIIM_ADDR_MAP_ENABLE",
    "MIIM_CYCLE",
    "MIIM_DEVICE_ADDRESS",
    "MIIM_DEVICE_ADDRESS_ENABLE",
    "MIIM_FLIP_STATUS_BIT",
    "MIIM_LINK_SCAN_EN",
    "MIIM_LINK_STATUS_BIT_POSITION",
    "MIIM_OP_DONE",
    "MIIM_PAUSE_SCAN_EN",
    "MIIM_RD_START",
    "MIIM_SCAN_BUSY",
    "MIIM_WR_START",
    "MIM:ADD_ISID_TO_MACDA",
    "MIM:BC_DROP",
    "MIM:BVID",
    "MIM:BVID_VALID",
    "MIM:DOT1P_MAPPING_PTR",
    "MIM:DOT1P_PRI_SELECT",
    "MIM:DVP",
    "MIM:DVP_IS_NETWORK_PORT",
    "MIM:HG_ADD_SYS_RSVD_VID",
    "MIM:HG_HDR_SEL",
    "MIM:HG_L3_OVERRIDE",
    "MIM:HG_LEARN_OVERRIDE",
    "MIM:HG_MC_DST_MODID",
    "MIM:HG_MC_DST_PORT_NUM",
    "MIM:HG_MODIFY_ENABLE",
    "MIM:INTF_NUM",
    "MIM:ISID_LOOKUP_TYPE",
    "MIM:MAC_DA_PROFILE_INDEX",
    "MIM:NEW_CFI",
    "MIM:NEW_PRI",
    "MIM:RESERVED_1",
    "MIM:RESERVED_2",
    "MIM:RESERVED_3",
    "MIM:UMC_DROP",
    "MIM:UUC_DROP",
    "MIM:VINTF_CTR_IDX",
    "MIM_ISID:DATA",
    "MIM_ISID:DOT1P_MAPPING_PTR",
    "MIM_ISID:DVP",
    "MIM_ISID:ISID",
    "MIM_ISID:ISID_DOT1P_PRI_SELECT",
    "MIM_ISID:KEY",
    "MIM_ISID:NEW_CFI",
    "MIM_ISID:NEW_PRI",
    "MIM_ISID:RESERVED",
    "MIM_ISID:RESERVED_0",
    "MIM_ISID:RESERVED_1",
    "MIM_ISID:SD_TAG_ACTION_IF_NOT_PRESENT",
    "MIM_ISID:SD_TAG_ACTION_IF_PRESENT",
    "MIM_ISID:SD_TAG_DOT1P_PRI_SELECT",
    "MIM_ISID:SD_TAG_TPID_INDEX",
    "MIM_ISID:SD_TAG_VID",
    "MIM_ISID:SVP",
    "MIM_ISID:VFI",
    "MIM_MC_PROXY_ENABLE",
    "MIM_MC_TERM_ENABLE",
    "MIM_NVP:BMACSA",
    "MIM_NVP:BVID",
    "MIM_NVP:ISID_LOOKUP_TYPE",
    "MIM_NVP:MODULE_ID",
    "MIM_NVP:PORT_NUM",
    "MIM_NVP:SVP",
    "MIM_NVP:T",
    "MIM_NVP:TGID",
    "MIM_OUTER_BITMAP_A",
    "MIM_OUTER_BITMAP_B",
    "MIM_PAYLOAD_BITMAP_A",
    "MIM_PAYLOAD_BITMAP_B",
    "MIM_TERM_ENABLE",
    "MIN_BKT",
    "MIN_BUCKET",
    "MIN_BUFFS",
    "MIN_BW",
    "MIN_FIRST_READ_DELAY",
    "MIN_HI_THD_SEL",
    "MIN_LATENCY",
    "MIN_LIVE_TIME_PROFILE",
    "MIN_LO_THD_SEL",
    "MIN_MTU",
    "MIN_RECORD_LIFE",
    "MIN_REFRESH",
    "MIN_REF_RATE",
    "MIN_RESET",
    "MIN_SP",
    "MIN_TCPHDR_SIZE",
    "MIN_THD",
    "MIN_THD_SEL",
    "MIN_THLD",
    "MIN_THRESH1",
    "MIN_THRESH2",
    "MIP_HDR_NEXT_HDR",
    "MIP_HDR_RESERVED",
    "MIP_HDR_TYPE",
    "MIP_NH",
    "MIP_TYPE",
    "MIRROR",
    "MIRROR0",
    "MIRROR1",
    "MIRROR_CHECKS_DISABLE",
    "MIRROR_COUNT",
    "MIRROR_EN",
    "MIRROR_INVALID_VLAN_DROP",
    "MIRROR_OVERRIDE",
    "MIRR_PKT_KEY",
    "MIRR_PKT_MASK",
    "MISC",
    "MISSED_REFRESH",
    "MISSED_REFRESH_DISINT",
    "MISSING_GRANT_ERROR",
    "MISSING_GRANT_ERROR_DISINT",
    "MIS_ALIGN_DMA_MRD_ADDR_EN",
    "MLD_CHECKS_ENABLE",
    "MLD_PKTS_UNICAST_IGNORE",
    "MLD_PKT_DROP",
    "MLD_PKT_TO_CPU",
    "MLD_QUERY_FWD_ACTION",
    "MLD_QUERY_TO_CPU",
    "MLD_REP_DONE_FWD_ACTION",
    "MLD_REP_DONE_TO_CPU",
    "MMRP_FWD_ACTION",
    "MMRP_PKT_TO_CPU",
    "MMU0",
    "MMU1",
    "MMU2",
    "MMU3",
    "MMU4",
    "MMU5",
    "MMU6",
    "MMU7",
    "MMU8",
    "MMUBKP_LOOPBACK_EN",
    "MMUECCOVERRIDE",
    "MMUPORTENABLE",
    "MMUPORTTXENABLE",
    "MMU_CREDIT_DELAY",
    "MMU_FULL_UPDATE_ENABLE",
    "MMU_GROUP_INTR",
    "MMU_MEMFAILSTATUS",
    "MMU_PARITYERROR",
    "MMU_PARITYERROR_CCP",
    "MMU_PARITYERROR_CFAP",
    "MMU_PARITYERROR_XQ0",
    "MMU_PARITYERROR_XQ1",
    "MMU_PARITYERROR_XQ2",
    "MMU_PASSTHRU_0",
    "MMU_PASSTHRU_1",
    "MMU_PASSTHRU_2",
    "MMU_PP_NONPC_STATS_REGS_BMAP",
    "MMU_PP_PC_STATS_REGS_BMAP",
    "MMU_SOFT_RESET_L",
    "MMU_SOFT_RESET_N",
    "MMU_STATS_COS_BMAP",
    "MMU_STATS_EN",
    "MMU_STATS_PORTS_BMAP",
    "MMU_TO_CMIC_MEMFAIL_INTR",
    "MMU_XQEG_ERR",
    "MM_STP",
    "MM_STRT",
    "MOD",
    "MOD1_SEL",
    "MODE",
    "MODE0",
    "MODE1",
    "MODEFORCE",
    "MODE_1_BITMAP",
    "MODE_MASK",
    "MODE_MASK0",
    "MODE_MASK1",
    "MODE_RB",
    "MODID",
    "MODID0",
    "MODID1",
    "MODID2",
    "MODID3",
    "MODID_0",
    "MODID_1",
    "MODID_2",
    "MODID_3",
    "MODID_EN0",
    "MODID_EN1",
    "MODID_EN2",
    "MODID_EN3",
    "MODPORT_MAP_EM_PAR_ERR",
    "MODPORT_MAP_EM_TM",
    "MODPORT_MAP_EM_WW",
    "MODPORT_MAP_IM_PAR_ERR",
    "MODPORT_MAP_IM_TM",
    "MODPORT_MAP_IM_WW",
    "MODPORT_MAP_INDEX_UPPER",
    "MODPORT_MAP_MIRROR_1_PAR_ERR",
    "MODPORT_MAP_MIRROR_PAR_ERR",
    "MODPORT_MAP_SEL",
    "MODPORT_MAP_SW_PAR_ERR",
    "MODPORT_MAP_SW_TM",
    "MODPORT_MAP_SW_WW",
    "MODPORT_TABLE_SEL",
    "MODULE0",
    "MODULE1",
    "MODULE2",
    "MODULE3",
    "MODULE4",
    "MODULE5",
    "MODULE6",
    "MODULE7",
    "MODULEID_OFFSET",
    "MODULE_HEADER",
    "MODULE_ID",
    "MODULE_ID_1",
    "MODULE_ID_OFFSET",
    "MOD_64_MODE",
    "MOD_A",
    "MOD_B",
    "MOD_C",
    "MOD_D",
    "MOD_ID",
    "MOD_MAP_PARITY_EN",
    "MOD_MAP_PAR_ERR",
    "MOD_MAP_TM",
    "MOD_MAP_WW",
    "MOLE",
    "MOLE_MASK",
    "MOLE_VALUE",
    "MONTH",
    "MON_DLL_MODE",
    "MON_SLICE_NUM",
    "MON_TX_DLL",
    "MOP_POLICY",
    "MOTP_CHECKSUM_ERR",
    "MOTP_CHECKSUM_OR",
    "MOVE_RSVD_ENABLE",
    "MPLS:BC_DROP",
    "MPLS:DVP",
    "MPLS:DVP_IS_NETWORK_PORT",
    "MPLS:HG_ADD_SYS_RSVD_VID",
    "MPLS:HG_HDR_SEL",
    "MPLS:HG_L3_OVERRIDE",
    "MPLS:HG_LEARN_OVERRIDE",
    "MPLS:HG_MC_DST_MODID",
    "MPLS:HG_MC_DST_PORT_NUM",
    "MPLS:HG_MODIFY_ENABLE",
    "MPLS:INTF_NUM",
    "MPLS:MAC_DA_PROFILE_INDEX",
    "MPLS:PW_INIT_NUM",
    "MPLS:RESERVED",
    "MPLS:RESERVED_1",
    "MPLS:RESERVED_2",
    "MPLS:UMC_DROP",
    "MPLS:UUC_DROP",
    "MPLS:VC_AND_SWAP_INDEX",
    "MPLS:VINTF_CTR_IDX",
    "MPLSERR_TOCPU",
    "MPLS_ACTION",
    "MPLS_ACTION_IF_BOS",
    "MPLS_ACTION_IF_NOT_BOS",
    "MPLS_DECAP",
    "MPLS_DONOT_CHANGE_INNER_L2",
    "MPLS_DONT_CHANGE_INNER_EXP",
    "MPLS_ENABLE",
    "MPLS_ENTRY_0",
    "MPLS_ENTRY_1",
    "MPLS_ENTRY_2",
    "MPLS_ENTRY_3",
    "MPLS_ENTRY_PAR_ERR",
    "MPLS_EXP",
    "MPLS_EXP_0",
    "MPLS_EXP_1",
    "MPLS_EXP_2",
    "MPLS_EXP_3",
    "MPLS_EXP_MAPPING_PTR",
    "MPLS_EXP_MAPPING_PTR_0",
    "MPLS_EXP_MAPPING_PTR_1",
    "MPLS_EXP_MAPPING_PTR_2",
    "MPLS_EXP_MAPPING_PTR_3",
    "MPLS_EXP_SELECT",
    "MPLS_EXP_SELECT_0",
    "MPLS_EXP_SELECT_1",
    "MPLS_EXP_SELECT_2",
    "MPLS_EXP_SELECT_3",
    "MPLS_EXP_SOURCE",
    "MPLS_FIELD_BITMAP_A",
    "MPLS_FIELD_BITMAP_B",
    "MPLS_IINTF",
    "MPLS_INVALID_ACTION",
    "MPLS_INVALID_PAYLOAD",
    "MPLS_L2_PAYLOAD_BITMAP_A",
    "MPLS_L2_PAYLOAD_BITMAP_B",
    "MPLS_L3_PAYLOAD_BITMAP_A",
    "MPLS_L3_PAYLOAD_BITMAP_B",
    "MPLS_LABEL",
    "MPLS_LABEL1",
    "MPLS_LABEL2",
    "MPLS_LABEL_0",
    "MPLS_LABEL_1",
    "MPLS_LABEL_2",
    "MPLS_LABEL_3",
    "MPLS_LABEL_ACTION",
    "MPLS_LABEL_MISS",
    "MPLS_LABEL_PRI",
    "MPLS_LSR_PE",
    "MPLS_MODIFY_INNER_TTL",
    "MPLS_NEW_LABEL",
    "MPLS_OUTER_BITMAP_A",
    "MPLS_OUTER_BITMAP_B",
    "MPLS_PER_VLAN_ENABLE",
    "MPLS_PORT_CHECK",
    "MPLS_PUSH_ACTION_0",
    "MPLS_PUSH_ACTION_1",
    "MPLS_PUSH_ACTION_2",
    "MPLS_PUSH_ACTION_3",
    "MPLS_SEQ_NUM_FAIL_TOCPU",
    "MPLS_STAGE",
    "MPLS_TTL",
    "MPLS_TTL_0",
    "MPLS_TTL_1",
    "MPLS_TTL_2",
    "MPLS_TTL_3",
    "MPLS_TTL_CHECK_FAIL",
    "MPLS_TUNNEL_INDEX",
    "MPLS_TUNNEL_LABEL1",
    "MPLS_TUNNEL_LABEL2",
    "MPLS_TUNNEL_LABEL_QOS_INDEX",
    "MPLS_UNUSED_0",
    "MPLS_UNUSED_1",
    "MPLS_UNUSED_2",
    "MPLS_USE_OUTER_EXP",
    "MPLS_USE_OUTER_TTL",
    "MPLS_USE_PRI",
    "MP_OFFSET",
    "MP_PRI",
    "MRST_COMPLETE",
    "MRS_SELECT",
    "MRU_IN_LINES_DIV_BUFFSIZE",
    "MRU_IN_LINES_MOD_BUFFSIZE",
    "MSB",
    "MSBMIDL_OFFSET_RX",
    "MSBMIDL_OFFSET_TX",
    "MSB_RAM_OUTPUT",
    "MSB_VLAN",
    "MSGPOLLINGPERIOD",
    "MSG_DONE",
    "MSG_START",
    "MSG_TYPE",
    "MSI_PACING_DELAY",
    "MSM_LOST_BYTE_ALIGNMENT",
    "MSM_OFF",
    "MSM_RUN_BYTE_ALIGNMENT",
    "MSM_RUN_TIME_ALIGN",
    "MSTP_PKT_DROP_CTR",
    "MSTP_TBL",
    "MSTR_Q_MAX_EN",
    "MST_EN",
    "MST_MODE",
    "MSYS_CELL_0_ERR",
    "MSYS_CELL_1_ERR",
    "MSYS_COPYCNT_COUNT_ERR",
    "MSYS_COPYCNT_PTR_ERR",
    "MSYS_INGBUF_CELL_INCONSISTENCY_ERR",
    "MSYS_INGBUF_OVERFLOW_ERR",
    "MSYS_ING_STAT_ERR",
    "MSYS_IPMC_IF_NO_ERR",
    "MSYS_IPMC_PTR_ERR",
    "MSYS_NXTPTR_0_ERR",
    "MSYS_NXTPTR_1_ERR",
    "MSYS_PKT_0_ERR",
    "MSYS_PKT_1_ERR",
    "MSYS_PTR_BLOCK_0_ERR",
    "MSYS_PTR_BLOCK_1_ERR",
    "MSYS_PTR_CTRL0_ERR",
    "MSYS_PTR_CTRL1_ERR",
    "MSYS_PTR_RELEASE_MGR_ERR",
    "MS_PIMSM_HDR",
    "MS_VECTOR",
    "MTP_DST_MODID",
    "MTP_DST_PORT",
    "MTP_INDEX",
    "MTP_INDEX0",
    "MTP_INDEX1",
    "MTP_INDEX2",
    "MTP_INDEX3",
    "MTP_INDEX_SPARE",
    "MTP_TYPE",
    "MTRI_PRI_BKP",
    "MTRO_PAR_ERR",
    "MTRO_PAR_ERR_EN",
    "MTU",
    "MTUERR",
    "MTU_CPU_COS",
    "MTU_LEN",
    "MTU_QUANTA",
    "MTU_QUANTA_SELECT",
    "MTU_SIZE",
    "MTU_TOCPU",
    "MULT1",
    "MULT2",
    "MULTI",
    "MULTICAST",
    "MULTIPLE_ACCOUNTING_FIX_EN",
    "MULTIPLE_ERR",
    "MULTIPLE_ERR_0",
    "MULTIPLE_ERR_1",
    "MULTIPLE_ITER",
    "MULTIPLE_SBUS_CMD_SPACING",
    "MULTIPRTS_DEF",
    "MULTI_USE",
    "MUXED_STATUS",
    "MVRP",
    "MVR_ENTRY",
    "MY_MODID",
    "MY_MODID0",
    "MY_MODID1",
    "MY_MODULE_ID",
    "MY_STATION",
    "MY_TGID",
    "M_ENABLE",
    "M_ON_PORT",
    "M_PORT",
    "M_PRESERVE_FMT",
    "M_STACK",
    "M_UNTAG",
    "N1DIV",
    "NACK",
    "NDIV_DITHER_MFB",
    "NDIV_INT",
    "NDIV_MODE",
    "NDIV_PWRDN",
    "NDRIVER_PVT_DONE",
    "ND_PKT_DROP",
    "ND_PKT_TO_CPU",
    "NETLOGIC_XY",
    "NETWORK_PORT",
    "NEWCMD",
    "NEWDSCP_TOS",
    "NEWPRI",
    "NEW_CFI",
    "NEW_CFI_0",
    "NEW_CFI_1",
    "NEW_CFI_2",
    "NEW_CFI_3",
    "NEW_CNG",
    "NEW_CPU_COS",
    "NEW_DSCP",
    "NEW_INNER_VLAN",
    "NEW_INT_PRI",
    "NEW_INT_PRIORITY",
    "NEW_IPRI",
    "NEW_IRPE",
    "NEW_IVID",
    "NEW_IVID_SPARE",
    "NEW_IVID_SVPG",
    "NEW_IVID_SVPG_SEL",
    "NEW_MAX_LATENCY",
    "NEW_OPRI",
    "NEW_ORPE",
    "NEW_OTAG_VPTAG",
    "NEW_OTAG_VPTAG_SEL",
    "NEW_OUTER_VLAN",
    "NEW_OVID",
    "NEW_PKT_PRIORITY",
    "NEW_PRI",
    "NEW_PRIORITY",
    "NEW_PRI_0",
    "NEW_PRI_1",
    "NEW_PRI_2",
    "NEW_PRI_3",
    "NEW_TCP_FLAGS",
    "NEW_TTL",
    "NEW_VID",
    "NEW_VLAN",
    "NEW_VLAN_ID",
    "NEW_VPTAG",
    "NEXTCELLPOINTER",
    "NEXTP",
    "NEXTPOINTERCRCERROR",
    "NEXTPOINTERCRCERRORS",
    "NEXTPTR",
    "NEXT_BUFFER",
    "NEXT_CELL_END",
    "NEXT_CELL_PTR",
    "NEXT_CELL_SHARED",
    "NEXT_FRAG_PKT",
    "NEXT_HOP",
    "NEXT_HOP_INDEX",
    "NEXT_HOP_INDEX0",
    "NEXT_HOP_INDEX1",
    "NEXT_HOP_INDEX_0",
    "NEXT_HOP_INDEX_1",
    "NEXT_HOP_INDEX_UNUSED",
    "NEXT_HOP_INDEX_UNUSED_0",
    "NEXT_HOP_INDEX_UNUSED_1",
    "NEXT_HOP_INDEX_UNUSED_2",
    "NEXT_HOP_INDEX_UNUSED_3",
    "NEXT_HOP_TM",
    "NEXT_HOP_WW",
    "NEXT_PKT",
    "NEXT_POINTER",
    "NEXT_PRI",
    "NEXT_PTR",
    "NEXT_PTR_HI",
    "NEXT_XQ_POINTER",
    "NEXT_XQ_POINTER_ECC",
    "NHG_ERRORS",
    "NHI_TM",
    "NHOP_INDEX",
    "NHOP_INDX",
    "NHOP_PAR_ERR",
    "NIP_L3ERR_TOCPU",
    "NL7K_350_MODE",
    "NMP_PRI",
    "NNI",
    "NNI_PORT",
    "NOCOPY_ON_OVERFLOW",
    "NODE_PROFILE_PTR",
    "NODE_TYPE",
    "NOHEAD_DP",
    "NOHEAD_ECN",
    "NOHEAD_ECT",
    "NOHEAD_LBID",
    "NOHEAD_LEN_ADJ_IDX",
    "NOHEAD_MC",
    "NOHEAD_QUEUE",
    "NOHEAD_SID",
    "NOHEAD_T",
    "NOHEAD_TYPE",
    "NOMATCHACTION",
    "NONCPU_CELL_WAIT_COUNT",
    "NONFRAGMCNT",
    "NONSTATICMOVE_TOCPU",
    "NONTCP_DROPENDPOINT",
    "NONTCP_DROPSTARTPOINT",
    "NONTCP_MAXDROPRATE",
    "NONUCAST_TRUNK_BLOCK_MASK_PAR_ERR",
    "NONUCAST_TRUNK_BLOCK_MASK_TM",
    "NONZERO_CBLOCKS",
    "NON_FRAGMENT_MASK",
    "NON_UC_EM_MTP_INDEX",
    "NON_UC_EM_MTP_INDEX0",
    "NON_UC_EM_MTP_INDEX1",
    "NON_UC_EM_MTP_INDEX2",
    "NON_UC_EM_MTP_INDEX3",
    "NON_UC_TRUNK_HASH_DST_ENABLE",
    "NON_UC_TRUNK_HASH_MOD_PORT_ENABLE",
    "NON_UC_TRUNK_HASH_SRC_ENABLE",
    "NON_UC_TRUNK_HASH_USE_RTAG7",
    "NOPRI",
    "NOP_CLOCKS",
    "NOT_FOUND",
    "NOT_USED",
    "NOW_LOCKED",
    "NO_BOFF",
    "NO_L2MPLS_ENCAP",
    "NO_LGTH_CHECK",
    "NO_MPLS_DECAP",
    "NO_UDP_TNL_CS",
    "NPLPCF",
    "NS",
    "NS_COUNT",
    "NS_INVALID_CHILD_NUM",
    "NS_INVLAID_CHILD_NUM_DISINT",
    "NS_RST_L",
    "NTH_CAPT",
    "NTH_CAPTURE",
    "NULL_FIELD",
    "NULL_GRANT",
    "NULL_MASK",
    "NULL_MVR_DROP_COUNT",
    "NULL_VALUE",
    "NUM_BK2BK_CRW",
    "NUM_BUFFS",
    "NUM_COL_BITS",
    "NUM_GRANTS",
    "NUM_INST_DOPS",
    "NUM_OF_CELLS",
    "NUM_OF_ENTRIES",
    "NUM_PORTS",
    "NUM_PRE_DNOPS",
    "NUM_PST_DNOPS",
    "NUM_R2W_NOPS",
    "NUM_W2R_NOPS",
    "NVM_SADBYP",
    "NVM_TM",
    "NXTMAXPRI",
    "NXTMAXPRI_MASK",
    "NXTMAXPRI_VALUE",
    "NXTPRI",
    "NXTPRI_MASK",
    "NXTPRI_VALUE",
    "NXT_PTR",
    "OAC",
    "OAM_DM_EN",
    "OAM_DO_NOT_MODIFY",
    "OAM_ENABLE",
    "OAM_HEADER_ERROR_TOCPU",
    "OAM_LCPU_RX_CNT_DISABLE",
    "OAM_LCPU_TX_CNT_DISABLE",
    "OAM_LMEP_EN",
    "OAM_LMEP_MDL",
    "OAM_LM_BASE_PTR",
    "OAM_LM_COUNTERS_TM",
    "OAM_LM_EN",
    "OAM_MESSAGE",
    "OAM_PACKET",
    "OAM_PBBTE_LOOKUP_ENABLE",
    "OAM_SERVICE_PRI_MAPPING_PTR",
    "OAM_SRCPORT0_RX_CNT_DISABLE",
    "OAM_SRCPORT0_TX_CNT_DISABLE",
    "OAM_TX",
    "OAM_UNEXPECTED_PKT_TOCPU",
    "OAM_UNKNOWN_OPCODE_VERSION_DROP",
    "OAM_UNKNOWN_OPCODE_VERSION_TOCPU",
    "OAM_UP_MEP",
    "OCST_EN",
    "ODD_BUFFER_CNT",
    "ODD_HEAD_PCKT_LENGTH",
    "ODD_METER_TM",
    "ODD_PARITY",
    "ODD_PARITY_0",
    "ODD_PARITY_1",
    "ODD_PARITY_2",
    "ODD_PARITY_3",
    "ODD_TAIL_PTR",
    "ODP_MISSING_EOP_ERROR",
    "ODP_MISSING_EOP_ERROR_DISINT",
    "ODP_MISSING_EOP_ERROR_MASK",
    "ODP_UNEXPECTED_EOP_ERROR",
    "ODP_UNEXPECTED_EOP_ERROR_DISINT",
    "ODP_UNEXPECTED_EOP_ERROR_MASK",
    "ODT_CLK500_I",
    "ODT_ENABLE",
    "ODT_PVT_DONE",
    "OFFSET",
    "OFFSET_BITS",
    "OFFSET_ENABLE",
    "OFFSET_NONUC",
    "OFFSET_UC",
    "OI2QB_TM",
    "OI_INDEX_OFFSET",
    "OI_RD_LENGTH",
    "OI_RD_OFFSET",
    "OI_WR_LENGTH",
    "OI_WR_OFFSET",
    "OLD_VLAN_ID",
    "ONDIETERM",
    "ONEK_TEST",
    "ONLY_CLEAR_VALID",
    "OOB_FC_SEL",
    "OPCODE",
    "OPCODEWIDTH",
    "OPER",
    "OPERATION",
    "OPER_REASON",
    "OPRI",
    "OP_BUFFER_LIMIT_RED",
    "OP_BUFFER_LIMIT_RED_CELL",
    "OP_BUFFER_LIMIT_RED_PACKET",
    "OP_BUFFER_LIMIT_RESUME_RED",
    "OP_BUFFER_LIMIT_RESUME_RED_CELL",
    "OP_BUFFER_LIMIT_RESUME_RED_PACKET",
    "OP_BUFFER_LIMIT_RESUME_YELLOW",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELL",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET",
    "OP_BUFFER_LIMIT_YELLOW",
    "OP_BUFFER_LIMIT_YELLOW_CELL",
    "OP_BUFFER_LIMIT_YELLOW_PACKET",
    "OP_BUFFER_SHARED_COUNT",
    "OP_BUFFER_SHARED_COUNT_CELL",
    "OP_BUFFER_SHARED_COUNT_PACKET",
    "OP_BUFFER_SHARED_LIMIT",
    "OP_BUFFER_SHARED_LIMIT_CELL",
    "OP_BUFFER_SHARED_LIMIT_PACKET",
    "OP_BUFFER_SHARED_LIMIT_RESUME",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELL",
    "OP_BUFFER_SHARED_LIMIT_RESUME_PACKET",
    "OP_BUFFER_TOTAL_COUNT",
    "OP_BUFFER_TOTAL_COUNT_CELL",
    "OP_BUFFER_TOTAL_COUNT_PACKET",
    "OP_CODE",
    "OP_LIMIT_RED",
    "OP_LIMIT_YELLOW",
    "OP_MODE_RESETDLL",
    "OP_PORT_DROP_STATE_BMP",
    "OP_PORT_DROP_STATE_CELL_BMP0",
    "OP_PORT_DROP_STATE_CELL_BMP1",
    "OP_PORT_DROP_STATE_PACKET_BMP0",
    "OP_PORT_DROP_STATE_PACKET_BMP1",
    "OP_PORT_LIMIT_RED_CELL",
    "OP_PORT_LIMIT_RED_PACKET",
    "OP_PORT_LIMIT_RESUME_RED_CELL",
    "OP_PORT_LIMIT_RESUME_RED_PACKET",
    "OP_PORT_LIMIT_RESUME_YELLOW_CELL",
    "OP_PORT_LIMIT_RESUME_YELLOW_PACKET",
    "OP_PORT_LIMIT_YELLOW_CELL",
    "OP_PORT_LIMIT_YELLOW_PACKET",
    "OP_PORT_SHARED_COUNT",
    "OP_PORT_SHARED_COUNT_CELL",
    "OP_PORT_SHARED_COUNT_PACKET",
    "OP_PORT_TOTAL_COUNT",
    "OP_PORT_TOTAL_COUNT_CELL",
    "OP_PORT_TOTAL_COUNT_PACKET",
    "OP_SHARED_LIMIT",
    "OP_SHARED_LIMIT_CELL",
    "OP_SHARED_LIMIT_PACKET",
    "OP_SHARED_RESET_VALUE",
    "OP_SHARED_RESET_VALUE_CELL",
    "OP_SHARED_RESET_VALUE_PACKET",
    "OP_TYP",
    "ORDER",
    "ORIGINAL_PKT",
    "ORPE",
    "OSC_TEST_ENABLE",
    "OTAG",
    "OTAG_VPTAG",
    "OTAG_VPTAG_SEL",
    "OTHER_CW_TYPE_TOCPU",
    "OTIME",
    "OTPC_CPU_ADDRESS",
    "OTPC_MODE",
    "OTPC_SFT_RST",
    "OTPC_WRITE_DATA",
    "OTP_CPU_DATA",
    "OTP_DEBUG_MODE",
    "OTP_PROG_EN",
    "OTP_STBY_REG",
    "OUI",
    "OUI_BASED_Q_ASSIGNMENT",
    "OUTCOUNTER",
    "OUTEN",
    "OUTER_IP_TYPE",
    "OUTER_IP_TYPE_MASK",
    "OUTER_TPID",
    "OUTER_TPID_ENABLE",
    "OUTER_TPID_INDEX",
    "OUTER_TPID_SEL",
    "OUTER_TPID_VERIFY",
    "OUTER_VLAN_ACTIONS",
    "OUTPUTMOD",
    "OUTPUTMODMASK",
    "OUTPUTPORT",
    "OUTPUT_PORT_RX_ENABLE",
    "OUTPUT_PORT_RX_ENABLE_HI",
    "OUTPUT_PORT_RX_ENABLE_LO",
    "OUTPUT_THRESHOLD_BYPASS",
    "OUTSTANDING_PORT_REQUESTS",
    "OUT_ACTIONS",
    "OUT_DBUS_CTL",
    "OUT_DPR_ODD_FALL",
    "OUT_DPR_ODD_RISE",
    "OUT_DSCP",
    "OUT_ECN",
    "OUT_IBUS_CTL",
    "OUT_PROFILE_FLAG",
    "OVERFLOW_ADDR_A",
    "OVERFLOW_ADDR_B",
    "OVERFLOW_BUCKET_ENABLE",
    "OVERFLOW_EN",
    "OVERFLOW_UNDERFLOW_ERROR",
    "OVERLAPS",
    "OVERRIDE_IARB_BLOCK_EOP",
    "OVERWRITE_DEST",
    "OVER_LIMIT_DROP",
    "OVER_LIMIT_TOCPU",
    "OVER_RIDE_EXT_MDIO_MSTR_CNTRL",
    "OVF_DIS",
    "OVID",
    "OVRD_ADDR_SM_EN",
    "OVRD_DRIVER_PVT",
    "OVRD_EN_DRIVER_PVT",
    "OVRD_EN_ODTRES_PVT",
    "OVRD_EN_SLEW_PVT",
    "OVRD_ODTRES_PVT",
    "OVRD_SLEW_PVT",
    "OVRD_SM0_EN",
    "OVRD_SM1_EN",
    "OVRD_SM2_EN",
    "OVRD_SM3_EN",
    "OVRD_SM_EN",
    "OVRFLW",
    "OVWR_DST",
    "P0XG_BURST_ENABLE",
    "P0XG_BURST_THRESHOLD",
    "P12_HIG_HDR_UDF20_EN",
    "P12_HIG_HDR_UDF21_EN",
    "P12_HIG_HDR_UDF22_EN",
    "P1DIV",
    "P1_DIVIDER",
    "P26",
    "P27",
    "P28",
    "P29",
    "P2DIV",
    "P2_DIVIDER",
    "P30",
    "P31",
    "P34",
    "P38",
    "P39",
    "P42",
    "P43",
    "P46",
    "P50",
    "P51",
    "P54",
    "PACKET_COUNT",
    "PACKET_COUNT0",
    "PACKET_COUNT1",
    "PACKET_COUNT2",
    "PACKET_COUNT3",
    "PACKET_COUNT4",
    "PACKET_COUNT5",
    "PACKET_COUNT6",
    "PACKET_COUNT7",
    "PACKET_COUNTER",
    "PACKET_COUNT_LOW",
    "PACKET_DROP_COUNT",
    "PACKET_DROP_COUNT_RED",
    "PACKET_DROP_COUNT_YELLOW",
    "PACKET_IFG_BYTES",
    "PACKET_IFG_BYTES_2",
    "PACKET_PORT_BITMAP",
    "PACKET_QUANTUM",
    "PACKET_REDIRECTION",
    "PADDING_IPV4",
    "PADDING_TO_MINIMUM",
    "PADEN",
    "PAD_EN",
    "PAR0",
    "PAR1",
    "PAR2",
    "PAR3",
    "PARENT_NODE",
    "PARF",
    "PARITY",
    "PARITY0",
    "PARITY0_DATA",
    "PARITY1",
    "PARITY1_DATA",
    "PARITY2",
    "PARITY3",
    "PARITY4",
    "PARITY5",
    "PARITY6",
    "PARITY7",
    "PARITY8",
    "PARITYD",
    "PARITYERRORPTR",
    "PARITY_0",
    "PARITY_1",
    "PARITY_10",
    "PARITY_11",
    "PARITY_8",
    "PARITY_9",
    "PARITY_BIT",
    "PARITY_BIT_WRITE_ACCESS",
    "PARITY_CHECK_EN",
    "PARITY_CHECK_FAIL_CNT",
    "PARITY_CHK_EN",
    "PARITY_DATA",
    "PARITY_DIAG",
    "PARITY_DIAGNOSIS_EN",
    "PARITY_DIAG_ENABLE",
    "PARITY_DIS",
    "PARITY_EN",
    "PARITY_ERR",
    "PARITY_ERROR",
    "PARITY_ERROR_ENABLE",
    "PARITY_ERROR_STATUS",
    "PARITY_ERR_BM",
    "PARITY_ERR_BM_0",
    "PARITY_ERR_BM_1",
    "PARITY_ERR_TOCPU",
    "PARITY_GEN_EN",
    "PARITY_IRQ_EN",
    "PARITY_STAT_CLEAR",
    "PARITY_XQ",
    "PARITY_XQT",
    "PARSE_Q_LEN_ERROR",
    "PARSE_Q_LEN_ERROR_DISINT",
    "PARSE_Q_LEN_ERROR_MASK",
    "PARSE_STATS_LEN_ERROR",
    "PARSE_STATS_LEN_ERROR_DISINT",
    "PARSE_STATS_LEN_ERROR_MASK",
    "PARTIAL_PKT_CNT",
    "PARTIAL_PKT_LINES",
    "PASSALL",
    "PASSTHRU",
    "PASSTHRU_MODE_ENABLE",
    "PASS_CONTROL_FRAMES",
    "PASS_CRC_ERR_PKTS",
    "PAUSE",
    "PAUSEEN",
    "PAUSE_EN",
    "PAUSE_FWD",
    "PAUSE_IGNORE",
    "PAUSE_SCAN_PORTS",
    "PAUSE_STAT",
    "PAUSE_STATE",
    "PAUSE_THD",
    "PAYLOAD_IPV4",
    "PAYLOAD_IPV6",
    "PAYLOAD_LENGTH_ADJUSTMENT",
    "PB20",
    "PBE_BUS",
    "PBI_CAPTURED",
    "PBI_RESERVED",
    "PBI_RESERVED_BIT_0",
    "PBI_RESERVED_BIT_1",
    "PBI_RESERVED_BIT_2",
    "PBI_RESERVED_BIT_3",
    "PBM",
    "PBMP",
    "PB_CMD_CNT",
    "PCIE_LINK_IN_L23",
    "PCIE_LINK_UP",
    "PCIE_PARITY_MODE",
    "PCIE_REPLAY_PERR",
    "PCIE_RX_FIFO_TM",
    "PCIE_TX_FIFO_TM",
    "PCI_FATAL_ERR",
    "PCI_PARITY_ERR",
    "PCP_BASED_Q_ASSIGNMENT",
    "PDISC",
    "PDISC_CAUSE",
    "PDRIVER_PVT_DONE",
    "PDROP0",
    "PDROP1",
    "PDROP2",
    "PDROP_MAX",
    "PEAK_TEMP_DATA",
    "PENDING",
    "PENDING_AREF_COUNT",
    "PERQ_PAR_EN",
    "PERR",
    "PERR_DISABLE",
    "PFAPFULLRESETPOINT",
    "PFAPFULLSETPOINT",
    "PFAPPARITYERRORPTR",
    "PFAPPOOLSIZE",
    "PFAPREADPOINTER",
    "PFAP_MEM_FAIL",
    "PFAP_MEM_FAIL_EN",
    "PFAP_PAR_ERR",
    "PFAP_PAR_ERR_EN",
    "PFC_EIGHT_CLASS",
    "PFC_EN",
    "PFC_ETH_TYPE",
    "PFC_MACDA_0",
    "PFC_MACDA_1",
    "PFC_MACDA_HI",
    "PFC_MACDA_LO",
    "PFC_OPCODE",
    "PFC_REFRESH_EN",
    "PFC_REFRESH_TIMER",
    "PFC_RX_ENBL",
    "PFC_STATS_EN",
    "PFC_TX_ENBL",
    "PFM",
    "PFM_RULE_APPLY",
    "PG0",
    "PG0_GRP",
    "PG0_RESET_SEL",
    "PG0_THRESH_SEL",
    "PG1",
    "PG10_GRP",
    "PG11_GRP",
    "PG12_GRP",
    "PG13_GRP",
    "PG1_GRP",
    "PG1_RESET_SEL",
    "PG1_THRESH_SEL",
    "PG2_GRP",
    "PG2_RESET_SEL",
    "PG2_THRESH_SEL",
    "PG3_GRP",
    "PG3_THRESH_SEL",
    "PG4_GRP",
    "PG4_THRESH_SEL",
    "PG5_GRP",
    "PG5_THRESH_SEL",
    "PG6_GRP",
    "PG6_THRESH_SEL",
    "PG7_GRP",
    "PG8_GRP",
    "PG9_GRP",
    "PGQUEUESTAT",
    "PGRX",
    "PG_COUNT",
    "PG_GBL_HDRM_COUNT",
    "PG_GE",
    "PG_HDRM_COUNT",
    "PG_HDRM_LIMIT",
    "PG_LIMIT_STATE",
    "PG_MIN",
    "PG_MIN_COUNT",
    "PG_PORT_MIN_COUNT",
    "PG_RESET_FLOOR",
    "PG_RESET_OFFSET",
    "PG_RESET_VALUE",
    "PG_SHARED_COUNT",
    "PH0ERRORPOINTER",
    "PH1ERRORPOINTER",
    "PH2ERRORPOINTER",
    "PHASE_CTL",
    "PHASE_SEL",
    "PHASE_SEL0",
    "PHASE_SEL1",
    "PHASE_SEL2",
    "PHASE_SEL3",
    "PHASE_SELADDR",
    "PHB2_COS_MODE",
    "PHB2_DOT1P_MAPPING_PTR",
    "PHB2_ENABLE",
    "PHB2_USE_INNER_DOT1P",
    "PHYMOD",
    "PHYSICAL",
    "PHYS_PORT_ID",
    "PHY_DATA",
    "PHY_DYN_VDL_TIMER",
    "PHY_ID",
    "PHY_ID_0",
    "PHY_ID_1",
    "PHY_ID_10",
    "PHY_ID_11",
    "PHY_ID_12",
    "PHY_ID_13",
    "PHY_ID_14",
    "PHY_ID_15",
    "PHY_ID_16",
    "PHY_ID_17",
    "PHY_ID_18",
    "PHY_ID_19",
    "PHY_ID_2",
    "PHY_ID_20",
    "PHY_ID_21",
    "PHY_ID_22",
    "PHY_ID_23",
    "PHY_ID_24",
    "PHY_ID_25",
    "PHY_ID_26",
    "PHY_ID_27",
    "PHY_ID_28",
    "PHY_ID_29",
    "PHY_ID_3",
    "PHY_ID_30",
    "PHY_ID_31",
    "PHY_ID_32",
    "PHY_ID_33",
    "PHY_ID_34",
    "PHY_ID_35",
    "PHY_ID_36",
    "PHY_ID_37",
    "PHY_ID_38",
    "PHY_ID_39",
    "PHY_ID_4",
    "PHY_ID_40",
    "PHY_ID_41",
    "PHY_ID_42",
    "PHY_ID_43",
    "PHY_ID_44",
    "PHY_ID_45",
    "PHY_ID_46",
    "PHY_ID_47",
    "PHY_ID_48",
    "PHY_ID_49",
    "PHY_ID_5",
    "PHY_ID_50",
    "PHY_ID_51",
    "PHY_ID_52",
    "PHY_ID_53",
    "PHY_ID_54",
    "PHY_ID_55",
    "PHY_ID_56",
    "PHY_ID_57",
    "PHY_ID_58",
    "PHY_ID_59",
    "PHY_ID_6",
    "PHY_ID_60",
    "PHY_ID_61",
    "PHY_ID_62",
    "PHY_ID_63",
    "PHY_ID_7",
    "PHY_ID_8",
    "PHY_ID_9",
    "PHY_REG_ACK",
    "PHY_REG_ADDR",
    "PHY_REG_OFFSET",
    "PHY_REG_RD_WR_N",
    "PHY_REG_REQ",
    "PHY_SW_RESET",
    "PHY_UPD_VDL_ADDR",
    "PHY_UPD_VDL_BL0",
    "PHY_UPD_VDL_BL1",
    "PH_DET_DIS",
    "PIDQ_EMPTY",
    "PIDQ_ENTRY_0",
    "PIDQ_ENTRY_1",
    "PIDQ_ENTRY_2",
    "PIDQ_ENTRY_3",
    "PIDQ_FULL",
    "PIDQ_POP_ERROR",
    "PIDQ_PUSH_ERROR",
    "PIDQ_READ_PTR",
    "PIDQ_WRITE_PTR",
    "PID_COUNTER_INDEX",
    "PID_COUNTER_MODE",
    "PID_INCR_COUNTER",
    "PID_IPFIX_ACTIONS",
    "PID_NEW_INNER_PRI",
    "PID_NEW_INNER_VID",
    "PID_NEW_OUTER_VID",
    "PID_OUTER_TPID_INDEX",
    "PID_REPLACE_INNER_PRI",
    "PID_REPLACE_INNER_VID",
    "PID_REPLACE_OUTER_TPID",
    "PID_REPLACE_OUTER_VID",
    "PID_TPID_INDEX",
    "PIM_DM_SM_ENABLE",
    "PIM_RP",
    "PIM_VER1",
    "PIM_VER2",
    "PIO_WAIT_CYCLES",
    "PIPE_SELECT",
    "PI_CI_FIFO_OVERFLOW",
    "PI_CI_FIFO_OVERFLOW_DISINT",
    "PI_OC_FIFO_OVERFLOW",
    "PI_OC_FIFO_OVERFLOW_DISINT",
    "PKTAGETIMER",
    "PKTCNGSTATUS",
    "PKTCOUNT",
    "PKTDISCARDSTATUS",
    "PKTDISCARDSTATUS_HG0",
    "PKTDISCARDSTATUS_HG12",
    "PKTFORMAT",
    "PKTFORMATMASK",
    "PKTHOLSTATUS",
    "PKTIBPSTATUS",
    "PKTIBPSTATUS_HG0",
    "PKTIBPSTATUS_HG12",
    "PKTLEN",
    "PKTLENGTH",
    "PKTLINK",
    "PKTPTR",
    "PKTREDSTATUS",
    "PKTREQUESTCOUNT",
    "PKTRESETLIMIT",
    "PKTS",
    "PKTSETLIMIT",
    "PKTS_BYTES",
    "PKTYELLOWSTATUS",
    "PKT_AMOUNT",
    "PKT_BUF_TM",
    "PKT_CFI",
    "PKT_CNT",
    "PKT_CNT_MODE",
    "PKT_CNT_WRAP",
    "PKT_COUNT",
    "PKT_DISC_LIMIT",
    "PKT_DROP_ENABLE",
    "PKT_HDR_ADJUST0",
    "PKT_HDR_ADJUST1",
    "PKT_HDR_ADJUST10",
    "PKT_HDR_ADJUST11",
    "PKT_HDR_ADJUST12",
    "PKT_HDR_ADJUST13",
    "PKT_HDR_ADJUST14",
    "PKT_HDR_ADJUST15",
    "PKT_HDR_ADJUST2",
    "PKT_HDR_ADJUST3",
    "PKT_HDR_ADJUST4",
    "PKT_HDR_ADJUST5",
    "PKT_HDR_ADJUST6",
    "PKT_HDR_ADJUST7",
    "PKT_HDR_ADJUST8",
    "PKT_HDR_ADJUST9",
    "PKT_HDR_ADJUST_SIGN0",
    "PKT_HDR_ADJUST_SIGN1",
    "PKT_HDR_ADJUST_SIGN10",
    "PKT_HDR_ADJUST_SIGN11",
    "PKT_HDR_ADJUST_SIGN12",
    "PKT_HDR_ADJUST_SIGN13",
    "PKT_HDR_ADJUST_SIGN14",
    "PKT_HDR_ADJUST_SIGN15",
    "PKT_HDR_ADJUST_SIGN2",
    "PKT_HDR_ADJUST_SIGN3",
    "PKT_HDR_ADJUST_SIGN4",
    "PKT_HDR_ADJUST_SIGN5",
    "PKT_HDR_ADJUST_SIGN6",
    "PKT_HDR_ADJUST_SIGN7",
    "PKT_HDR_ADJUST_SIGN8",
    "PKT_HDR_ADJUST_SIGN9",
    "PKT_HG_LOOKUP",
    "PKT_LENGTH",
    "PKT_MAX_BUCKET",
    "PKT_MAX_REFRESH",
    "PKT_MAX_THD_SEL",
    "PKT_PORT_MAX_BUCKET",
    "PKT_PORT_MAX_REFRESH",
    "PKT_PORT_MAX_THD_SEL",
    "PKT_PRI",
    "PKT_PTR",
    "PKT_RESET_LIMIT",
    "PKT_SENT",
    "PKT_SET_LIMIT",
    "PKT_SHARED",
    "PKT_SIZE_SO_FAR",
    "PKT_SOP_PTR",
    "PKT_TEST_CNT_A",
    "PKT_TEST_CNT_B",
    "PKT_TM",
    "PKT_TYPE",
    "PKT_TYPE_MASK",
    "PKT_VID",
    "PKT_VLAN_TAG",
    "PLA",
    "PLANE",
    "PLANE_A_EMPTY_QUEUE_GRANT",
    "PLANE_A_NODETYPE_8B10B",
    "PLANE_A_NODETYPE_TEST",
    "PLANE_B_EMPTY_QUEUE_GRANT",
    "PLANE_B_NODETYPE_8B10B",
    "PLANE_B_NODETYPE_TEST",
    "PLANE_CROSSOVER_LINKS",
    "PLANE_CROSSOVER_LINKS_ENABLE",
    "PLANE_MASK",
    "PLANE_VALUE",
    "PLA_8_0_0",
    "PLA_COL3_1",
    "PLEERR",
    "PLERRORPOINTER",
    "PLFS_TM",
    "PLL468_BYPEN1",
    "PLL468_LOCKED",
    "PLL468_PDN",
    "PLL468_RESET",
    "PLL468_VOLTAGE",
    "PLL600_BYPEN",
    "PLL600_PWRDN",
    "PLL600_SLOWCLK_EN",
    "PLLBYP",
    "PLLCTRL127_96",
    "PLLCTRL31_0",
    "PLLCTRL63_32",
    "PLLCTRL95_64",
    "PLLFORCECAPDONE",
    "PLLFORCECAPDONE_EN",
    "PLLFORCECAPPASS",
    "PLLFORCECAPPASS_EN",
    "PLLFORCEDONE_EN",
    "PLLFORCEFDONE",
    "PLLFORCEFPASS",
    "PLL_CONTROL_0",
    "PLL_CONTROL_10",
    "PLL_CONTROL_11",
    "PLL_CONTROL_12",
    "PLL_CONTROL_124_96",
    "PLL_CONTROL_13",
    "PLL_CONTROL_14_5",
    "PLL_CONTROL_20_15",
    "PLL_CONTROL_26_21",
    "PLL_CONTROL_31_14",
    "PLL_CONTROL_31_27",
    "PLL_CONTROL_43_32",
    "PLL_CONTROL_4_1",
    "PLL_CONTROL_63_32",
    "PLL_CONTROL_95_64",
    "PLL_CONTROL_9_0",
    "PLL_CONTROL_9_1",
    "PLL_MODE_DEF_S0",
    "PLL_MODE_DEF_S1",
    "PLL_OBSERVE",
    "PLL_RESET",
    "PLL_SEQSTART",
    "PLL_SM_FREQ_PASS",
    "PLL_STATUS",
    "POINTER",
    "POINTERBLOCKCRCERROR",
    "POINTERBLOCKCRCERRORS",
    "POLICYTABLE_TM_0",
    "POLICYTABLE_TM_1",
    "POLICYTABLE_TM_2",
    "POLICYTABLE_TM_3",
    "POLICYTABLE_TM_4",
    "POLICYTABLE_TM_5",
    "POLICYTABLE_TM_6",
    "POLICYTABLE_TM_7",
    "POLLING_SWITCH_ENABLE",
    "POLLING_SWITCH_QUEUE",
    "POLLING_SWITCH_SELECT",
    "POL_START_ADDR",
    "POPERR",
    "PORT",
    "PORT0",
    "PORT0_1STPTR",
    "PORT0_COSARB",
    "PORT0_FC_INDEX",
    "PORT0_LAST",
    "PORT0_RESETLIMIT",
    "PORT1",
    "PORT10",
    "PORT10_1STPTR",
    "PORT10_COSARB",
    "PORT10_LAST",
    "PORT10_RESETLIMIT",
    "PORT11",
    "PORT11_1STPTR",
    "PORT11_COSARB",
    "PORT11_LAST",
    "PORT11_RESETLIMIT",
    "PORT12",
    "PORT12_1STPTR",
    "PORT12_LAST",
    "PORT13",
    "PORT13_1STPTR",
    "PORT13_LAST",
    "PORT14",
    "PORT14_1STPTR",
    "PORT14_LAST",
    "PORT15",
    "PORT15_1STPTR",
    "PORT15_LAST",
    "PORT16_1STPTR",
    "PORT16_LAST",
    "PORT17_1STPTR",
    "PORT17_LAST",
    "PORT18_1STPTR",
    "PORT18_LAST",
    "PORT19_1STPTR",
    "PORT19_LAST",
    "PORT1_1STPTR",
    "PORT1_COSARB",
    "PORT1_FC_INDEX",
    "PORT1_LAST",
    "PORT1_RESETLIMIT",
    "PORT2",
    "PORT20_1STPTR",
    "PORT20_LAST",
    "PORT21_1STPTR",
    "PORT21_LAST",
    "PORT22_1STPTR",
    "PORT22_LAST",
    "PORT23_1STPTR",
    "PORT23_LAST",
    "PORT24_1STPTR",
    "PORT24_LAST",
    "PORT24_LMD_ENABLE",
    "PORT25_1STPTR",
    "PORT25_LAST",
    "PORT25_LMD_ENABLE",
    "PORT26_1STPTR",
    "PORT26_LAST",
    "PORT26_LMD_ENABLE",
    "PORT27_1STPTR",
    "PORT27_LAST",
    "PORT27_LMD_ENABLE",
    "PORT28_1STPTR",
    "PORT28_LAST",
    "PORT29_1STPTR",
    "PORT29_LAST",
    "PORT2_1STPTR",
    "PORT2_COSARB",
    "PORT2_LAST",
    "PORT2_RESETLIMIT",
    "PORT3",
    "PORT30_1STPTR",
    "PORT30_LAST",
    "PORT31_1STPTR",
    "PORT31_LAST",
    "PORT32_1STPTR",
    "PORT32_LAST",
    "PORT33_1STPTR",
    "PORT33_LAST",
    "PORT34_1STPTR",
    "PORT34_LAST",
    "PORT35_1STPTR",
    "PORT35_LAST",
    "PORT36_1STPTR",
    "PORT36_LAST",
    "PORT37_1STPTR",
    "PORT37_LAST",
    "PORT38_1STPTR",
    "PORT38_LAST",
    "PORT39_1STPTR",
    "PORT39_LAST",
    "PORT3_1STPTR",
    "PORT3_COSARB",
    "PORT3_LAST",
    "PORT3_RESETLIMIT",
    "PORT4",
    "PORT40_1STPTR",
    "PORT40_LAST",
    "PORT41_1STPTR",
    "PORT41_LAST",
    "PORT42_1STPTR",
    "PORT42_LAST",
    "PORT43_1STPTR",
    "PORT43_LAST",
    "PORT44_1STPTR",
    "PORT44_LAST",
    "PORT45_1STPTR",
    "PORT45_LAST",
    "PORT46_1STPTR",
    "PORT46_LAST",
    "PORT47_1STPTR",
    "PORT47_LAST",
    "PORT48_1STPTR",
    "PORT48_LAST",
    "PORT49_1STPTR",
    "PORT49_LAST",
    "PORT4_1STPTR",
    "PORT4_COSARB",
    "PORT4_LAST",
    "PORT4_RESETLIMIT",
    "PORT5",
    "PORT50_1STPTR",
    "PORT50_LAST",
    "PORT51_1STPTR",
    "PORT51_LAST",
    "PORT52_1STPTR",
    "PORT52_LAST",
    "PORT53_1STPTR",
    "PORT53_LAST",
    "PORT5_1STPTR",
    "PORT5_COSARB",
    "PORT5_LAST",
    "PORT5_RESETLIMIT",
    "PORT6",
    "PORT6_1STPTR",
    "PORT6_COSARB",
    "PORT6_LAST",
    "PORT6_RESETLIMIT",
    "PORT7",
    "PORT7_1STPTR",
    "PORT7_COSARB",
    "PORT7_LAST",
    "PORT7_RESETLIMIT",
    "PORT8",
    "PORT8_1STPTR",
    "PORT8_COSARB",
    "PORT8_LAST",
    "PORT8_RESETLIMIT",
    "PORT9",
    "PORT9_1STPTR",
    "PORT9_COSARB",
    "PORT9_LAST",
    "PORT9_RESETLIMIT",
    "PORTCPU_COSARB",
    "PORTCPU_RESETLIMIT",
    "PORTID",
    "PORTIPIC_COSARB",
    "PORTIPIC_RESETLIMIT",
    "PORTNUM",
    "PORTOFF_A",
    "PORTOFF_B",
    "PORTOFF_C",
    "PORTOFF_D",
    "PORTS",
    "PORTSPEED",
    "PORTSPEED24",
    "PORTSPEED25",
    "PORTSPEED26",
    "PORTSPEED27",
    "PORTSPEED28",
    "PORTS_HI",
    "PORT_0_5_BLOCK_MASK",
    "PORT_BITMAP",
    "PORT_BITMAP_0",
    "PORT_BITMAP_1",
    "PORT_BITMAP_HI",
    "PORT_BITMAP_LO",
    "PORT_BITMAP_M0",
    "PORT_BITMAP_M1",
    "PORT_BLOCK_EN",
    "PORT_BLOCK_MASK_BITMAP",
    "PORT_BLOCK_MASK_BITMAP_HI",
    "PORT_BLOCK_MASK_BITMAP_LO",
    "PORT_BRIDGE",
    "PORT_CBL_PAR_ERR",
    "PORT_CBL_TABLE_PAR_ERR",
    "PORT_CBL_TABLE_TM",
    "PORT_CBL_TABLE_WW",
    "PORT_CNT",
    "PORT_COUNT",
    "PORT_DIS_ALL",
    "PORT_DIS_TAG",
    "PORT_DIS_UNTAG",
    "PORT_DROP_STATE",
    "PORT_ENABLE",
    "PORT_ENABLE_0",
    "PORT_ENABLE_1",
    "PORT_ENABLE_2",
    "PORT_ENABLE_3",
    "PORT_ENABLE_4",
    "PORT_FIELD_SEL_INDEX",
    "PORT_FIELD_SEL_INDEX0",
    "PORT_FIELD_SEL_INDEX1",
    "PORT_FIELD_SEL_INDEX_MASK",
    "PORT_FOR_MOD0",
    "PORT_FOR_MOD1",
    "PORT_FOR_MOD10",
    "PORT_FOR_MOD11",
    "PORT_FOR_MOD12",
    "PORT_FOR_MOD13",
    "PORT_FOR_MOD14",
    "PORT_FOR_MOD15",
    "PORT_FOR_MOD16",
    "PORT_FOR_MOD17",
    "PORT_FOR_MOD18",
    "PORT_FOR_MOD19",
    "PORT_FOR_MOD2",
    "PORT_FOR_MOD20",
    "PORT_FOR_MOD21",
    "PORT_FOR_MOD22",
    "PORT_FOR_MOD23",
    "PORT_FOR_MOD24",
    "PORT_FOR_MOD25",
    "PORT_FOR_MOD26",
    "PORT_FOR_MOD27",
    "PORT_FOR_MOD28",
    "PORT_FOR_MOD29",
    "PORT_FOR_MOD3",
    "PORT_FOR_MOD30",
    "PORT_FOR_MOD31",
    "PORT_FOR_MOD32",
    "PORT_FOR_MOD33",
    "PORT_FOR_MOD34",
    "PORT_FOR_MOD35",
    "PORT_FOR_MOD36",
    "PORT_FOR_MOD37",
    "PORT_FOR_MOD38",
    "PORT_FOR_MOD39",
    "PORT_FOR_MOD4",
    "PORT_FOR_MOD40",
    "PORT_FOR_MOD41",
    "PORT_FOR_MOD42",
    "PORT_FOR_MOD43",
    "PORT_FOR_MOD44",
    "PORT_FOR_MOD45",
    "PORT_FOR_MOD46",
    "PORT_FOR_MOD47",
    "PORT_FOR_MOD48",
    "PORT_FOR_MOD49",
    "PORT_FOR_MOD5",
    "PORT_FOR_MOD50",
    "PORT_FOR_MOD51",
    "PORT_FOR_MOD52",
    "PORT_FOR_MOD53",
    "PORT_FOR_MOD54",
    "PORT_FOR_MOD55",
    "PORT_FOR_MOD56",
    "PORT_FOR_MOD57",
    "PORT_FOR_MOD58",
    "PORT_FOR_MOD59",
    "PORT_FOR_MOD6",
    "PORT_FOR_MOD60",
    "PORT_FOR_MOD61",
    "PORT_FOR_MOD62",
    "PORT_FOR_MOD63",
    "PORT_FOR_MOD7",
    "PORT_FOR_MOD8",
    "PORT_FOR_MOD9",
    "PORT_GBL_CELLS_NEEDED",
    "PORT_GROUP_ID",
    "PORT_IDX",
    "PORT_L3_INTF",
    "PORT_LAG_FAILOVER_SET_PAR_ERR",
    "PORT_LEARNING_CLASS",
    "PORT_LEARNING_PRIORITY",
    "PORT_LIMIT_ENABLE",
    "PORT_LIMIT_ENABLE_CELL",
    "PORT_LIMIT_ENABLE_PACKET",
    "PORT_LIMIT_PROFILE",
    "PORT_MAPPING_EN",
    "PORT_MASK",
    "PORT_MAX_PKT_SIZE",
    "PORT_MIN",
    "PORT_MIN_ALL",
    "PORT_MIN_COUNT",
    "PORT_MIN_MSB",
    "PORT_NO_0",
    "PORT_NO_1",
    "PORT_NO_2",
    "PORT_NO_3",
    "PORT_NUM",
    "PORT_NUM_1",
    "PORT_OFF",
    "PORT_OFFSET",
    "PORT_OPERATION",
    "PORT_OR_TRUNK_MAC_COUNT_INTR",
    "PORT_OR_TRUNK_MAC_COUNT_TM",
    "PORT_OR_TRUNK_MAC_LIMIT_INTR",
    "PORT_OR_TRUNK_MAC_LIMIT_TM",
    "PORT_PAUSE_ENABLE",
    "PORT_PAUSE_ENABLE_HI",
    "PORT_PAUSE_ENABLE_LO",
    "PORT_PG2PAUSE_DISABLE",
    "PORT_PG7PAUSE_DISABLE",
    "PORT_PRI",
    "PORT_PRI_XON_ENABLE",
    "PORT_QMIN_DROP_STATE_CELL",
    "PORT_QMIN_DROP_STATE_PACKET",
    "PORT_QMIN_DS",
    "PORT_QMIN_HYS_SEL",
    "PORT_QMIN_HYS_SEL_CELL",
    "PORT_QMIN_HYS_SEL_PACKET",
    "PORT_QM_MIN",
    "PORT_QM_MIN_COUNT",
    "PORT_QM_SHARED_COUNT",
    "PORT_RESURRECT",
    "PORT_SC_MIN",
    "PORT_SC_MIN_COUNT",
    "PORT_SC_SHARED_COUNT",
    "PORT_SEGMENT",
    "PORT_SHARED_COUNT",
    "PORT_SHARED_DYNAMIC",
    "PORT_SHARED_LIMIT",
    "PORT_SID",
    "PORT_SPEED",
    "PORT_TABLE_PAR_ERR",
    "PORT_TABLE_TM",
    "PORT_TGID",
    "PORT_TGID_0",
    "PORT_TGID_1",
    "PORT_TGID_2",
    "PORT_TGID_3",
    "PORT_TLV",
    "PORT_TRUNK_MAC_COUNT",
    "PORT_TRUNK_MAC_LIMIT",
    "PORT_TYPE",
    "PORT_VFI",
    "PORT_VID",
    "PORT_VRF",
    "POST_STAT",
    "PPA_CMD_COMPLETE",
    "PPA_COMPLETE",
    "PPA_EN",
    "PPA_MODE",
    "PPD0_ADD_SYSTEM_SRC_PORT",
    "PPD1_CLASS_TAG",
    "PPD2_ADD_SYSTEM_SRC_PORT",
    "PPD3_CLASS_TAG",
    "PPFC_FEATURE_EN",
    "PPFC_TX_PRIORITY_0_EN",
    "PPFC_TX_PRIORITY_1_EN",
    "PPFC_TX_PRIORITY_2_EN",
    "PPFC_TX_PRIORITY_3_EN",
    "PPFC_TX_PRIORITY_4_EN",
    "PPFC_TX_PRIORITY_5_EN",
    "PPFC_TX_PRIORITY_6_EN",
    "PPFC_TX_PRIORITY_7_EN",
    "PPP_ENABLE",
    "PPP_EN_RX",
    "PPP_EN_TX",
    "PPP_REFRESH_EN",
    "PPP_REFRESH_TIMER",
    "PP_DBE",
    "PP_DBE_CLR",
    "PP_DBE_EN",
    "PP_EIGHT_CLASS",
    "PP_REFRESH_EN",
    "PP_REFRESH_TIMER",
    "PP_RX_ENABLE",
    "PP_RX_ENBL",
    "PP_SBE",
    "PP_SBE_CLR",
    "PP_SBE_EN",
    "PP_TX_ENABLE",
    "PP_TX_ENBL",
    "PQ",
    "PQEPARITYERRADR",
    "PQE_ERR_EN",
    "PQE_PAR_ERR",
    "PRBL_ENA",
    "PRBS_ERROR_OCCURED",
    "PRBS_ERR_CNT",
    "PRBS_GENERATOR_ENABLE",
    "PRBS_INVERT",
    "PRBS_MONITOR_ENABLE",
    "PRBS_PASS_ERRORS",
    "PRBS_POLY_SELECT",
    "PRCPWIDTH",
    "PRED0_FIELD_OFFSET",
    "PRED0_HI_DATA",
    "PRED0_LO_MASK",
    "PRED0_META",
    "PRED0_RANGE",
    "PRED1_FIELD_OFFSET",
    "PRED1_HI_DATA",
    "PRED1_LO_MASK",
    "PRED1_META",
    "PRED1_RANGE",
    "PRED2_FIELD_OFFSET",
    "PRED2_HI_DATA",
    "PRED2_LO_MASK",
    "PRED2_META",
    "PRED2_RANGE",
    "PRED3_FIELD_OFFSET",
    "PRED3_HI_DATA",
    "PRED3_LO_MASK",
    "PRED3_META",
    "PRED3_RANGE",
    "PRED4_FIELD_OFFSET",
    "PRED4_HI_DATA",
    "PRED4_LO_MASK",
    "PRED4_META",
    "PRED4_RANGE",
    "PRED5_FIELD_OFFSET",
    "PRED5_HI_DATA",
    "PRED5_LO_MASK",
    "PRED5_META",
    "PRED5_RANGE",
    "PRED6_FIELD_OFFSET",
    "PRED6_HI_DATA",
    "PRED6_LO_MASK",
    "PRED6_META",
    "PRED6_RANGE",
    "PRED7_FIELD_OFFSET",
    "PRED7_HI_DATA",
    "PRED7_LO_MASK",
    "PRED7_META",
    "PRED7_RANGE",
    "PRED8_FIELD_OFFSET",
    "PRED8_HI_DATA",
    "PRED8_LO_MASK",
    "PRED8_META",
    "PRED8_RANGE",
    "PRED9_FIELD_OFFSET",
    "PRED9_HI_DATA",
    "PRED9_LO_MASK",
    "PRED9_META",
    "PRED9_RANGE",
    "PREFIX_LENGTH",
    "PREMATURE_EXPORT_ENABLE",
    "PRESCALE",
    "PRESERVECRC",
    "PRESERVE_CPU_TAG",
    "PRESERVE_DOT1P",
    "PRESERVE_DSCP",
    "PRESERVE_FMT",
    "PREV_EPOCH_STATE",
    "PREV_FAILOVER",
    "PRG_EN",
    "PRI",
    "PRI0",
    "PRI0_BKP",
    "PRI0_GRP",
    "PRI0_MAPPING_COS",
    "PRI0_XOFF_STATUS",
    "PRI1",
    "PRI10",
    "PRI10_BKP",
    "PRI10_GRP",
    "PRI10_MAPPING_COS",
    "PRI10_XOFF_STATUS",
    "PRI11",
    "PRI11_BKP",
    "PRI11_GRP",
    "PRI11_MAPPING_COS",
    "PRI11_XOFF_STATUS",
    "PRI12",
    "PRI12_BKP",
    "PRI12_GRP",
    "PRI12_MAPPING_COS",
    "PRI12_XOFF_STATUS",
    "PRI13",
    "PRI13_BKP",
    "PRI13_GRP",
    "PRI13_MAPPING_COS",
    "PRI13_XOFF_STATUS",
    "PRI14",
    "PRI14_BKP",
    "PRI14_GRP",
    "PRI14_MAPPING_COS",
    "PRI14_XOFF_STATUS",
    "PRI15",
    "PRI15_0_BKP",
    "PRI15_BKP",
    "PRI15_GRP",
    "PRI15_MAPPING_COS",
    "PRI15_XOFF_STATUS",
    "PRI1_BKP",
    "PRI1_GRP",
    "PRI1_MAPPING_COS",
    "PRI1_XOFF_STATUS",
    "PRI2",
    "PRI2_BKP",
    "PRI2_GRP",
    "PRI2_MAPPING_COS",
    "PRI2_XOFF_STATUS",
    "PRI3",
    "PRI3_BKP",
    "PRI3_GRP",
    "PRI3_MAPPING_COS",
    "PRI3_XOFF_STATUS",
    "PRI4",
    "PRI4_BKP",
    "PRI4_GRP",
    "PRI4_MAPPING_COS",
    "PRI4_XOFF_STATUS",
    "PRI5",
    "PRI5_BKP",
    "PRI5_GRP",
    "PRI5_MAPPING_COS",
    "PRI5_XOFF_STATUS",
    "PRI6",
    "PRI6_BKP",
    "PRI6_GRP",
    "PRI6_MAPPING_COS",
    "PRI6_XOFF_STATUS",
    "PRI7",
    "PRI7_BKP",
    "PRI7_GRP",
    "PRI7_MAPPING_COS",
    "PRI7_XOFF_STATUS",
    "PRI8",
    "PRI8_BKP",
    "PRI8_GRP",
    "PRI8_MAPPING_COS",
    "PRI8_XOFF_STATUS",
    "PRI9",
    "PRI9_BKP",
    "PRI9_GRP",
    "PRI9_MAPPING_COS",
    "PRI9_XOFF_STATUS",
    "PRILUT_ADDR",
    "PRIORITY",
    "PRIORITY0_CNG",
    "PRIORITY1_CNG",
    "PRIORITY2_CNG",
    "PRIORITY3_CNG",
    "PRIORITY4_CNG",
    "PRIORITY5_CNG",
    "PRIORITY6_CNG",
    "PRIORITY7_CNG",
    "PRIORITY_IBP_DROP_STATE",
    "PRIORITY_THRESH0",
    "PRIORITY_THRESH1",
    "PRIORITY_THRESH2",
    "PRIORITY_THRESH3",
    "PRIO_0",
    "PRIO_1",
    "PRIO_2",
    "PRIO_3",
    "PRIO_4",
    "PRIO_5",
    "PRIO_6",
    "PRIO_7",
    "PRIO_8",
    "PRIO_9",
    "PRIUPD1",
    "PRIUPD2",
    "PRIUPD3",
    "PRI_0",
    "PRI_1",
    "PRI_2",
    "PRI_3",
    "PRI_BITMAP",
    "PRI_CNG_MAP_TM",
    "PRI_CNG_MAP_WW",
    "PRI_FIFO_OVERFLOW",
    "PRI_FIFO_OVERFLOW_DISINT",
    "PRI_GRP",
    "PRI_MAPPING",
    "PRI_MAP_MEM_TM",
    "PRI_MASK",
    "PRI_MODE",
    "PRI_PORT_SEL",
    "PRI_STATUS",
    "PRI_STATUS_DISINT",
    "PRI_STB",
    "PRI_UPD_FIFO_OVERFLOW",
    "PRI_UPD_FIFO_OVERFLOW_DISINT",
    "PRI_UPD_FIFO_PURGED",
    "PRI_UPD_FIFO_PURGED_DISINT",
    "PRI_UPD_FIFO_UNDERRUN",
    "PRI_UPD_FIFO_UNDERRUN_DISINT",
    "PRI_VALUE",
    "PROD_CFG",
    "PROD_CFG_VLD",
    "PROFILE_PTR",
    "PROGRAM_COUNTER",
    "PROG_BLOCKED",
    "PROG_DOZEN_SERDES_PLLDIV_CTRL_DEF",
    "PROMIS_EN",
    "PROTOCOL",
    "PROTOCOL_ID",
    "PROTOCOL_MASK",
    "PROTOCOL_PKT",
    "PROTOCOL_PKT_INDEX",
    "PROT_GROUP",
    "PROT_NEXT_HOP_INDEX",
    "PROT_NHI_PAR_ERR",
    "PROT_NHI_TM",
    "PROXY:HG_ADD_SYS_RSVD_VID",
    "PROXY:HG_HDR_SEL",
    "PROXY:HG_L3_OVERRIDE",
    "PROXY:HG_LEARN_OVERRIDE",
    "PROXY:HG_MC_DST_MODID",
    "PROXY:HG_MC_DST_PORT_NUM",
    "PROXY:HG_MODIFY_ENABLE",
    "PROXY:INTF_NUM",
    "PROXY:MAC_DA_PROFILE_INDEX",
    "PROXY:RESERVED",
    "PROXY:RESERVED_1",
    "PROXY:RESERVED_2",
    "PROXY:VINTF_CTR_IDX",
    "PROXY_MODE",
    "PRT_ENABLE",
    "PRUNE_CPU_COS",
    "PRUNE_ENABLE",
    "PRUNE_TOCPU",
    "PT2PT_EN",
    "PTABLE_TM",
    "PTAP_ADJ",
    "PTHRESH",
    "PTR",
    "PTRCOUNT",
    "PTRERRORS",
    "PTR_0",
    "PTR_1",
    "PTR_2",
    "PTR_3",
    "PTR_BLOCK_START_ADDR",
    "PTR_COUNT",
    "PTR_DONE",
    "PTR_ERRORS",
    "PTR_HG0",
    "PTR_HG12",
    "PTR_RANGE",
    "PT_BITS",
    "PUP_ACR_CAL_CTXT_TO_HIGH",
    "PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPD",
    "PUREP",
    "PURE_PAD",
    "PURGE",
    "PURGE_CELL",
    "PUSHERR",
    "PVID",
    "PVLAN_ENABLE",
    "PVLAN_PRI",
    "PVLAN_PVID",
    "PVLAN_RPE",
    "PVLAN_UNTAG",
    "PVLAN_VID_MISMATCH_TOCPU",
    "PVT_COMP_PAD_EN",
    "PVT_NDRIVE_VAL",
    "PVT_ODTRES_VAL",
    "PVT_ODT_VAL",
    "PVT_PDRIVE_VAL",
    "PVT_RESTART",
    "PVT_SLEW_VAL",
    "PWACH_TOCPU",
    "PWRDN",
    "PWRDN_CH1",
    "PWRDN_CH2",
    "PWRDN_CH3",
    "PWRDN_CK_DRIVER",
    "PWRDWN",
    "PWRDWN_PLL",
    "PWRUP_STATE_0",
    "PWRUP_STATE_1",
    "PWRUP_STATE_2",
    "PWRUP_STATE_3",
    "PW_COUNT_ALL",
    "PW_INIT_NUM",
    "PW_TERM_NUM",
    "PW_TERM_NUM_VALID",
    "QAVG_CORRECTED_ERROR",
    "QAVG_CORRECTED_ERROR_DISINT",
    "QAVG_CURRENT_FIFO_OVERFLOW",
    "QAVG_CURRENT_FIFO_OVERFLOW_DISINT",
    "QAVG_ENABLE",
    "QAVG_ENABLE_ECC",
    "QAVG_EXPONENT",
    "QAVG_FORCE_UNCORRECTABLE_ERROR",
    "QAVG_GAIN_FIFO_OVERFLOW",
    "QAVG_GAIN_FIFO_OVERFLOW_DISINT",
    "QAVG_MANTISSA",
    "QAVG_MEM_TM",
    "QAVG_PENDING_FIFO_OVERFLOW",
    "QAVG_PENDING_FIFO_OVERFLOW_DISINT",
    "QAVG_QLEN_FIFO_OVERFLOW",
    "QAVG_QLEN_FIFO_OVERFLOW_DISINT",
    "QAVG_TAIL_QUEUE",
    "QAVG_UNCORRECTED_ERROR",
    "QAVG_UNCORRECTED_ERROR_DISINT",
    "QBUFFSPROFILE_A_CORRECTED_ERROR",
    "QBUFFSPROFILE_A_CORRECTED_ERROR_DISINT",
    "QBUFFSPROFILE_A_UNCORRECTED_ERROR",
    "QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINT",
    "QBUFFSPROFILE_B_CORRECTED_ERROR",
    "QBUFFSPROFILE_B_CORRECTED_ERROR_DISINT",
    "QBUFFSPROFILE_B_UNCORRECTED_ERROR",
    "QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINT",
    "QBUFFSPROFILE_ENABLE_ECC",
    "QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERROR",
    "QBUS",
    "QEMPTY",
    "QE_INTEROP_EN",
    "QE_PKLT_CRC_ERR_CNT_A",
    "QE_PKLT_CRC_ERR_CNT_B",
    "QE_TYPE",
    "QE_TYPE_CHANNEL_MASK_A0",
    "QE_TYPE_CHANNEL_MASK_A1",
    "QE_TYPE_CHANNEL_MASK_A2",
    "QE_TYPE_CHANNEL_MASK_A3",
    "QE_TYPE_CHANNEL_MASK_B0",
    "QE_TYPE_CHANNEL_MASK_B1",
    "QE_TYPE_CHANNEL_MASK_B2",
    "QE_TYPE_CHANNEL_MASK_B3",
    "QFABSRANGE",
    "QFULL",
    "QGI_ENABLE",
    "QGPHY0_PLL_LOCK",
    "QGPHY1_PLL_LOCK",
    "QGPHY_MODE_SEL_DEF",
    "QGP_RST_L",
    "QID_BASE",
    "QINQ_PROXY",
    "QINQ_PROXY_UNTAG_AS_TWO_TAG",
    "QKB_DLL90_LOCKED",
    "QKB_DLLDSKW_LOCKED",
    "QK_DLL90_LOCKED",
    "QK_DLLDSKW_LOCKED",
    "QK_DLLDSK_LOCKED",
    "QLENGTH",
    "QLOCSRANGE",
    "QM",
    "QMAP0_CORRECTED_ERROR",
    "QMAP0_CORRECTED_ERROR_DISINT",
    "QMAP0_ECC_ERROR_ADDRESS",
    "QMAP0_UNCORRECTED_ERROR",
    "QMAP0_UNCORRECTED_ERROR_DISINT",
    "QMAP1_CORRECTED_ERROR",
    "QMAP1_CORRECTED_ERROR_DISINT",
    "QMAP1_ECC_ERROR_ADDRESS",
    "QMAP1_UNCORRECTED_ERROR",
    "QMAP1_UNCORRECTED_ERROR_DISINT",
    "QMAPLOOKUP_ENABLE_ECC",
    "QMAPLOOKUP_FORCE_UNCORRECTABLE_ERROR",
    "QMAP_MEM_TM",
    "QMA_ENQR_MOLE",
    "QMA_ENQR_START",
    "QMA_HALT_DELAY",
    "QMA_HALT_EN",
    "QMA_HALT_MODE",
    "QMA_HALT_STATUS",
    "QMA_LAST_QUEUE",
    "QMA_TREX2_DEBUG_ENABLE",
    "QMB_ENQR_DROP_CODE",
    "QMB_HALT_DELAY",
    "QMB_HALT_EN",
    "QMB_HALT_MODE",
    "QMB_HALT_STATUS",
    "QMB_LAST_QUEUE",
    "QMB_TREX2_DEBUG_ENABLE",
    "QMC_QAVG_FIFO_OVERFLOW",
    "QMC_QAVG_FIFO_OVERFLOW_DISINT",
    "QMC_TREX2_DEBUG_ENABLE",
    "QMIF_ERROR_DEQ_DONE_OUTSTANDING",
    "QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINT",
    "QMIN_THD_MET",
    "QMIN_THD_MET_CELL",
    "QMIN_THD_MET_PACKET",
    "QMI_DRR_QUANTUM0",
    "QMI_DRR_QUANTUM1",
    "QMI_DRR_QUANTUM2",
    "QMI_DRR_QUANTUM3",
    "QMI_DRR_QUANTUM4",
    "QMI_DRR_QUANTUM5",
    "QMI_DRR_QUANTUM6",
    "QM_BP_BURST_SIZE",
    "QM_CONTINUATION_CLEARED_TX",
    "QM_CONTINUATION_ERROR",
    "QM_CONTINUATION_ERROR_DISINT",
    "QM_CONTINUATION_ERROR_MASK",
    "QM_CS_EN",
    "QM_PHASE_SYNC",
    "QM_QS_RATE_READ_STATUS",
    "QM_QS_RATE_READ_STATUS_DISINT",
    "QM_QS_TAG_BP_HALT_EN",
    "QM_RI_ENABLE",
    "QOS_FIFO_OVERFLOW",
    "QOS_FIFO_OVERFLOW_DISINT",
    "QOS_INDEX",
    "QREVERSE",
    "QRST",
    "QSA_HALT_DELAY",
    "QSA_HALT_EN",
    "QSA_HALT_MODE",
    "QSA_HALT_STATUS",
    "QSA_PHASE_SYNC",
    "QSA_QPP_ENABLE",
    "QSA_TREX2_DEBUG_ENABLE",
    "QSB_BAA",
    "QSB_GGP",
    "QSB_HALT_DELAY",
    "QSB_HALT_EN",
    "QSB_HALT_MODE",
    "QSB_HALT_STATUS",
    "QSB_PUP",
    "QSB_QPP",
    "QSB_QPP_HZ_BLOCK_B2B_QUEUE",
    "QSB_QPP_HZ_BLOCK_B2B_SYSPORT",
    "QSB_SHAPER",
    "QSB_SPP",
    "QSB_TREX2_DEBUG_ENABLE",
    "QS_SC_PU_CAPT",
    "QS_SC_PU_MASK",
    "QS_SC_PU_STATUS",
    "QS_SC_PU_STATUS_DISINT",
    "QS_SC_PU_VALUE",
    "QS_SHAPER_LIMIT_ENABLE",
    "QS_TAGBP_THRESHOLD",
    "QS_TO_SC_FIFO_OVERFLOW",
    "QS_TO_SC_FIFO_OVERFLOW_DISINT",
    "QS_TS_QT_HIPRI",
    "QTMASK",
    "QTYPE",
    "QUERESET",
    "QUEUE",
    "QUEUEDEPTH",
    "QUEUEDEPTH_MASK",
    "QUEUEDEPTH_VALUE",
    "QUEUEEMPTY_CPUPURGEQ",
    "QUEUEEMPTY_Q23_TO_Q8",
    "QUEUEEMPTY_Q23_TO_Q9",
    "QUEUEEMPTY_Q24_OR_HGPUGREQ",
    "QUEUEEMPTY_Q31_TO_Q24",
    "QUEUEEMPTY_Q31_TO_Q25",
    "QUEUEEMPTY_Q47_TO_Q32",
    "QUEUEEMPTY_Q7_TO_Q0",
    "QUEUEEMPTY_Q8_OR_GEPUGREQ",
    "QUEUESTAT",
    "QUEUE_AGED_CNT",
    "QUEUE_AGED_CNT_DISINT",
    "QUEUE_A_EN",
    "QUEUE_BASE",
    "QUEUE_B_EN",
    "QUEUE_EARLY_E2E_STATE",
    "QUEUE_MASK",
    "QUEUE_NUMBER",
    "QUEUE_OUT_OF_BAA_RANGE",
    "QUEUE_OUT_OF_BAA_RANGE_DISINT",
    "QUEUE_RANGE_FIRST",
    "QUEUE_RANGE_LAST",
    "QUEUE_RESET",
    "QUEUE_VALUE",
    "QU_CNTR_GRP0",
    "QU_CNTR_GRP1",
    "QU_CNTR_GRP10",
    "QU_CNTR_GRP11",
    "QU_CNTR_GRP12",
    "QU_CNTR_GRP13",
    "QU_CNTR_GRP14",
    "QU_CNTR_GRP15",
    "QU_CNTR_GRP2",
    "QU_CNTR_GRP3",
    "QU_CNTR_GRP4",
    "QU_CNTR_GRP5",
    "QU_CNTR_GRP6",
    "QU_CNTR_GRP7",
    "QU_CNTR_GRP8",
    "QU_CNTR_GRP9",
    "QVLAN_SPF_L3IF_MBIST_DONE",
    "QVLAN_SPF_L3IF_MBIST_EN",
    "QVLAN_SPF_L3IF_MBIST_GO",
    "Q_BIT_OFFSET0",
    "Q_BIT_OFFSET1",
    "Q_BYTE_OFFSET0",
    "Q_BYTE_OFFSET1",
    "Q_COLOR_ENABLE",
    "Q_COLOR_ENABLE_CELL",
    "Q_COLOR_ENABLE_PACKET",
    "Q_DEPTH_THRESH0",
    "Q_DEPTH_THRESH1",
    "Q_DEPTH_THRESH10",
    "Q_DEPTH_THRESH11",
    "Q_DEPTH_THRESH12",
    "Q_DEPTH_THRESH13",
    "Q_DEPTH_THRESH14",
    "Q_DEPTH_THRESH15",
    "Q_DEPTH_THRESH2",
    "Q_DEPTH_THRESH3",
    "Q_DEPTH_THRESH4",
    "Q_DEPTH_THRESH5",
    "Q_DEPTH_THRESH6",
    "Q_DEPTH_THRESH7",
    "Q_DEPTH_THRESH8",
    "Q_DEPTH_THRESH9",
    "Q_DROP_STATE",
    "Q_DROP_STATE_CELL",
    "Q_DROP_STATE_HI",
    "Q_DROP_STATE_LO",
    "Q_DROP_STATE_PACKET",
    "Q_E2E_DS_ENABLE",
    "Q_E2E_DS_EN_CELL",
    "Q_E2E_DS_EN_PACKET",
    "Q_EARLY_E2E_STATE_CELL",
    "Q_EARLY_E2E_STATE_PACKET",
    "Q_LENGTH0",
    "Q_LENGTH1",
    "Q_LIMIT_DYNAMIC",
    "Q_LIMIT_DYNAMIC_CELL",
    "Q_LIMIT_DYNAMIC_PACKET",
    "Q_LIMIT_ENABLE",
    "Q_LIMIT_ENABLE_CELL",
    "Q_LIMIT_ENABLE_PACKET",
    "Q_LIMIT_RED",
    "Q_LIMIT_RED_CELL",
    "Q_LIMIT_RED_PACKET",
    "Q_LIMIT_YELLOW",
    "Q_LIMIT_YELLOW_CELL",
    "Q_LIMIT_YELLOW_PACKET",
    "Q_MIN",
    "Q_MIN_CELL",
    "Q_MIN_COUNT",
    "Q_MIN_COUNT_CELL",
    "Q_MIN_COUNT_PACKET",
    "Q_MIN_MSB",
    "Q_MIN_PACKET",
    "Q_RESET_OFFSET",
    "Q_RESET_OFFSET_CELL",
    "Q_RESET_OFFSET_PACKET",
    "Q_RESET_SEL",
    "Q_RESET_VALUE",
    "Q_RESET_VALUE_CELL",
    "Q_RESET_VALUE_PACKET",
    "Q_SHARED_ALPHA_CELL",
    "Q_SHARED_ALPHA_PACKET",
    "Q_SHARED_COUNT",
    "Q_SHARED_COUNT_CELL",
    "Q_SHARED_COUNT_PACKET",
    "Q_SHARED_LIMIT",
    "Q_SHARED_LIMIT_CELL",
    "Q_SHARED_LIMIT_PACKET",
    "Q_TOTAL_COUNT",
    "Q_TOTAL_COUNT_CELL",
    "Q_TOTAL_COUNT_PACKET",
    "Q_WAS_FLUSHED",
    "Q_WR_LENGTH",
    "Q_WR_OFFSET",
    "R2R_ERR_CHAR_CNT",
    "R2R_ERR_CHAR_CNT_RESET",
    "R2W_NOPS",
    "RAM0_0_TM",
    "RAM0_1_TM",
    "RAM0_CT0",
    "RAM0_CT1",
    "RAM0_CT2",
    "RAM0_SAM",
    "RAM0_TM",
    "RAM0_WW",
    "RAM1_0_TM",
    "RAM1_1_TM",
    "RAM1_CT0",
    "RAM1_CT1",
    "RAM1_CT2",
    "RAM1_SAM",
    "RAM1_TM",
    "RAM2_0_TM",
    "RAM2_1_TM",
    "RAM2_CT0",
    "RAM2_CT1",
    "RAM2_CT2",
    "RAM2_SAM",
    "RAM2_TM",
    "RAM3_0_TM",
    "RAM3_1_TM",
    "RAM3_CT0",
    "RAM3_CT1",
    "RAM3_CT2",
    "RAM3_SAM",
    "RAM3_TM",
    "RAM4_0_TM",
    "RAM4_1_TM",
    "RAM4_TM",
    "RAM5_0_TM",
    "RAM5_1_TM",
    "RAM5_TM",
    "RAM6_0_TM",
    "RAM6_1_TM",
    "RAM6_TM",
    "RAM7_0_TM",
    "RAM7_1_TM",
    "RAM7_TM",
    "RAM_DONE",
    "RAM_TEST",
    "RAM_TEST_FAIL",
    "RAM_TM",
    "RANDGEN_A_CORRECTED_ERROR",
    "RANDGEN_A_CORRECTED_ERROR_DISINT",
    "RANDGEN_A_FORCE_UNCORRECTABLE_ERROR",
    "RANDGEN_A_UNCORRECTED_ERROR",
    "RANDGEN_A_UNCORRECTED_ERROR_DISINT",
    "RANDGEN_B_CORRECTED_ERROR",
    "RANDGEN_B_CORRECTED_ERROR_DISINT",
    "RANDGEN_B_FORCE_UNCORRECTABLE_ERROR",
    "RANDGEN_B_UNCORRECTED_ERROR",
    "RANDGEN_B_UNCORRECTED_ERROR_DISINT",
    "RANDGEN_C_CORRECTED_ERROR",
    "RANDGEN_C_CORRECTED_ERROR_DISINT",
    "RANDGEN_C_FORCE_UNCORRECTABLE_ERROR",
    "RANDGEN_C_UNCORRECTED_ERROR",
    "RANDGEN_C_UNCORRECTED_ERROR_DISINT",
    "RANDGEN_ENABLE_ECC",
    "RANDGEN_MEM_TM",
    "RAND_ENTRY",
    "RAND_NUM",
    "RANGE",
    "RANGE_0_PARITY_BITS",
    "RANGE_10_PARITY_BITS",
    "RANGE_11_PARITY_BITS",
    "RANGE_12_PARITY_BITS",
    "RANGE_13_PARITY_BITS",
    "RANGE_14_PARITY_BITS",
    "RANGE_15_PARITY_BITS",
    "RANGE_1_PARITY_BITS",
    "RANGE_2_PARITY_BITS",
    "RANGE_3_PARITY_BITS",
    "RANGE_4_PARITY_BITS",
    "RANGE_5_PARITY_BITS",
    "RANGE_6_PARITY_BITS",
    "RANGE_7_PARITY_BITS",
    "RANGE_8_PARITY_BITS",
    "RANGE_9_PARITY_BITS",
    "RATE",
    "RATE20",
    "RATE_CMD_CNT",
    "RATE_DELTA_MAX_INDEX",
    "RATE_MASK",
    "RATE_MAX_DELTA",
    "RATE_SHIFT",
    "RATE_UPDATE_SCALE",
    "RATE_UPDATE_SCALE_DIR",
    "RATE_VALUE",
    "RBENQR_CORRECTED_ERROR",
    "RBENQR_CORRECTED_ERROR_DISINT",
    "RBENQR_ENABLE_ECC",
    "RBENQR_FORCE_UNCORRECTABLE_ERROR",
    "RBENQR_UNCORRECTED_ERROR",
    "RBENQR_UNCORRECTED_ERROR_DISINT",
    "RBUS",
    "RBUS0_HIT",
    "RBUS0_PERR",
    "RBUS0_VALID",
    "RBUS1_HIT",
    "RBUS1_PERR",
    "RBUS1_VALID",
    "RBUS_EN_19_12",
    "RBUS_PAR",
    "RBUS_SYNC_DLY",
    "RB_ENQREQ_FIFO_THRESHOLD",
    "RB_ENQR_BP",
    "RB_ENQR_FIFO_OVERFLOW",
    "RB_ENQR_FIFO_OVERFLOW_DISINT",
    "RB_ENQR_HIGH_WATERMARK",
    "RB_ENQR_HIGH_WATERMARK_UPD",
    "RB_ENQR_LEVEL",
    "RB_ENQ_TM",
    "RB_HALT_STATUS",
    "RB_STATUS",
    "RB_STATUS_DISINT",
    "RB_TAG",
    "RB_TREX2_DEBUG_ENABLE",
    "RCSEL",
    "RCV_SM_STATE",
    "RD72_IP",
    "RDACK",
    "RDBGC_MEM_INST0_PAR_ERR",
    "RDBGC_MEM_INST1_PAR_ERR",
    "RDBGC_MEM_INST2_PAR_ERR",
    "RDBGC_TRIGGER_RESERVED",
    "RDDATA72_INST_OPC",
    "RDEERRORPOINTER",
    "RDELTA_CORRECTED_ERROR",
    "RDELTA_CORRECTED_ERROR_DISINT",
    "RDELTA_ENABLE_ECC",
    "RDELTA_FORCE_UNCORRECTABLE_ERROR",
    "RDELTA_MEM_TM",
    "RDELTA_UNCORRECTED_ERROR",
    "RDELTA_UNCORRECTED_ERROR_DISINT",
    "RDEOVERLIMITDROPCNT",
    "RDEPARITYERRORBM",
    "RDEPARITYERRORPTR",
    "RDEQFULLDROPCNT",
    "RDEQPKTCNT",
    "RDERDLIMIT",
    "RDETHDIDROPCNT",
    "RDETHDODROPCNT",
    "RDE_ERR_EN",
    "RDE_PAR_ERR",
    "RDISC_CAUSE",
    "RDMASK72_INST_OPC",
    "RDMF",
    "RDMR",
    "RDPTR",
    "RDPTRWRAP",
    "RDPTR_OFFSET",
    "RDROP",
    "RDRTNQ_EMPTY",
    "RDRTNQ_ENDOFCELL",
    "RDRTNQ_ENDOFCELL_FLAGS",
    "RDRTNQ_FULL",
    "RDRTNQ_MARGIN",
    "RDRTNQ_POP_ERROR",
    "RDRTNQ_POP_STATE_0",
    "RDRTNQ_POP_STATE_1",
    "RDRTNQ_POP_STATE_2",
    "RDRTNQ_POP_STATE_3",
    "RDRTNQ_PUSH_ERROR",
    "RDRTNQ_PUSH_STATE_0",
    "RDRTNQ_PUSH_STATE_1",
    "RDRTNQ_PUSH_STATE_2",
    "RDRTNQ_PUSH_STATE_3",
    "RDRTNQ_READ_PTR",
    "RDRTNQ_WRITE_PTR",
    "RDRTN_DLY_CYCLES",
    "RDRTN_DLY_EN",
    "RDWR_EQ_FLAG",
    "RDWR_FIFO_EQ_RST",
    "RD_BRST_EN",
    "RD_DATA",
    "RD_DISABLE",
    "RD_EN_BIST_RSLTS",
    "RD_PTR",
    "READPOINTER",
    "READ_DATA_READY_QUEUE",
    "READ_DONE",
    "READ_FIFO_EMPTY",
    "READ_FIFO_FULL",
    "READ_FIFO_POP_ERROR",
    "READ_FIFO_PUSH_ERROR",
    "READ_PTRS",
    "READ_PTRS_ZERO",
    "READ_START",
    "REASMBCNT",
    "REASONS",
    "REASONS_KEY_HIGH",
    "REASONS_KEY_LOW",
    "REASONS_MASK_HIGH",
    "REASONS_MASK_LOW",
    "REASSEMBLY_MATRIX_TM",
    "REASSEMBLY_OVERFLOW_ERR_A",
    "REASSEMBLY_OVERFLOW_ERR_A_DINST",
    "REASSEMBLY_OVERFLOW_ERR_B",
    "REASSEMBLY_OVERFLOW_ERR_B_DINST",
    "RECORD0_ADDR_SEL",
    "RECORD0_EVENT_SEL",
    "RECORD0_SEGMENT_SEL",
    "RECORD1_ADDR_SEL",
    "RECORD1_EVENT_SEL",
    "RECORD1_SEGMENT_SEL",
    "RECORD2_ADDR_SEL",
    "RECORD2_EVENT_SEL",
    "RECORD2_SEGMENT_SEL",
    "RECORDLOOKUP_CORRECTED_ERROR",
    "RECORDLOOKUP_CORRECTED_ERROR_DISINT",
    "RECORDLOOKUP_ECC_ERROR_ADDRESS",
    "RECORDLOOKUP_ENABLE_ECC",
    "RECORDLOOKUP_FORCE_UNCORRECTABLE_ERROR",
    "RECORDLOOKUP_UNCORRECTED_ERROR",
    "RECORDLOOKUP_UNCORRECTED_ERROR_DISINT",
    "RECORD_MEM_TM",
    "REDIRECTED",
    "REDIRECTION",
    "REDIRECTION_DGLP",
    "REDIRECTION_HI",
    "REDIRECTION_LO",
    "REDIRECTION_NH",
    "REDIRECTION_NHI",
    "REDIRECTION_PROFILE_INDEX",
    "REDIRECTION_TYPE",
    "REDIRECT_COS",
    "REDIRECT_DROP_PRECEDENCE",
    "REDIRECT_EGR",
    "REDIRECT_INT_PRI",
    "REDIRECT_INT_PRI_SEL",
    "REDIRECT_TYPE",
    "REDUCED_MAID",
    "RED_DROPENDPOINT",
    "RED_DROPSTARTPOINT",
    "RED_MAXDROPRATE",
    "REFCOMP_PWRDN",
    "REFCOUNT",
    "REFMULTICOS",
    "REFPARITY",
    "REFRESH",
    "REFRESHCOUNT",
    "REFRESH_CYCLE_PERIOD",
    "REFRESH_EN",
    "REFRESH_ENABLE",
    "REFRESH_INTERVAL",
    "REFRESH_LATENCY",
    "REFRESH_MODE",
    "REFRESH_OVERRIDE",
    "REGEN_CRC",
    "RELATIVE_WFQ",
    "RELOCK_DLL",
    "REMAPPED_SFI_NUM_0",
    "REMAP_CLASS_A",
    "REMAP_CLASS_B",
    "REMAP_LINKEN",
    "REMAP_LINKEN_MASK",
    "REMAP_LINKEN_VALUE",
    "REMAP_PORT_0",
    "REMAP_PORT_1",
    "REMAP_PORT_10",
    "REMAP_PORT_11",
    "REMAP_PORT_12",
    "REMAP_PORT_13",
    "REMAP_PORT_14",
    "REMAP_PORT_15",
    "REMAP_PORT_16",
    "REMAP_PORT_17",
    "REMAP_PORT_18",
    "REMAP_PORT_19",
    "REMAP_PORT_2",
    "REMAP_PORT_20",
    "REMAP_PORT_21",
    "REMAP_PORT_22",
    "REMAP_PORT_23",
    "REMAP_PORT_24",
    "REMAP_PORT_25",
    "REMAP_PORT_26",
    "REMAP_PORT_27",
    "REMAP_PORT_28",
    "REMAP_PORT_29",
    "REMAP_PORT_3",
    "REMAP_PORT_30",
    "REMAP_PORT_31",
    "REMAP_PORT_32",
    "REMAP_PORT_33",
    "REMAP_PORT_34",
    "REMAP_PORT_35",
    "REMAP_PORT_36",
    "REMAP_PORT_37",
    "REMAP_PORT_38",
    "REMAP_PORT_39",
    "REMAP_PORT_4",
    "REMAP_PORT_40",
    "REMAP_PORT_41",
    "REMAP_PORT_42",
    "REMAP_PORT_43",
    "REMAP_PORT_44",
    "REMAP_PORT_45",
    "REMAP_PORT_46",
    "REMAP_PORT_47",
    "REMAP_PORT_48",
    "REMAP_PORT_49",
    "REMAP_PORT_5",
    "REMAP_PORT_50",
    "REMAP_PORT_51",
    "REMAP_PORT_52",
    "REMAP_PORT_53",
    "REMAP_PORT_54",
    "REMAP_PORT_6",
    "REMAP_PORT_7",
    "REMAP_PORT_8",
    "REMAP_PORT_9",
    "REMARK_DOT1P",
    "REMARK_OUTER_DOT1P",
    "REMARK_OUTER_DSCP",
    "REMOTE",
    "REMOTEFAULTDISABLE",
    "REMOTEFAULTSTAT",
    "REMOTE_CPU_EN",
    "REMOTE_SRCMODID",
    "REMOTE_TERM_GPP",
    "REMOTE_TRUNK",
    "REMOTE_TRUNK_1",
    "REMOVE_FAILOVER_LPBK",
    "REMOVE_HG_HDR_SRC_PORT",
    "REMOVE_INNER_TAG",
    "REMOVE_MH_SRC_PORT",
    "REPEAT_MODE",
    "REPLACED_ASSOC_DATA",
    "REPLACE_MODULE_ID",
    "REPLACE_PORT_TGID",
    "REPLICATIONS",
    "REPLICATION_COS",
    "REPLICATION_COUNT",
    "REPLICATION_COUNT_EN",
    "REPLICATION_ENABLE",
    "REPLICATION_LIMIT",
    "REPLICATION_OVER_LIMIT",
    "REPLICATION_PORT",
    "REPLICATION_SRCH_FAIL",
    "REPLICATION_TYPE",
    "REQ",
    "REQP_BUFFER_TM",
    "REQUEST",
    "REQUESTCOUNT",
    "REQ_CNT",
    "REQ_DEMAND_CMD_CNT",
    "REQ_LENGTH_CMD_CNT",
    "REQ_OI_SEL",
    "REQ_RESP_ADDED_LATENCY",
    "REQ_TBL_LKUP",
    "RESERVE",
    "RESERVED",
    "RESERVED0",
    "RESERVED1",
    "RESERVED2",
    "RESERVED20",
    "RESERVED25",
    "RESERVED3",
    "RESERVED4",
    "RESERVEDDW",
    "RESERVEDDW_MASK",
    "RESERVED_0",
    "RESERVED_0_MASK",
    "RESERVED_1",
    "RESERVED_16",
    "RESERVED_1_CH0",
    "RESERVED_1_CH1",
    "RESERVED_1_CH2",
    "RESERVED_1_CH3",
    "RESERVED_2",
    "RESERVED_21",
    "RESERVED_29",
    "RESERVED_2_1",
    "RESERVED_2_CH0",
    "RESERVED_2_CH1",
    "RESERVED_2_CH2",
    "RESERVED_2_CH3",
    "RESERVED_3",
    "RESERVED_3_CH0",
    "RESERVED_3_CH1",
    "RESERVED_3_CH2",
    "RESERVED_3_CH3",
    "RESERVED_4",
    "RESERVED_40",
    "RESERVED_42",
    "RESERVED_43",
    "RESERVED_5",
    "RESERVED_5_4",
    "RESERVED_6",
    "RESERVED_7",
    "RESERVED_BIT",
    "RESERVED_BIT6",
    "RESERVED_BITS",
    "RESERVED_BIT_0",
    "RESERVED_BIT_1",
    "RESERVED_BIT_2",
    "RESERVED_BIT_3",
    "RESERVED_BIT_4",
    "RESERVED_CTL",
    "RESERVED_DATA",
    "RESERVED_DEBUG",
    "RESERVED_EOFH",
    "RESERVED_HIGIG",
    "RESERVED_KEY",
    "RESERVED_KEY0",
    "RESERVED_KEY1",
    "RESERVED_MASK",
    "RESERVED_MASK0",
    "RESERVED_MASK1",
    "RESERVED_MA_INDEX_0",
    "RESERVED_MA_INDEX_1",
    "RESERVED_MY_MODID",
    "RESERVED_NC_1",
    "RESERVED_NNI",
    "RESERVED_PRIORITY",
    "RESERVED_PT1",
    "RESERVED_RSEL2_RAM_CONTROL",
    "RESERVED_RSEL2_RAM_CONTROL_2",
    "RESERVED_SW",
    "RESERVED_UNUSED",
    "RESERVED_VFI",
    "RESERVED_WORD",
    "RESERVED_WORD_10",
    "RESERVED_WORD_11",
    "RESERVED_WORD_9",
    "RESERVERD_WORD_10",
    "RESERVERD_WORD_8",
    "RESERVERD_WORD_9",
    "RESERVE_SLICE0",
    "RESERVE_SLICE1",
    "RESERVE_SLICE10",
    "RESERVE_SLICE11",
    "RESERVE_SLICE12",
    "RESERVE_SLICE13",
    "RESERVE_SLICE14",
    "RESERVE_SLICE15",
    "RESERVE_SLICE2",
    "RESERVE_SLICE3",
    "RESERVE_SLICE4",
    "RESERVE_SLICE5",
    "RESERVE_SLICE6",
    "RESERVE_SLICE7",
    "RESERVE_SLICE8",
    "RESERVE_SLICE9",
    "RESET",
    "RESETLIMIT",
    "RESETLIMITSEL",
    "RESET_ALL",
    "RESET_CNT",
    "RESET_CONTROL",
    "RESET_CPS",
    "RESET_MRS",
    "RESET_OFFSET_CELL",
    "RESET_OFFSET_PACKET",
    "RESET_OUT",
    "RESET_PCI_EN",
    "RESIDBUF_ECC_EN",
    "RESIDBUF_TM",
    "RESPONSE",
    "RESULT",
    "RESUME_OFFSET_RED_CELL",
    "RESUME_OFFSET_RED_PACKET",
    "RESUME_OFFSET_YELLOW_CELL",
    "RESUME_OFFSET_YELLOW_PACKET",
    "RESUME_OPTION_CELL",
    "RESUME_OPTION_PACKET",
    "RESUME_THD",
    "RESURRECT",
    "RESV",
    "RESVD0",
    "RESVD1",
    "RES_SEL",
    "RETRY",
    "REV",
    "REVERSED_BITS",
    "REVID",
    "REVISION_ID",
    "REV_ID",
    "REV_MODULO_COUNT",
    "REWOUND_LINES_PLANE_A_CNT",
    "REWOUND_LINES_PLANE_B_CNT",
    "RFILDR",
    "RFIND",
    "RID",
    "RIMDR",
    "RINGEN",
    "RING_MODE",
    "RING_NUM_SBUS_ID",
    "RING_NUM_SBUS_ID_0",
    "RING_NUM_SBUS_ID_1",
    "RING_NUM_SBUS_ID_10",
    "RING_NUM_SBUS_ID_11",
    "RING_NUM_SBUS_ID_12",
    "RING_NUM_SBUS_ID_13",
    "RING_NUM_SBUS_ID_14",
    "RING_NUM_SBUS_ID_15",
    "RING_NUM_SBUS_ID_16",
    "RING_NUM_SBUS_ID_17",
    "RING_NUM_SBUS_ID_18",
    "RING_NUM_SBUS_ID_19",
    "RING_NUM_SBUS_ID_2",
    "RING_NUM_SBUS_ID_20",
    "RING_NUM_SBUS_ID_21",
    "RING_NUM_SBUS_ID_22",
    "RING_NUM_SBUS_ID_23",
    "RING_NUM_SBUS_ID_24",
    "RING_NUM_SBUS_ID_25",
    "RING_NUM_SBUS_ID_26",
    "RING_NUM_SBUS_ID_27",
    "RING_NUM_SBUS_ID_28",
    "RING_NUM_SBUS_ID_29",
    "RING_NUM_SBUS_ID_3",
    "RING_NUM_SBUS_ID_30",
    "RING_NUM_SBUS_ID_31",
    "RING_NUM_SBUS_ID_32",
    "RING_NUM_SBUS_ID_33",
    "RING_NUM_SBUS_ID_34",
    "RING_NUM_SBUS_ID_35",
    "RING_NUM_SBUS_ID_36",
    "RING_NUM_SBUS_ID_37",
    "RING_NUM_SBUS_ID_38",
    "RING_NUM_SBUS_ID_39",
    "RING_NUM_SBUS_ID_4",
    "RING_NUM_SBUS_ID_40",
    "RING_NUM_SBUS_ID_41",
    "RING_NUM_SBUS_ID_42",
    "RING_NUM_SBUS_ID_43",
    "RING_NUM_SBUS_ID_44",
    "RING_NUM_SBUS_ID_45",
    "RING_NUM_SBUS_ID_46",
    "RING_NUM_SBUS_ID_47",
    "RING_NUM_SBUS_ID_48",
    "RING_NUM_SBUS_ID_49",
    "RING_NUM_SBUS_ID_5",
    "RING_NUM_SBUS_ID_50",
    "RING_NUM_SBUS_ID_51",
    "RING_NUM_SBUS_ID_52",
    "RING_NUM_SBUS_ID_53",
    "RING_NUM_SBUS_ID_54",
    "RING_NUM_SBUS_ID_55",
    "RING_NUM_SBUS_ID_56",
    "RING_NUM_SBUS_ID_57",
    "RING_NUM_SBUS_ID_58",
    "RING_NUM_SBUS_ID_59",
    "RING_NUM_SBUS_ID_6",
    "RING_NUM_SBUS_ID_60",
    "RING_NUM_SBUS_ID_61",
    "RING_NUM_SBUS_ID_62",
    "RING_NUM_SBUS_ID_63",
    "RING_NUM_SBUS_ID_7",
    "RING_NUM_SBUS_ID_8",
    "RING_NUM_SBUS_ID_9",
    "RLD_STS_UPD_DIS",
    "RLSCNT_MASK",
    "RLSCNT_VALUE",
    "RM",
    "RM72_IP",
    "RMEP:CCM",
    "RMEP:MDL",
    "RMEP:MEPID",
    "RMEP:RESERVED",
    "RMEP:RMEP_PTR",
    "RMEP:SGLP",
    "RMEP:VID",
    "RMEP_PAR_ERR",
    "RMEP_RECEIVED_CCM",
    "RMEP_TIMESTAMP",
    "RMEP_TIMESTAMP_VALID",
    "RMEP_TM",
    "RMOD_ID0",
    "RMOD_ID1",
    "RMOD_ID2",
    "RMOD_ID3",
    "RMOD_PTR",
    "RMTFLT",
    "RMTLOOP",
    "RMT_DISC_BMP0",
    "RMT_DISC_BMP1",
    "RMT_IBP_BMP0",
    "RMT_IBP_BMP1",
    "RMT_SRC_PORT_ID",
    "RM_START_ADDR",
    "RN",
    "RNG_EXTEND",
    "RNG_GATE",
    "ROM_TEST",
    "ROOT_BREAK_HOLDPRI_PRI",
    "ROOT_DELAY1",
    "ROOT_DELAY2",
    "ROOT_FULL_MAX",
    "ROOT_FULL_PERIOD",
    "ROUTER_ADDR",
    "ROW_ADDR_BITS",
    "ROW_BITS",
    "RP",
    "RPE",
    "RPE0",
    "RPE1",
    "RPE_0",
    "RPE_1",
    "RPE_2",
    "RPE_3",
    "RPIO_PRIORITY_ABOVE_SWPIO",
    "RPRERR",
    "RPTR",
    "RP_CHANGE_DOT1P",
    "RP_CHANGE_DSCP",
    "RP_CHANGE_PRIORITY",
    "RP_COPYTOCPU",
    "RP_COPY_TO_CPU",
    "RP_DROP",
    "RP_DROP_PRECEDENCE",
    "RP_DSCP",
    "RP_NEWPRI",
    "RP_NEW_DOT1P",
    "RP_NEW_DSCP",
    "RRF_EN",
    "RRF_RDMODE",
    "RR_BANK_SEARCH",
    "RSH1_ADR",
    "RSPAN",
    "RSTAN",
    "RSTB_MDIOREGS",
    "RSTB_PLL",
    "RSTFLTRBYP",
    "RST_SIM",
    "RSV",
    "RSVD",
    "RSVD0",
    "RSVD1",
    "RSVD1_ETPAXLAT_WW",
    "RSVD2",
    "RSVD2_SRC_HBIT_WW",
    "RSVD3",
    "RSVD3_DST_HBIT_WW",
    "RSVD4",
    "RSVD_KEY",
    "RSVD_KEY_MASK",
    "RTAG",
    "RTAG7_HASH_CFG_SEL_ECMP",
    "RTAG7_HASH_CFG_SEL_HIGIG_TRUNK",
    "RTAG7_HASH_CFG_SEL_LBID",
    "RTAG7_HASH_CFG_SEL_TRUNK",
    "RTAG7_PORT_LBN",
    "RTHRESH",
    "RTUN",
    "RTUNE",
    "RULE",
    "RULES_SIZE",
    "RULES_START",
    "RULEWIDTH",
    "RUNNING",
    "RUNT_51B_MODE",
    "RUNT_FILTER_DIS",
    "RV",
    "RX",
    "RX0_BIP8_ERR_CNT",
    "RX0_BIP8_ERR_CNT_DISINT",
    "RX0_INVALID_CMD_ERROR",
    "RX0_INVALID_CMD_ERROR_DISINT",
    "RX0_SAMP_ERR",
    "RX0_SOT_ERROR_CNT",
    "RX0_SOT_ERROR_CNT_DISINT",
    "RX0_SOT_WATCHDOG_TIMEOUT",
    "RX0_SOT_WATCHDOG_TIMEOUT_DISINT",
    "RX1_BIP8_ERR_CNT",
    "RX1_BIP8_ERR_CNT_DISINT",
    "RX1_INVALID_CMD_ERROR",
    "RX1_INVALID_CMD_ERROR_DISINT",
    "RX1_SAMP_ERR",
    "RX1_SOT_ERROR_CNT",
    "RX1_SOT_ERROR_CNT_DISINT",
    "RX1_SOT_WATCHDOG_TIMEOUT",
    "RX1_SOT_WATCHDOG_TIMEOUT_DISINT",
    "RX2_SAMP_ERR",
    "RX3_SAMP_ERR",
    "RXACT",
    "RXEN",
    "RXEN0",
    "RXFIFO_OVERRUN",
    "RXFIFO_UNDERRUN",
    "RXLANESWAP",
    "RXPASSCTRL",
    "RXPAUSEN",
    "RXRESET",
    "RXTRIM",
    "RXTYPE",
    "RX_BYTE_SWAP",
    "RX_CODE_GROUP_BAD",
    "RX_COMMA_DETECTED",
    "RX_E2E_MAXTIMER_SEL",
    "RX_EN",
    "RX_ENA",
    "RX_ENABLE",
    "RX_ERR_CNT",
    "RX_ERR_DISC",
    "RX_FIFO_MEM",
    "RX_FIFO_MEM0_TM",
    "RX_FIFO_MEM1_TM",
    "RX_FIFO_MEM_ECC_EN",
    "RX_FIFO_MEM_ERR",
    "RX_FORCE_LOCK",
    "RX_LOS_EVENT",
    "RX_MH_D0",
    "RX_MH_D1",
    "RX_MH_D2",
    "RX_MH_D3",
    "RX_MH_M0",
    "RX_MH_M1",
    "RX_MH_M2",
    "RX_MH_M3",
    "RX_MIB_COUNTER_MEM0_TM",
    "RX_MIB_COUNTER_MEM1_TM",
    "RX_MSM_LBA_DEBUG",
    "RX_OAM_DROP",
    "RX_PASS_PFC_FRM",
    "RX_PAU",
    "RX_PAUSE_BIT_POS",
    "RX_PAUSE_CAPABILITY",
    "RX_PAUSE_OVERRIDE_CONTROL",
    "RX_PAUSE_STATUS_CHANGE",
    "RX_PAUSE_STAT_MOD",
    "RX_PKT_D0",
    "RX_PKT_D1",
    "RX_PKT_D2",
    "RX_PKT_D3",
    "RX_PKT_M0",
    "RX_PKT_M1",
    "RX_PKT_M2",
    "RX_PKT_M3",
    "RX_PWRDWN",
    "RX_SAMP_ERR",
    "RX_SEQ_DONE",
    "RX_SYNC_STATUS",
    "RX_TEST_CNT",
    "RZ",
    "R_CHANGE_COS_OR_INT_PRI",
    "R_CHANGE_DOT1P",
    "R_CHANGE_DSCP",
    "R_CHANGE_ECN",
    "R_CHANGE_INNER_CFI",
    "R_CHANGE_OUTER_CFI",
    "R_CHANGE_PKT_PRI",
    "R_CHANGE_REDIR_INT_PRI",
    "R_COPY_TO_CPU",
    "R_COS_INT_PRI",
    "R_DROP",
    "R_DROP_PRECEDENCE",
    "R_EXTEND_RANDOM_NUMBER_GENERATOR",
    "R_NEW_DOT1P",
    "R_NEW_DSCP",
    "R_NEW_INNER_CFI",
    "R_NEW_INNER_PRI",
    "R_NEW_OUTER_CFI",
    "R_NEW_PKT_PRI",
    "R_NEW_REDIR_INT_PRI",
    "R_REDIR_DROP_PRECEDENCE",
    "R_REPLACE_INNER_PRI",
    "R_RNG_GATE",
    "S0_CNT",
    "S10_STATUS",
    "S12_STATUS",
    "S144_IP",
    "S1_CNT",
    "S2N_NODE",
    "S2Q_BASE_QUEUE",
    "S2_ACTUAL_ADDROUT",
    "S2_ACTUAL_BITPOS",
    "S2_MATCH_STATUS",
    "S2_STATUS",
    "S3MII_LOOPBACK_CTRL",
    "S3_ACTUAL_ADDROUT",
    "S3_ADDROUT_STATUS",
    "S3_CNT",
    "S3_EXPECT_ADDROUT",
    "S3_MATCH_STATUS",
    "S3_STATUS",
    "S4_CNT",
    "S5_ACTUAL_ADDROUT",
    "S5_ACTUAL_BITPOS",
    "S5_MATCH_STATUS",
    "S5_STATUS",
    "S6_ACTUAL_ADDROUT",
    "S6_ADDROUT_STATUS",
    "S6_EXPECT_ADDROUT",
    "S6_MATCH_STATUS",
    "S6_STATUS",
    "S72_INS_IP",
    "S72_IP",
    "S8_ACTUAL_ADDROUT",
    "S8_ADDROUT_STATUS",
    "S8_EXPECT_ADDROUT",
    "S8_MATCH_STATUS",
    "S8_STATUS",
    "SA",
    "SAFC_RX_EN",
    "SAM",
    "SAMPLING_LIMIT",
    "SAMPLING_LIMIT_PROFILE",
    "SAM_SLICE0",
    "SAM_SLICE1",
    "SAM_SLICE10",
    "SAM_SLICE11",
    "SAM_SLICE12",
    "SAM_SLICE13",
    "SAM_SLICE14",
    "SAM_SLICE15",
    "SAM_SLICE2",
    "SAM_SLICE3",
    "SAM_SLICE4",
    "SAM_SLICE5",
    "SAM_SLICE6",
    "SAM_SLICE7",
    "SAM_SLICE8",
    "SAM_SLICE9",
    "SAP_VALUE0",
    "SAP_VALUE1",
    "SATISFIED",
    "SATISFIED_MISMATCH",
    "SATISFIED_MISMATCH_DISINT",
    "SATISFIED_OVERRUN",
    "SATISFIED_OVERRUN_DISINT",
    "SATISFIED_UNDERRUN",
    "SATISFIED_UNDERRUN_DISINT",
    "SA_BYTE1_0",
    "SA_BYTE5_2",
    "SBUS_ADDRESS",
    "SBUS_ADDR_INCREMENT_STEP",
    "SBUS_ARB_BLOCK_CNT",
    "SBUS_BLKNUM_0",
    "SBUS_BLKNUM_1",
    "SBUS_BLKNUM_10",
    "SBUS_BLKNUM_11",
    "SBUS_BLKNUM_12",
    "SBUS_BLKNUM_13",
    "SBUS_BLKNUM_14",
    "SBUS_BLKNUM_15",
    "SBUS_BLKNUM_16",
    "SBUS_BLKNUM_17",
    "SBUS_BLKNUM_18",
    "SBUS_BLKNUM_19",
    "SBUS_BLKNUM_2",
    "SBUS_BLKNUM_20",
    "SBUS_BLKNUM_21",
    "SBUS_BLKNUM_22",
    "SBUS_BLKNUM_23",
    "SBUS_BLKNUM_24",
    "SBUS_BLKNUM_25",
    "SBUS_BLKNUM_26",
    "SBUS_BLKNUM_27",
    "SBUS_BLKNUM_28",
    "SBUS_BLKNUM_29",
    "SBUS_BLKNUM_3",
    "SBUS_BLKNUM_30",
    "SBUS_BLKNUM_31",
    "SBUS_BLKNUM_32",
    "SBUS_BLKNUM_33",
    "SBUS_BLKNUM_34",
    "SBUS_BLKNUM_35",
    "SBUS_BLKNUM_36",
    "SBUS_BLKNUM_37",
    "SBUS_BLKNUM_38",
    "SBUS_BLKNUM_39",
    "SBUS_BLKNUM_4",
    "SBUS_BLKNUM_40",
    "SBUS_BLKNUM_41",
    "SBUS_BLKNUM_42",
    "SBUS_BLKNUM_43",
    "SBUS_BLKNUM_44",
    "SBUS_BLKNUM_45",
    "SBUS_BLKNUM_46",
    "SBUS_BLKNUM_47",
    "SBUS_BLKNUM_48",
    "SBUS_BLKNUM_49",
    "SBUS_BLKNUM_5",
    "SBUS_BLKNUM_50",
    "SBUS_BLKNUM_51",
    "SBUS_BLKNUM_52",
    "SBUS_BLKNUM_53",
    "SBUS_BLKNUM_54",
    "SBUS_BLKNUM_55",
    "SBUS_BLKNUM_56",
    "SBUS_BLKNUM_57",
    "SBUS_BLKNUM_58",
    "SBUS_BLKNUM_59",
    "SBUS_BLKNUM_6",
    "SBUS_BLKNUM_60",
    "SBUS_BLKNUM_61",
    "SBUS_BLKNUM_62",
    "SBUS_BLKNUM_63",
    "SBUS_BLKNUM_7",
    "SBUS_BLKNUM_8",
    "SBUS_BLKNUM_9",
    "SBUS_BLOCK_INTERRUPT",
    "SBUS_BLOCK_INTERRUPT_MASK",
    "SBUS_CMD_ERR",
    "SBUS_CMD_SEC",
    "SBUS_DMA",
    "SBUS_ON_ESM_ELIGIBLE",
    "SBUS_PORTNUM_0",
    "SBUS_PORTNUM_1",
    "SBUS_PORTNUM_10",
    "SBUS_PORTNUM_11",
    "SBUS_PORTNUM_12",
    "SBUS_PORTNUM_13",
    "SBUS_PORTNUM_14",
    "SBUS_PORTNUM_15",
    "SBUS_PORTNUM_16",
    "SBUS_PORTNUM_17",
    "SBUS_PORTNUM_18",
    "SBUS_PORTNUM_19",
    "SBUS_PORTNUM_2",
    "SBUS_PORTNUM_20",
    "SBUS_PORTNUM_21",
    "SBUS_PORTNUM_22",
    "SBUS_PORTNUM_23",
    "SBUS_PORTNUM_24",
    "SBUS_PORTNUM_25",
    "SBUS_PORTNUM_26",
    "SBUS_PORTNUM_27",
    "SBUS_PORTNUM_28",
    "SBUS_PORTNUM_29",
    "SBUS_PORTNUM_3",
    "SBUS_PORTNUM_30",
    "SBUS_PORTNUM_31",
    "SBUS_PORTNUM_32",
    "SBUS_PORTNUM_33",
    "SBUS_PORTNUM_34",
    "SBUS_PORTNUM_35",
    "SBUS_PORTNUM_36",
    "SBUS_PORTNUM_37",
    "SBUS_PORTNUM_38",
    "SBUS_PORTNUM_39",
    "SBUS_PORTNUM_4",
    "SBUS_PORTNUM_40",
    "SBUS_PORTNUM_41",
    "SBUS_PORTNUM_42",
    "SBUS_PORTNUM_43",
    "SBUS_PORTNUM_44",
    "SBUS_PORTNUM_45",
    "SBUS_PORTNUM_46",
    "SBUS_PORTNUM_47",
    "SBUS_PORTNUM_48",
    "SBUS_PORTNUM_49",
    "SBUS_PORTNUM_5",
    "SBUS_PORTNUM_50",
    "SBUS_PORTNUM_51",
    "SBUS_PORTNUM_52",
    "SBUS_PORTNUM_53",
    "SBUS_PORTNUM_54",
    "SBUS_PORTNUM_55",
    "SBUS_PORTNUM_56",
    "SBUS_PORTNUM_57",
    "SBUS_PORTNUM_58",
    "SBUS_PORTNUM_59",
    "SBUS_PORTNUM_6",
    "SBUS_PORTNUM_60",
    "SBUS_PORTNUM_61",
    "SBUS_PORTNUM_62",
    "SBUS_PORTNUM_63",
    "SBUS_PORTNUM_7",
    "SBUS_PORTNUM_8",
    "SBUS_PORTNUM_9",
    "SBUS_REQACK_ERR",
    "SBUS_SPACING",
    "SBUS_START_ADDRESS_GPORT",
    "SBUS_START_ADDRESS_XPORT",
    "SBUS_TIMEOUT_CNT",
    "SBUS_TIMEOUT_EN",
    "SC",
    "SCALE",
    "SCHAN_ABORT",
    "SCHAN_ERR",
    "SCHEDULER_MODE",
    "SCHEDULING_SELECT",
    "SCHEDULING_SELECT_B",
    "SCH_MSG_DONE",
    "SCI_MUX_ENABLE_0",
    "SCI_MUX_ENABLE_1",
    "SCI_MUX_ENABLE_2",
    "SCI_MUX_ENABLE_3",
    "SCI_QS_RATE_UPD_STATUS",
    "SCI_QS_RATE_UPD_STATUS_DISINT",
    "SCI_RI_ENABLE",
    "SCI_SI0_MUX_INPUT_SEL",
    "SCI_SI1_MUX_INPUT_SEL",
    "SCLT",
    "SCP",
    "SCPB_IF_FIFO_OVERFLOW",
    "SCPB_IF_FIFO_OVERFLOW_DISINT",
    "SCPB_STATUS",
    "SCPB_STATUS_DISINT",
    "SC_CPU_PRI_MODE",
    "SC_DEFAULT_EPOCH_PERIOD",
    "SC_DEFAULT_GRANT_PERIOD",
    "SC_DMND_EG_FIFO_OVERFLOW",
    "SC_DMND_EG_FIFO_OVERFLOW_DISINT",
    "SC_DMND_IG_FIFO_OVERFLOW",
    "SC_DMND_IG_FIFO_OVERFLOW_DISINT",
    "SC_ENABLE_SI_PORT0_BACKPRESSURE",
    "SC_ENABLE_SI_PORT1_BACKPRESSURE",
    "SC_GRANTS_TO_OK_GRANT_LOSS",
    "SC_GRANT_TOLERANCE",
    "SC_LEN_FORMAT",
    "SC_LINK_ENABLE_REMAP00",
    "SC_LINK_ENABLE_REMAP01",
    "SC_LINK_ENABLE_REMAP02",
    "SC_LINK_ENABLE_REMAP03",
    "SC_LINK_ENABLE_REMAP04",
    "SC_LINK_ENABLE_REMAP05",
    "SC_LINK_ENABLE_REMAP06",
    "SC_LINK_ENABLE_REMAP07",
    "SC_LINK_ENABLE_REMAP08",
    "SC_LINK_ENABLE_REMAP09",
    "SC_LINK_ENABLE_REMAP10",
    "SC_LINK_ENABLE_REMAP11",
    "SC_LINK_ENABLE_REMAP12",
    "SC_LINK_ENABLE_REMAP13",
    "SC_LINK_ENABLE_REMAP14",
    "SC_LINK_ENABLE_REMAP15",
    "SC_LINK_ENABLE_REMAP16",
    "SC_LINK_ENABLE_REMAP17",
    "SC_LINK_ENABLE_REMAP18",
    "SC_LINK_ENABLE_REMAP19",
    "SC_LINK_ENABLE_REMAP20",
    "SC_LINK_ENABLE_REMAP21",
    "SC_LINK_ENABLE_REMAP22",
    "SC_LINK_ENABLE_REMAP23",
    "SC_LINK_STATUS_REMAP00",
    "SC_LINK_STATUS_REMAP01",
    "SC_LINK_STATUS_REMAP02",
    "SC_LINK_STATUS_REMAP03",
    "SC_LINK_STATUS_REMAP04",
    "SC_LINK_STATUS_REMAP05",
    "SC_LINK_STATUS_REMAP06",
    "SC_LINK_STATUS_REMAP07",
    "SC_LINK_STATUS_REMAP08",
    "SC_LINK_STATUS_REMAP09",
    "SC_LINK_STATUS_REMAP10",
    "SC_LINK_STATUS_REMAP11",
    "SC_LINK_STATUS_REMAP12",
    "SC_LINK_STATUS_REMAP13",
    "SC_LINK_STATUS_REMAP14",
    "SC_LINK_STATUS_REMAP15",
    "SC_LINK_STATUS_REMAP16",
    "SC_LINK_STATUS_REMAP17",
    "SC_LINK_STATUS_REMAP18",
    "SC_LINK_STATUS_REMAP19",
    "SC_LINK_STATUS_REMAP20",
    "SC_LINK_STATUS_REMAP21",
    "SC_LINK_STATUS_REMAP22",
    "SC_LINK_STATUS_REMAP23",
    "SC_LINK_STATUS_REMAP24",
    "SC_LINK_STATUS_REMAP25",
    "SC_LINK_STATUS_REMAP26",
    "SC_LINK_STATUS_REMAP27",
    "SC_LINK_STATUS_REMAP28",
    "SC_LINK_STATUS_REMAP29",
    "SC_LINK_STATUS_REMAP30",
    "SC_LINK_STATUS_REMAP31",
    "SC_MIN_TIMESLOT",
    "SC_PRI_UPD_CORRECTED_ERROR",
    "SC_PRI_UPD_CORRECTED_ERROR_DISINT",
    "SC_PRI_UPD_ECC_ENABLE",
    "SC_PRI_UPD_ECC_ERROR_ADDRESS",
    "SC_PRI_UPD_FORCE_UNCORRECTABLE_ERROR",
    "SC_PRI_UPD_RF_TM",
    "SC_PRI_UPD_UNCORRECTED_ERROR",
    "SC_PRI_UPD_UNCORRECTED_ERROR_DISINT",
    "SC_QLEN_EG_FIFO_OVERFLOW",
    "SC_QLEN_EG_FIFO_OVERFLOW_DISINT",
    "SC_QLEN_IG_FIFO_OVERFLOW",
    "SC_QLEN_IG_FIFO_OVERFLOW_DISINT",
    "SC_RX_BYTE_SWAP",
    "SC_SWITCH_DEMAND_WORD_ORDER",
    "SC_SWITCH_LENGTH_WORD_ORDER",
    "SC_TO_QS_FIFO_OVERFLOW",
    "SC_TO_QS_FIFO_OVERFLOW_DISINT",
    "SC_TO_QS_RATE_FIFO_OVERFLOW",
    "SC_TO_QS_RATE_FIFO_OVERFLOW_DISINT",
    "SC_TREX2_DEBUG_ENABLE",
    "SC_TX_BYTE_SWAP",
    "SDATA",
    "SD_TAG:BC_DROP",
    "SD_TAG:DVP",
    "SD_TAG:DVP_IS_NETWORK_PORT",
    "SD_TAG:HG_ADD_SYS_RSVD_VID",
    "SD_TAG:HG_HDR_SEL",
    "SD_TAG:HG_L3_OVERRIDE",
    "SD_TAG:HG_LEARN_OVERRIDE",
    "SD_TAG:HG_MC_DST_MODID",
    "SD_TAG:HG_MC_DST_PORT_NUM",
    "SD_TAG:HG_MODIFY_ENABLE",
    "SD_TAG:NEW_CFI",
    "SD_TAG:NEW_PRI",
    "SD_TAG:RESERVED",
    "SD_TAG:RESERVED_1",
    "SD_TAG:RESERVED_2",
    "SD_TAG:RESERVED_3",
    "SD_TAG:SD_TAG_ACTION_IF_NOT_PRESENT",
    "SD_TAG:SD_TAG_ACTION_IF_PRESENT",
    "SD_TAG:SD_TAG_DOT1P_MAPPING_PTR",
    "SD_TAG:SD_TAG_DOT1P_PRI_SELECT",
    "SD_TAG:SD_TAG_TPID_INDEX",
    "SD_TAG:SD_TAG_VID",
    "SD_TAG:UMC_DROP",
    "SD_TAG:UUC_DROP",
    "SD_TAG:VINTF_CTR_IDX",
    "SD_TAG_ACTION_IF_NOT_PRESENT",
    "SD_TAG_ACTION_IF_PRESENT",
    "SD_TAG_DOT1P_MAPPING_PTR",
    "SD_TAG_DOT1P_PRI_SELECT",
    "SD_TAG_MODE",
    "SD_TAG_NEW_CFI",
    "SD_TAG_NEW_PRI",
    "SD_TAG_PRESENT",
    "SD_TAG_TPID_INDEX",
    "SD_TAG_VFI_ENABLE",
    "SD_TAG_VID",
    "SEARCH0_ERR_CNT",
    "SEARCH1_ERR_CNT",
    "SEARCH_TYP",
    "SEC",
    "SECOND",
    "SECONDEND",
    "SECRET_CHAIN_MODE",
    "SEC_COUNT",
    "SEED",
    "SEGMENT",
    "SEGMENT_BASE_1",
    "SEGMENT_BASE_2",
    "SEGMENT_BASE_3",
    "SEGMENT_BASE_4",
    "SEGMENT_BASE_5",
    "SEGMENT_BASE_6",
    "SEGMENT_BASE_7",
    "SEGMENT_SEL",
    "SELECT",
    "SELECTED_BM",
    "SELECTED_Q",
    "SELECT_0",
    "SELECT_1",
    "SELECT_TEST_PATH",
    "SEL_ADDR_HIST",
    "SEL_AVG_ALG",
    "SEL_COMBO_SERDES_0_REF_CLK_SRC",
    "SEL_COMBO_SERDES_1_REF_CLK_SRC",
    "SEL_DIFF_CLOCK",
    "SEL_DOZEN_SERDES_0_REF_CLK_SRC",
    "SEL_DOZEN_SERDES_1_REF_CLK_SRC",
    "SEL_DSFRAG",
    "SEL_DSICMP",
    "SEL_DSL3HE",
    "SEL_DSL4HE",
    "SEL_EARLY1_0",
    "SEL_EARLY1_1",
    "SEL_EARLY1_2",
    "SEL_EARLY1_3",
    "SEL_EARLY2_0",
    "SEL_EARLY2_1",
    "SEL_EARLY2_2",
    "SEL_EARLY2_3",
    "SEL_FC",
    "SEL_FILT_CNT_0",
    "SEL_FILT_CNT_1",
    "SEL_HIST0",
    "SEL_HIST1",
    "SEL_HIST2",
    "SEL_HIST3",
    "SEL_HISTORY",
    "SEL_IMBP",
    "SEL_IMRP4",
    "SEL_IMRP6",
    "SEL_IRPSE",
    "SEL_LCPLL_S0",
    "SEL_LCPLL_S1",
    "SEL_LEDRAM_SERIAL_DATA",
    "SEL_LTE",
    "SEL_MPLS",
    "SEL_MPLS_ERR",
    "SEL_MTUERR",
    "SEL_PDISC",
    "SEL_QSGMII_REF_CLK_SRC",
    "SEL_RDISC",
    "SEL_RDROP",
    "SEL_RFILDR",
    "SEL_RIMDR",
    "SEL_RIPC4",
    "SEL_RIPC6",
    "SEL_RIPD4",
    "SEL_RIPD6",
    "SEL_RIPHE4",
    "SEL_RIPHE6",
    "SEL_RPORTD",
    "SEL_RSV1",
    "SEL_RSV2",
    "SEL_RTUN",
    "SEL_RTUNE",
    "SEL_RUC",
    "SEL_RX_CLKDLY_BLK",
    "SEL_S3MII_REF_CLK_SRC",
    "SEL_SWAP_LED_LINK_ACT_STATUS",
    "SEL_TX_CLKDLY_BLK",
    "SEL_TX_CORECLK_MON",
    "SEL_URPF_ERROR",
    "SEL_VLANDR",
    "SEL_WRFIFO_PTR_CLK",
    "SEND_EARLY_E2E_CC_SEL",
    "SEND_RSP_WORD_DYNAMIC",
    "SEND_RSP_WORD_RD",
    "SEND_RSP_WORD_WR",
    "SEND_RX_E2E_BKP_EN",
    "SEQDONE",
    "SEQNUM",
    "SEQ_DPEO_ERR",
    "SEQ_NUM",
    "SEQ_READMASK0",
    "SEQ_READMASK1",
    "SEQ_READMASK2",
    "SEQ_READMASK3",
    "SEQ_START_2ND_HALF0",
    "SEQ_START_2ND_HALF1",
    "SEQ_START_2ND_HALF2",
    "SEQ_START_2ND_HALF3",
    "SEQ_STATE",
    "SERVICE_CTR_IDX",
    "SER_CHECK_FAIL",
    "SER_MEM_TM",
    "SESSION_INDEX",
    "SESSION_INFO",
    "SESSION_TM",
    "SESSION_TM0",
    "SESSION_TM1",
    "SET",
    "SETLIMIT",
    "SET_INVALID_IP",
    "SET_PPD2_OPCODE",
    "SET_VALID_IP",
    "SFD_OFFSET",
    "SFI_CBUFFER_A_CORRECTED_ERROR",
    "SFI_CBUFFER_A_CORRECTED_ERROR_DISINT",
    "SFI_CBUFFER_A_ECC_ERROR_ADDRESS",
    "SFI_CBUFFER_A_UNCORRECTED_ERROR",
    "SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINT",
    "SFI_CBUFFER_B_CORRECTED_ERROR",
    "SFI_CBUFFER_B_CORRECTED_ERROR_DISINT",
    "SFI_CBUFFER_B_ECC_ERROR_ADDRESS",
    "SFI_CBUFFER_B_UNCORRECTED_ERROR",
    "SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINT",
    "SFI_CBUFFER_ENABLE_ECC",
    "SFI_CBUFFER_FORCE_UNCORRECTABLE_ERROR",
    "SFI_CBUFFER_OVERFLOW",
    "SFI_CBUFFER_OVERFLOW_DISINT",
    "SFI_CBUFFER_OVERFLOW_MASK",
    "SFI_CBUFFER_TM",
    "SFI_CBUFFER_UNDERRUN",
    "SFI_CBUFFER_UNDERRUN_DISINT",
    "SFI_CBUFFER_UNDERRUN_MASK",
    "SFI_DBUFFER_OVERFLOW",
    "SFI_DBUFFER_OVERFLOW_DISINT",
    "SFI_DBUFFER_OVERFLOW_MASK",
    "SFI_DBUFFER_TM",
    "SFI_DBUFFER_UNDERRUN",
    "SFI_DBUFFER_UNDERRUN_DISINT",
    "SFI_DBUFFER_UNDERRUN_MASK",
    "SFI_FR_RX_ERR",
    "SFI_FR_RX_ERR_0",
    "SFI_FR_RX_ERR_1",
    "SFI_FR_RX_ERR_2",
    "SFI_FR_RX_ERR_3",
    "SFI_FR_RX_PKLT_HDR",
    "SFI_FR_RX_PKLT_HDR_0",
    "SFI_FR_RX_PKLT_HDR_1",
    "SFI_FR_RX_PKLT_HDR_2",
    "SFI_FR_RX_PKLT_HDR_3",
    "SFI_FR_RX_REMAPPED_SFI_NUM",
    "SFI_FR_RX_REMAPPED_SFI_NUM_0",
    "SFI_FR_RX_REMAPPED_SFI_NUM_1",
    "SFI_FR_RX_REMAPPED_SFI_NUM_2",
    "SFI_FR_RX_REMAPPED_SFI_NUM_3",
    "SFI_FR_RX_SOT",
    "SFI_FR_RX_SOT_0",
    "SFI_FR_RX_SOT_1",
    "SFI_FR_RX_SOT_2",
    "SFI_FR_RX_SOT_3",
    "SFI_FR_RX_STATIC_SFI_NUM",
    "SFI_FR_RX_STATIC_SFI_NUM_0",
    "SFI_FR_RX_STATIC_SFI_NUM_1",
    "SFI_FR_RX_STATIC_SFI_NUM_2",
    "SFI_FR_RX_STATIC_SFI_NUM_3",
    "SFI_PLANE_A_CFIFO_HIGH_WATERMARK",
    "SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPD",
    "SFI_PLANE_B_CFIFO_HIGH_WATERMARK",
    "SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPD",
    "SFI_READY_ERROR",
    "SFI_READY_ERROR_DISINT",
    "SFI_RND_LENGTH_ERROR",
    "SFI_RND_LENGTH_ERROR_DISINT",
    "SFI_RND_LENGTH_ERROR_MASK",
    "SFI_RND_LENGTH_HIGH_WATERMARK",
    "SFI_RND_LENGTH_HIGH_WATERMARK_UPD",
    "SFI_RND_SIZE",
    "SFI_RX_FIFO_OVERFLOW",
    "SFI_RX_FIFO_OVERFLOW_DISINT",
    "SFI_SKEW_TOL",
    "SFI_TIMER_BUSY_ERROR",
    "SFI_TIMER_BUSY_ERROR_DISINT",
    "SFI_TIMER_BUSY_ERROR_EN",
    "SFI_TIMER_BUSY_ERROR_MASK",
    "SFI_TX_FIFO_OVERFLOW",
    "SFI_TX_FIFO_OVERFLOW_DISINT",
    "SFI_UNEXPECTED_SOT",
    "SFI_UNEXPECTED_SOT_DISINT",
    "SFLOW_RN_PP",
    "SF_BUFFER_A_TM",
    "SF_BUFFER_B_TM",
    "SF_BUFFER_OVERFLOW_ERR_A",
    "SF_BUFFER_OVERFLOW_ERR_A_DINST",
    "SF_BUFFER_OVERFLOW_ERR_B",
    "SF_BUFFER_OVERFLOW_ERR_B_DINST",
    "SF_MODID0",
    "SF_MODID0_VALID",
    "SF_MODID1",
    "SF_MODID1_VALID",
    "SF_TOP_TREX2_DEBUG_ENABLE",
    "SGMII",
    "SGN_DET",
    "SGN_DET_SEL",
    "SGPP",
    "SGPP_SVP_SEL",
    "SG_ENABLE",
    "SG_RELOAD_ENABLE",
    "SHAPED_BITS",
    "SHAPED_CHANGE_SOON_UPDATE_FROM_QPP",
    "SHAPER_ACK",
    "SHAPER_BACKPRESSURE",
    "SHAPER_EVENT_FIFO_DEPTH",
    "SHAPER_EVENT_FIFO_FULL_HALT_EN",
    "SHAPER_FILL_THRESH_HIT_HALT_EN",
    "SHAPER_FORCE_BACKPRESSURE_FROM_QPP",
    "SHAPER_MAXBURST_EXP",
    "SHAPER_MAXBURST_MANT",
    "SHAPER_RATE_EXP",
    "SHAPER_RATE_MANT",
    "SHAPER_REQ",
    "SHAPE_CHANGE_SOON",
    "SHAPE_LOOP_SIZE_EXP1",
    "SHAPE_LOOP_SIZE_EXP2",
    "SHAPE_RATE_EXP",
    "SHAPE_RATE_MANT",
    "SHAPE_THRESH_EXP",
    "SHAPE_THRESH_MANT",
    "SHAPE_WORKING",
    "SHAPING_BUS_LENGTH_ADJ",
    "SHARED_CELL",
    "SHARED_FRAG_ID_ENABLE",
    "SHARED_METER_PAIR_INDEX",
    "SHARED_PKT",
    "SHARED_TABLE_IPMC_SIZE",
    "SHARED_TABLE_L2MC_SIZE",
    "SHIFT_SEG0",
    "SHIFT_SEG1",
    "SHIFT_SEG10",
    "SHIFT_SEG11",
    "SHIFT_SEG12",
    "SHIFT_SEG13",
    "SHIFT_SEG14",
    "SHIFT_SEG15",
    "SHIFT_SEG16",
    "SHIFT_SEG17",
    "SHIFT_SEG18",
    "SHIFT_SEG19",
    "SHIFT_SEG2",
    "SHIFT_SEG20",
    "SHIFT_SEG21",
    "SHIFT_SEG22",
    "SHIFT_SEG23",
    "SHIFT_SEG24",
    "SHIFT_SEG25",
    "SHIFT_SEG26",
    "SHIFT_SEG27",
    "SHIFT_SEG28",
    "SHIFT_SEG29",
    "SHIFT_SEG3",
    "SHIFT_SEG30",
    "SHIFT_SEG31",
    "SHIFT_SEG4",
    "SHIFT_SEG5",
    "SHIFT_SEG6",
    "SHIFT_SEG7",
    "SHIFT_SEG8",
    "SHIFT_SEG9",
    "SHORTCIRCUITEN",
    "SHORT_QNTA",
    "SHOW_CUR_COUNT",
    "SH_PRUNE_ENABLE",
    "SIGN",
    "SIGNATURE",
    "SIGN_BIT",
    "SIMPLEX_MCNT",
    "SINGLEBITKILL",
    "SINGLECELL",
    "SINGLESTEPEN",
    "SINGLESTEP_ENABLED",
    "SINGLE_BIT_ERR",
    "SINGLE_BIT_ERR0",
    "SINGLE_BIT_ERR1",
    "SINGLE_BIT_ERR2",
    "SINGLE_BIT_ERR3",
    "SIP",
    "SIP_MASK",
    "SIRIUS:CHIP_RST_N",
    "SIRIUS:XP4_RST_L",
    "SIRIUS:XP5_5ST_L",
    "SIRIUS:XP6_RST_L",
    "SIRIUS:XP7_RST_L",
    "SIT_ITAG_ACTION",
    "SIT_OTAG_ACTION",
    "SIT_PITAG_ACTION",
    "SIZE",
    "SIZE_SELECT",
    "SI_SC_RX_PORT0_CAPT",
    "SI_SC_RX_PORT0_MASK",
    "SI_SC_RX_PORT0_STATUS",
    "SI_SC_RX_PORT0_STATUS_DISINT",
    "SI_SC_RX_PORT0_VALUE",
    "SI_SC_RX_PORT1_CAPT",
    "SI_SC_RX_PORT1_MASK",
    "SI_SC_RX_PORT1_STATUS",
    "SI_SC_RX_PORT1_STATUS_DISINT",
    "SI_SC_RX_PORT1_VALUE",
    "SKEW_VIOLATION_CH_EN_CNT_A",
    "SKEW_VIOLATION_CH_EN_CNT_B",
    "SKEW_VIOLATION_ERR_A",
    "SKEW_VIOLATION_ERR_A_DINST",
    "SKEW_VIOLATION_ERR_B",
    "SKEW_VIOLATION_ERR_B_DINST",
    "SKEW_VIOLATION_MEM_A",
    "SKEW_VIOLATION_MEM_B",
    "SKEW_VIOLATION_PKLT_NUM_A",
    "SKEW_VIOLATION_PKLT_NUM_B",
    "SKIDMARKER",
    "SKIP_DOS_ATTACK_DROP",
    "SKIP_F_STAT_REG",
    "SKIP_GRE_VER_CHK",
    "SKIP_IG_TBL_INIT",
    "SKIP_IPV4_PROT_DROP",
    "SKIP_L_STAT_REG",
    "SKIP_MIP_NH_CHK",
    "SKIP_MIP_TYPE_CHK",
    "SKIP_PIM_NULL_CHK",
    "SKIP_PIM_TYPE_CHK",
    "SKIP_PIM_VER_CHK",
    "SKIP_SOME_STAT_REGS",
    "SKIP_TNL_FRAG",
    "SKIP_TNL_TTL",
    "SKIP_UDP_LEN_CHK",
    "SLAM_DMA_COMPLETE",
    "SLAM_EN",
    "SLAM_MEM",
    "SLDMA_MEM_TM",
    "SLICE0_DOUBLE_WIDE_KEY_SELECT",
    "SLICE0_DOUBLE_WIDE_MODE",
    "SLICE0_D_TYPE_SEL",
    "SLICE0_F0",
    "SLICE0_F1",
    "SLICE0_F2",
    "SLICE0_F3",
    "SLICE0_F4",
    "SLICE0_RANGE_CHECK_SEL",
    "SLICE0_S_TYPE_SEL",
    "SLICE10_DOUBLE_WIDE_KEY_SELECT",
    "SLICE10_DOUBLE_WIDE_MODE",
    "SLICE10_D_TYPE_SEL",
    "SLICE10_F0",
    "SLICE10_F1",
    "SLICE10_F2",
    "SLICE10_F3",
    "SLICE10_F4",
    "SLICE10_RANGE_CHECK_SEL",
    "SLICE10_S_TYPE_SEL",
    "SLICE11_10_PAIRING",
    "SLICE11_DOUBLE_WIDE_KEY_SELECT",
    "SLICE11_DOUBLE_WIDE_MODE",
    "SLICE11_D_TYPE_SEL",
    "SLICE11_F0",
    "SLICE11_F1",
    "SLICE11_F2",
    "SLICE11_F3",
    "SLICE11_F4",
    "SLICE11_RANGE_CHECK_SEL",
    "SLICE11_S_TYPE_SEL",
    "SLICE12_DOUBLE_WIDE_KEY_SELECT",
    "SLICE12_DOUBLE_WIDE_MODE",
    "SLICE12_D_TYPE_SEL",
    "SLICE12_F0",
    "SLICE12_F1",
    "SLICE12_F2",
    "SLICE12_F3",
    "SLICE12_F4",
    "SLICE12_RANGE_CHECK_SEL",
    "SLICE12_S_TYPE_SEL",
    "SLICE13_12_PAIRING",
    "SLICE13_DOUBLE_WIDE_KEY_SELECT",
    "SLICE13_DOUBLE_WIDE_MODE",
    "SLICE13_D_TYPE_SEL",
    "SLICE13_F0",
    "SLICE13_F1",
    "SLICE13_F2",
    "SLICE13_F3",
    "SLICE13_F4",
    "SLICE13_RANGE_CHECK_SEL",
    "SLICE13_S_TYPE_SEL",
    "SLICE14_DOUBLE_WIDE_KEY_SELECT",
    "SLICE14_DOUBLE_WIDE_MODE",
    "SLICE14_D_TYPE_SEL",
    "SLICE14_F0",
    "SLICE14_F1",
    "SLICE14_F2",
    "SLICE14_F3",
    "SLICE14_F4",
    "SLICE14_RANGE_CHECK_SEL",
    "SLICE14_S_TYPE_SEL",
    "SLICE15_14_PAIRING",
    "SLICE15_DOUBLE_WIDE_KEY_SELECT",
    "SLICE15_DOUBLE_WIDE_MODE",
    "SLICE15_D_TYPE_SEL",
    "SLICE15_F0",
    "SLICE15_F1",
    "SLICE15_F2",
    "SLICE15_F3",
    "SLICE15_F4",
    "SLICE15_RANGE_CHECK_SEL",
    "SLICE15_S_TYPE_SEL",
    "SLICE16_F2",
    "SLICE16_F3",
    "SLICE1_0_PAIRING",
    "SLICE1_DOUBLE_WIDE_KEY_SELECT",
    "SLICE1_DOUBLE_WIDE_MODE",
    "SLICE1_D_TYPE_SEL",
    "SLICE1_F0",
    "SLICE1_F1",
    "SLICE1_F2",
    "SLICE1_F3",
    "SLICE1_F4",
    "SLICE1_RANGE_CHECK_SEL",
    "SLICE1_S_TYPE_SEL",
    "SLICE2_DOUBLE_WIDE_KEY_SELECT",
    "SLICE2_DOUBLE_WIDE_MODE",
    "SLICE2_D_TYPE_SEL",
    "SLICE2_F0",
    "SLICE2_F1",
    "SLICE2_F2",
    "SLICE2_F3",
    "SLICE2_F4",
    "SLICE2_RANGE_CHECK_SEL",
    "SLICE2_S_TYPE_SEL",
    "SLICE3_2_PAIRING",
    "SLICE3_DOUBLE_WIDE_KEY_SELECT",
    "SLICE3_DOUBLE_WIDE_MODE",
    "SLICE3_D_TYPE_SEL",
    "SLICE3_F0",
    "SLICE3_F1",
    "SLICE3_F2",
    "SLICE3_F3",
    "SLICE3_F4",
    "SLICE3_RANGE_CHECK_SEL",
    "SLICE3_S_TYPE_SEL",
    "SLICE4_DOUBLE_WIDE_KEY_SELECT",
    "SLICE4_DOUBLE_WIDE_MODE",
    "SLICE4_D_TYPE_SEL",
    "SLICE4_F0",
    "SLICE4_F1",
    "SLICE4_F2",
    "SLICE4_F3",
    "SLICE4_F4",
    "SLICE4_RANGE_CHECK_SEL",
    "SLICE4_S_TYPE_SEL",
    "SLICE5_4_PAIRING",
    "SLICE5_DOUBLE_WIDE_KEY_SELECT",
    "SLICE5_DOUBLE_WIDE_MODE",
    "SLICE5_D_TYPE_SEL",
    "SLICE5_F0",
    "SLICE5_F1",
    "SLICE5_F2",
    "SLICE5_F3",
    "SLICE5_F4",
    "SLICE5_RANGE_CHECK_SEL",
    "SLICE5_S_TYPE_SEL",
    "SLICE6_DOUBLE_WIDE_KEY_SELECT",
    "SLICE6_DOUBLE_WIDE_MODE",
    "SLICE6_D_TYPE_SEL",
    "SLICE6_F0",
    "SLICE6_F1",
    "SLICE6_F2",
    "SLICE6_F3",
    "SLICE6_F4",
    "SLICE6_RANGE_CHECK_SEL",
    "SLICE6_S_TYPE_SEL",
    "SLICE7_6_PAIRING",
    "SLICE7_DOUBLE_WIDE_KEY_SELECT",
    "SLICE7_DOUBLE_WIDE_MODE",
    "SLICE7_D_TYPE_SEL",
    "SLICE7_F0",
    "SLICE7_F1",
    "SLICE7_F2",
    "SLICE7_F3",
    "SLICE7_F4",
    "SLICE7_RANGE_CHECK_SEL",
    "SLICE7_S_TYPE_SEL",
    "SLICE8_DOUBLE_WIDE_KEY_SELECT",
    "SLICE8_DOUBLE_WIDE_MODE",
    "SLICE8_D_TYPE_SEL",
    "SLICE8_F0",
    "SLICE8_F1",
    "SLICE8_F2",
    "SLICE8_F3",
    "SLICE8_F4",
    "SLICE8_RANGE_CHECK_SEL",
    "SLICE8_S_TYPE_SEL",
    "SLICE9_8_PAIRING",
    "SLICE9_DOUBLE_WIDE_KEY_SELECT",
    "SLICE9_DOUBLE_WIDE_MODE",
    "SLICE9_D_TYPE_SEL",
    "SLICE9_F0",
    "SLICE9_F1",
    "SLICE9_F2",
    "SLICE9_F3",
    "SLICE9_F4",
    "SLICE9_RANGE_CHECK_SEL",
    "SLICE9_S_TYPE_SEL",
    "SLICE_0_DOUBLE_WIDE_KEY_SELECT",
    "SLICE_0_DOUBLE_WIDE_MODE",
    "SLICE_0_DST_CLASS_ID_SEL",
    "SLICE_0_ENABLE",
    "SLICE_0_F2",
    "SLICE_0_F3",
    "SLICE_0_F4",
    "SLICE_0_INTERFACE_CLASS_ID_SEL",
    "SLICE_0_IPV6_KEY_MODE",
    "SLICE_0_IP_FIELD_SELECT",
    "SLICE_0_LOWER_TM",
    "SLICE_0_LOWER_TM_9_8",
    "SLICE_0_MODE",
    "SLICE_0_SRC_CLASS_ID_SEL",
    "SLICE_0_TCP_FN_SEL",
    "SLICE_0_TM",
    "SLICE_0_TM_9_8",
    "SLICE_0_TOS_FN_SEL",
    "SLICE_0_TTL_FN_SEL",
    "SLICE_0_UPPER_TM",
    "SLICE_0_UPPER_TM_9_8",
    "SLICE_0_WW",
    "SLICE_10_DST_CLASS_ID_SEL",
    "SLICE_10_ENABLE",
    "SLICE_10_F4",
    "SLICE_10_INTERFACE_CLASS_ID_SEL",
    "SLICE_10_LOWER_TM_9_8",
    "SLICE_10_MODE",
    "SLICE_10_SRC_CLASS_ID_SEL",
    "SLICE_10_TCP_FN_SEL",
    "SLICE_10_TM",
    "SLICE_10_TOS_FN_SEL",
    "SLICE_10_TTL_FN_SEL",
    "SLICE_10_UPPER_TM_9_8",
    "SLICE_11_DST_CLASS_ID_SEL",
    "SLICE_11_ENABLE",
    "SLICE_11_F4",
    "SLICE_11_INTERFACE_CLASS_ID_SEL",
    "SLICE_11_LOWER_TM_9_8",
    "SLICE_11_MODE",
    "SLICE_11_SRC_CLASS_ID_SEL",
    "SLICE_11_TCP_FN_SEL",
    "SLICE_11_TM",
    "SLICE_11_TOS_FN_SEL",
    "SLICE_11_TTL_FN_SEL",
    "SLICE_11_UPPER_TM_9_8",
    "SLICE_12_DST_CLASS_ID_SEL",
    "SLICE_12_ENABLE",
    "SLICE_12_F4",
    "SLICE_12_INTERFACE_CLASS_ID_SEL",
    "SLICE_12_LOWER_TM_9_8",
    "SLICE_12_MODE",
    "SLICE_12_SRC_CLASS_ID_SEL",
    "SLICE_12_TCP_FN_SEL",
    "SLICE_12_TM",
    "SLICE_12_TOS_FN_SEL",
    "SLICE_12_TTL_FN_SEL",
    "SLICE_12_UPPER_TM_9_8",
    "SLICE_13_DST_CLASS_ID_SEL",
    "SLICE_13_ENABLE",
    "SLICE_13_F4",
    "SLICE_13_INTERFACE_CLASS_ID_SEL",
    "SLICE_13_LOWER_TM_9_8",
    "SLICE_13_MODE",
    "SLICE_13_SRC_CLASS_ID_SEL",
    "SLICE_13_TCP_FN_SEL",
    "SLICE_13_TM",
    "SLICE_13_TOS_FN_SEL",
    "SLICE_13_TTL_FN_SEL",
    "SLICE_13_UPPER_TM_9_8",
    "SLICE_14_DST_CLASS_ID_SEL",
    "SLICE_14_ENABLE",
    "SLICE_14_F4",
    "SLICE_14_INTERFACE_CLASS_ID_SEL",
    "SLICE_14_LOWER_TM_9_8",
    "SLICE_14_MODE",
    "SLICE_14_SRC_CLASS_ID_SEL",
    "SLICE_14_TCP_FN_SEL",
    "SLICE_14_TM",
    "SLICE_14_TOS_FN_SEL",
    "SLICE_14_TTL_FN_SEL",
    "SLICE_14_UPPER_TM_9_8",
    "SLICE_15_DST_CLASS_ID_SEL",
    "SLICE_15_ENABLE",
    "SLICE_15_F4",
    "SLICE_15_INTERFACE_CLASS_ID_SEL",
    "SLICE_15_LOWER_TM_9_8",
    "SLICE_15_MODE",
    "SLICE_15_SRC_CLASS_ID_SEL",
    "SLICE_15_TCP_FN_SEL",
    "SLICE_15_TM",
    "SLICE_15_TOS_FN_SEL",
    "SLICE_15_TTL_FN_SEL",
    "SLICE_15_UPPER_TM_9_8",
    "SLICE_16_ENABLE",
    "SLICE_1_DOUBLE_WIDE_KEY_SELECT",
    "SLICE_1_DOUBLE_WIDE_MODE",
    "SLICE_1_DST_CLASS_ID_SEL",
    "SLICE_1_ENABLE",
    "SLICE_1_F2",
    "SLICE_1_F3",
    "SLICE_1_F4",
    "SLICE_1_INTERFACE_CLASS_ID_SEL",
    "SLICE_1_IPV6_KEY_MODE",
    "SLICE_1_IP_FIELD_SELECT",
    "SLICE_1_LOWER_TM",
    "SLICE_1_LOWER_TM_9_8",
    "SLICE_1_MODE",
    "SLICE_1_SRC_CLASS_ID_SEL",
    "SLICE_1_TCP_FN_SEL",
    "SLICE_1_TM",
    "SLICE_1_TM_9_8",
    "SLICE_1_TOS_FN_SEL",
    "SLICE_1_TTL_FN_SEL",
    "SLICE_1_UPPER_TM",
    "SLICE_1_UPPER_TM_9_8",
    "SLICE_1_WW",
    "SLICE_2_DOUBLE_WIDE_KEY_SELECT",
    "SLICE_2_DOUBLE_WIDE_MODE",
    "SLICE_2_DST_CLASS_ID_SEL",
    "SLICE_2_ENABLE",
    "SLICE_2_F2",
    "SLICE_2_F3",
    "SLICE_2_F4",
    "SLICE_2_INTERFACE_CLASS_ID_SEL",
    "SLICE_2_IPV6_KEY_MODE",
    "SLICE_2_IP_FIELD_SELECT",
    "SLICE_2_LOWER_TM",
    "SLICE_2_LOWER_TM_9_8",
    "SLICE_2_MODE",
    "SLICE_2_SRC_CLASS_ID_SEL",
    "SLICE_2_TCP_FN_SEL",
    "SLICE_2_TM",
    "SLICE_2_TM_9_8",
    "SLICE_2_TOS_FN_SEL",
    "SLICE_2_TTL_FN_SEL",
    "SLICE_2_UPPER_TM",
    "SLICE_2_UPPER_TM_9_8",
    "SLICE_2_WW",
    "SLICE_3_DOUBLE_WIDE_KEY_SELECT",
    "SLICE_3_DOUBLE_WIDE_MODE",
    "SLICE_3_DST_CLASS_ID_SEL",
    "SLICE_3_ENABLE",
    "SLICE_3_F2",
    "SLICE_3_F3",
    "SLICE_3_F4",
    "SLICE_3_INTERFACE_CLASS_ID_SEL",
    "SLICE_3_IPV6_KEY_MODE",
    "SLICE_3_IP_FIELD_SELECT",
    "SLICE_3_LOWER_TM",
    "SLICE_3_LOWER_TM_9_8",
    "SLICE_3_MODE",
    "SLICE_3_SRC_CLASS_ID_SEL",
    "SLICE_3_TCP_FN_SEL",
    "SLICE_3_TM",
    "SLICE_3_TM_9_8",
    "SLICE_3_TOS_FN_SEL",
    "SLICE_3_TTL_FN_SEL",
    "SLICE_3_UPPER_TM",
    "SLICE_3_UPPER_TM_9_8",
    "SLICE_3_WW",
    "SLICE_4_DST_CLASS_ID_SEL",
    "SLICE_4_ENABLE",
    "SLICE_4_F4",
    "SLICE_4_INTERFACE_CLASS_ID_SEL",
    "SLICE_4_LOWER_TM_9_8",
    "SLICE_4_MODE",
    "SLICE_4_SRC_CLASS_ID_SEL",
    "SLICE_4_TCP_FN_SEL",
    "SLICE_4_TM",
    "SLICE_4_TM_9_8",
    "SLICE_4_TOS_FN_SEL",
    "SLICE_4_TTL_FN_SEL",
    "SLICE_4_UPPER_TM_9_8",
    "SLICE_5_DST_CLASS_ID_SEL",
    "SLICE_5_ENABLE",
    "SLICE_5_F4",
    "SLICE_5_INTERFACE_CLASS_ID_SEL",
    "SLICE_5_LOWER_TM_9_8",
    "SLICE_5_MODE",
    "SLICE_5_SRC_CLASS_ID_SEL",
    "SLICE_5_TCP_FN_SEL",
    "SLICE_5_TM",
    "SLICE_5_TM_9_8",
    "SLICE_5_TOS_FN_SEL",
    "SLICE_5_TTL_FN_SEL",
    "SLICE_5_UPPER_TM_9_8",
    "SLICE_6_DST_CLASS_ID_SEL",
    "SLICE_6_ENABLE",
    "SLICE_6_F4",
    "SLICE_6_INTERFACE_CLASS_ID_SEL",
    "SLICE_6_LOWER_TM_9_8",
    "SLICE_6_MODE",
    "SLICE_6_SRC_CLASS_ID_SEL",
    "SLICE_6_TCP_FN_SEL",
    "SLICE_6_TM",
    "SLICE_6_TM_9_8",
    "SLICE_6_TOS_FN_SEL",
    "SLICE_6_TTL_FN_SEL",
    "SLICE_6_UPPER_TM_9_8",
    "SLICE_7_DST_CLASS_ID_SEL",
    "SLICE_7_ENABLE",
    "SLICE_7_F4",
    "SLICE_7_INTERFACE_CLASS_ID_SEL",
    "SLICE_7_LOWER_TM_9_8",
    "SLICE_7_MODE",
    "SLICE_7_SRC_CLASS_ID_SEL",
    "SLICE_7_TCP_FN_SEL",
    "SLICE_7_TM",
    "SLICE_7_TM_9_8",
    "SLICE_7_TOS_FN_SEL",
    "SLICE_7_TTL_FN_SEL",
    "SLICE_7_UPPER_TM_9_8",
    "SLICE_8_DST_CLASS_ID_SEL",
    "SLICE_8_ENABLE",
    "SLICE_8_F4",
    "SLICE_8_INTERFACE_CLASS_ID_SEL",
    "SLICE_8_LOWER_TM_9_8",
    "SLICE_8_MODE",
    "SLICE_8_SRC_CLASS_ID_SEL",
    "SLICE_8_TCP_FN_SEL",
    "SLICE_8_TM",
    "SLICE_8_TOS_FN_SEL",
    "SLICE_8_TTL_FN_SEL",
    "SLICE_8_UPPER_TM_9_8",
    "SLICE_9_DST_CLASS_ID_SEL",
    "SLICE_9_ENABLE",
    "SLICE_9_F4",
    "SLICE_9_INTERFACE_CLASS_ID_SEL",
    "SLICE_9_LOWER_TM_9_8",
    "SLICE_9_MODE",
    "SLICE_9_SRC_CLASS_ID_SEL",
    "SLICE_9_TCP_FN_SEL",
    "SLICE_9_TM",
    "SLICE_9_TOS_FN_SEL",
    "SLICE_9_TTL_FN_SEL",
    "SLICE_9_UPPER_TM_9_8",
    "SLICE_ENABLE_SLICE_0",
    "SLICE_ENABLE_SLICE_1",
    "SLICE_ENABLE_SLICE_2",
    "SLICE_ENABLE_SLICE_3",
    "SLICE_IDX",
    "SLICE_SELECT_BITMAP",
    "SLOPE",
    "SLOT_BITMAP",
    "SLOWDOWN_XOR",
    "SLQ_BYTE_CNT",
    "SLQ_CORRECTED_ERROR",
    "SLQ_CORRECTED_ERROR_DISINT",
    "SLQ_ENABLE_ECC",
    "SLQ_FORCE_UNCORRECTABLE_ERROR",
    "SLQ_MEM_TM",
    "SLQ_PKT_CNT",
    "SLQ_PTR",
    "SLQ_UNCORRECTED_ERROR",
    "SLQ_UNCORRECTED_ERROR_DISINT",
    "SL_BIT_OFFSET0",
    "SL_BIT_OFFSET1",
    "SL_BYTE_OFFSET0",
    "SL_BYTE_OFFSET1",
    "SL_LENGTH0",
    "SL_LENGTH1",
    "SM0_STATE",
    "SM1_STATE",
    "SM2_STATE",
    "SM3_STATE",
    "SMALL_CNTRS",
    "SMALL_ING_BUF_CELL_OBS",
    "SMALL_ING_BUF_OVERFLOW",
    "SMP",
    "SNAP",
    "SNAP_OTHER_DECODE_ENABLE",
    "SNGL_ENABLE",
    "SNGL_PKT_MODE_EN",
    "SNGL_PKT_OUT",
    "SOBMH",
    "SOE",
    "SOE_MASK",
    "SOE_VALUE",
    "SOFTRESETERROR",
    "SOFTRESETINTMASK",
    "SOFTRESETPBM",
    "SOFTRESETPORTBITMAP",
    "SOFTRESETSHUTDOWNEN",
    "SOFT_RESET",
    "SOFT_RESET_XP4",
    "SOFT_RESET_XP5",
    "SOFT_RESET_XP6",
    "SOFT_RESET_XP7",
    "SOFT_RST",
    "SOFT_RST_WRPTR",
    "SOME_RDI_DEFECT_COUNTER",
    "SOME_RDI_DEFECT_INTR",
    "SOME_RDI_DEFECT_INT_ENABLE",
    "SOME_RMEP_CCM_DEFECT_COUNTER",
    "SOME_RMEP_CCM_DEFECT_INTR",
    "SOME_RMEP_CCM_DEFECT_INT_ENABLE",
    "SOP_CELL_PTR",
    "SOP_DROP_ONLY_POLICY_EN",
    "SOP_EOP",
    "SOP_EOP_THRESHOLD",
    "SOP_ERR",
    "SOP_MISSING_ERR_CNT_A",
    "SOP_MISSING_ERR_CNT_A_DISINT",
    "SOP_MISSING_ERR_CNT_B",
    "SOP_MISSING_ERR_CNT_B_DISINT",
    "SOP_POLICY",
    "SOP_THRESHOLD",
    "SOS",
    "SOT",
    "SOT_0",
    "SOT_1",
    "SOT_2",
    "SOT_3",
    "SOT_4",
    "SOT_ADDR_A",
    "SOT_ADDR_B",
    "SOT_CNT",
    "SOT_ITAG_ACTION",
    "SOT_MASK",
    "SOT_OR_K_IDLE_LOW_BYTE",
    "SOT_OTAG_ACTION",
    "SOT_POTAG_ACTION",
    "SOT_TO_GRANT1",
    "SOT_TO_GRANT2",
    "SOT_VALUE",
    "SOT_WATCHDOG_THRESH",
    "SOURCE",
    "SOURCE_DESTINATION_SELECT",
    "SOURCE_ID",
    "SOURCE_IP_ADDR",
    "SOURCE_IP_ADDR_LWR_64",
    "SOURCE_IP_ADDR_UPR_64",
    "SOURCE_NODE",
    "SOURCE_NODE_TYPE",
    "SOURCE_PORT_NUMBER",
    "SOURCE_PORT_NUMBER_MASK",
    "SOURCE_TRUNK_MAP_INTR",
    "SOURCE_TRUNK_MAP_PARITY_ERR",
    "SOURCE_VP",
    "SOURCE_VP_TM",
    "SP0",
    "SP1",
    "SP2",
    "SP3",
    "SP4",
    "SP5",
    "SP6",
    "SP7",
    "SPACE_ALL_SBUS_OPS",
    "SPARE",
    "SPARE_MASK",
    "SPEED",
    "SPEEDUP_MODE",
    "SPEED_10",
    "SPEED_100",
    "SPEED_1000",
    "SPEED_10000",
    "SPEED_10000_CX4",
    "SPEED_12000",
    "SPEED_12500",
    "SPEED_13000",
    "SPEED_15000",
    "SPEED_16000",
    "SPEED_2500",
    "SPEED_5000",
    "SPEED_6000",
    "SPEED_SELECT",
    "SPID",
    "SPLIT_DROP_RESOLVE",
    "SPORT_EN_BIT",
    "SPP_FIFO_OVERFLOW",
    "SPP_FIFO_OVERFLOW_DISINT",
    "SPQCT",
    "SPT",
    "SPT_SHAPER_CORRECTED_ERROR",
    "SPT_SHAPER_CORRECTED_ERROR_DISINT",
    "SPT_SHAPER_ENABLE_ECC",
    "SPT_SHAPER_FORCE_UNCORRECTABLE_ERROR",
    "SPT_SHAPER_TM_ENABLE",
    "SPT_SHAPER_UNCORRECTED_ERROR",
    "SPT_SHAPER_UNCORRECTED_ERROR_DISINT",
    "SPT_WERR_CORRECTED_ERROR",
    "SPT_WERR_CORRECTED_ERROR_DISINT",
    "SPT_WERR_ENABLE_ECC",
    "SPT_WERR_FORCE_UNCORRECTABLE_ERROR",
    "SPT_WERR_TM_ENABLE",
    "SPT_WERR_UNCORRECTED_ERROR",
    "SPT_WERR_UNCORRECTED_ERROR_DISINT",
    "SP_ECC_EN",
    "SP_RESET",
    "SP_STARTCNT",
    "SP_TM",
    "SP_TREE_PORT0",
    "SP_TREE_PORT0_M0",
    "SP_TREE_PORT0_M1",
    "SP_TREE_PORT1",
    "SP_TREE_PORT10",
    "SP_TREE_PORT10_M0",
    "SP_TREE_PORT10_M1",
    "SP_TREE_PORT11",
    "SP_TREE_PORT11_M0",
    "SP_TREE_PORT11_M1",
    "SP_TREE_PORT12",
    "SP_TREE_PORT12_M0",
    "SP_TREE_PORT12_M1",
    "SP_TREE_PORT13",
    "SP_TREE_PORT13_M0",
    "SP_TREE_PORT13_M1",
    "SP_TREE_PORT14",
    "SP_TREE_PORT14_M0",
    "SP_TREE_PORT14_M1",
    "SP_TREE_PORT15",
    "SP_TREE_PORT15_M0",
    "SP_TREE_PORT15_M1",
    "SP_TREE_PORT16",
    "SP_TREE_PORT16_M0",
    "SP_TREE_PORT16_M1",
    "SP_TREE_PORT17",
    "SP_TREE_PORT17_M0",
    "SP_TREE_PORT17_M1",
    "SP_TREE_PORT18",
    "SP_TREE_PORT18_M0",
    "SP_TREE_PORT18_M1",
    "SP_TREE_PORT19",
    "SP_TREE_PORT19_M0",
    "SP_TREE_PORT19_M1",
    "SP_TREE_PORT1_M0",
    "SP_TREE_PORT1_M1",
    "SP_TREE_PORT2",
    "SP_TREE_PORT20",
    "SP_TREE_PORT20_M0",
    "SP_TREE_PORT20_M1",
    "SP_TREE_PORT21",
    "SP_TREE_PORT21_M0",
    "SP_TREE_PORT21_M1",
    "SP_TREE_PORT22",
    "SP_TREE_PORT22_M0",
    "SP_TREE_PORT22_M1",
    "SP_TREE_PORT23",
    "SP_TREE_PORT23_M0",
    "SP_TREE_PORT23_M1",
    "SP_TREE_PORT24",
    "SP_TREE_PORT24_M0",
    "SP_TREE_PORT24_M1",
    "SP_TREE_PORT25",
    "SP_TREE_PORT25_M0",
    "SP_TREE_PORT26",
    "SP_TREE_PORT26_M0",
    "SP_TREE_PORT27",
    "SP_TREE_PORT27_M0",
    "SP_TREE_PORT28",
    "SP_TREE_PORT29",
    "SP_TREE_PORT2_M0",
    "SP_TREE_PORT2_M1",
    "SP_TREE_PORT3",
    "SP_TREE_PORT30",
    "SP_TREE_PORT31",
    "SP_TREE_PORT32",
    "SP_TREE_PORT33",
    "SP_TREE_PORT34",
    "SP_TREE_PORT35",
    "SP_TREE_PORT36",
    "SP_TREE_PORT37",
    "SP_TREE_PORT38",
    "SP_TREE_PORT39",
    "SP_TREE_PORT3_M0",
    "SP_TREE_PORT3_M1",
    "SP_TREE_PORT4",
    "SP_TREE_PORT40",
    "SP_TREE_PORT41",
    "SP_TREE_PORT42",
    "SP_TREE_PORT43",
    "SP_TREE_PORT44",
    "SP_TREE_PORT45",
    "SP_TREE_PORT46",
    "SP_TREE_PORT47",
    "SP_TREE_PORT48",
    "SP_TREE_PORT49",
    "SP_TREE_PORT4_M0",
    "SP_TREE_PORT4_M1",
    "SP_TREE_PORT5",
    "SP_TREE_PORT50",
    "SP_TREE_PORT51",
    "SP_TREE_PORT52",
    "SP_TREE_PORT53",
    "SP_TREE_PORT5_M0",
    "SP_TREE_PORT5_M1",
    "SP_TREE_PORT6",
    "SP_TREE_PORT6_M0",
    "SP_TREE_PORT6_M1",
    "SP_TREE_PORT7",
    "SP_TREE_PORT7_M0",
    "SP_TREE_PORT7_M1",
    "SP_TREE_PORT8",
    "SP_TREE_PORT8_M0",
    "SP_TREE_PORT8_M1",
    "SP_TREE_PORT9",
    "SP_TREE_PORT9_M0",
    "SP_TREE_PORT9_M1",
    "SRAM_MODE",
    "SRC",
    "SRCMOD",
    "SRCMOD2IBP_MODULE1",
    "SRCMOD2IBP_MODULE1_EN",
    "SRCMOD2IBP_MODULE2",
    "SRCMOD2IBP_MODULE2_EN",
    "SRCMOD2IBP_MODULE3",
    "SRCMOD2IBP_MODULE3_EN",
    "SRCMOD_INDEX",
    "SRCPORT",
    "SRCROUTE_TOCPU",
    "SRCTRUNKMAP_TM",
    "SRCTRUNKMAP_WW",
    "SRC_CDONE",
    "SRC_CERR",
    "SRC_CONTAINER_MODE",
    "SRC_CONTAINER_OVERLAY_ENABLE",
    "SRC_DEV_FAILURE",
    "SRC_DISCARD",
    "SRC_DISCARD0",
    "SRC_DISCARD1",
    "SRC_HBIT_TM",
    "SRC_HBIT_WW",
    "SRC_HIGIG",
    "SRC_HIT",
    "SRC_IP_ADDR",
    "SRC_IP_CFG",
    "SRC_MOD",
    "SRC_MODID",
    "SRC_MODID_BLOCK_MIRROR_COPY",
    "SRC_MODID_BLOCK_MIRROR_ONLY_PKT",
    "SRC_MODID_BLOCK_TM",
    "SRC_MODID_BLOCK_WW",
    "SRC_MODID_EGRESS_BLOCK_TM",
    "SRC_MODID_EGRESS_PAR_ERR",
    "SRC_MODID_INGRESS_BLOCK_PAR_ERR",
    "SRC_PORT",
    "SRC_PORT_NUM",
    "SRC_PORT_TGID",
    "SRC_RDY",
    "SRC_REMOVAL_EN",
    "SRC_ROUTE",
    "SRC_SAL",
    "SRC_SYS_PORT_ID",
    "SRC_T",
    "SRC_TGID",
    "SRC_TGID_PORT",
    "SRC_TRUNK_PAR_ERR",
    "SRP_FWD_ACTION",
    "SRP_PKT_TO_CPU",
    "SRST",
    "SS",
    "SSR",
    "STACK_ARCH_EN",
    "STACK_MODE",
    "STAD0",
    "STAD1",
    "STAD2",
    "STAGE_NUMBER",
    "STALE_GRANT_A",
    "STALE_GRANT_A_DISINT",
    "STALE_GRANT_B",
    "STALE_GRANT_B_DISINT",
    "START",
    "STARTQUEUE",
    "START_ADDR",
    "START_ADDRESS",
    "START_BY_START_ERR",
    "START_BY_START_ERR_EN",
    "START_CFAP_INIT",
    "START_CNTRID",
    "START_FLAG",
    "START_IPV4_ID",
    "START_LAB_TEST",
    "START_PFAP_INIT",
    "START_POLLING_STATE",
    "START_SFI_SEQ",
    "STARVING_THRESH",
    "STAT",
    "STAT0_ADJUST",
    "STAT0_LENGTH0",
    "STAT0_LENGTH1",
    "STAT0_META0_SEL",
    "STAT0_META1_SEL",
    "STAT0_OFFSET0",
    "STAT0_OFFSET1",
    "STAT0_PER_FRAME_ADJ",
    "STAT0_SEGMENT",
    "STAT1_ADJUST",
    "STAT1_LENGTH0",
    "STAT1_LENGTH1",
    "STAT1_META0_SEL",
    "STAT1_META1_SEL",
    "STAT1_OFFSET0",
    "STAT1_OFFSET1",
    "STAT1_PER_FRAME_ADJ",
    "STAT1_SEGMENT",
    "STATE",
    "STATICMOVE_TOCPU",
    "STATIC_BIT",
    "STATIC_L3MC_PFM",
    "STATIC_LEARN_TIMER_CTL",
    "STATIC_MH_PFM",
    "STATION_MOVE",
    "STATSCFG_CORRECTED_ERROR",
    "STATSCFG_CORRECTED_ERROR_DISINT",
    "STATSCFG_ENABLE_ECC",
    "STATSCFG_FORCE_UNCORRECTABLE_ERROR",
    "STATSCFG_UNCORRECTED_ERROR",
    "STATSCFG_UNCORRECTED_ERROR_DISINT",
    "STATS_ACCOUNTING_MODE",
    "STATS_CFG_MEM_TM",
    "STATS_DMA_ACTIVE",
    "STATS_DMA_DONE",
    "STATS_DMA_ERROR",
    "STATS_DMA_ITER_DONE",
    "STATS_DMA_OPN_COMPLETE",
    "STATS_LABEL",
    "STATS_PAR_EN",
    "STATS_RSV_FIFO_OVERFLOW",
    "STATUS",
    "STATUS_BITMAP",
    "STATUS_DISINT",
    "STATUS_RSV",
    "STAT_DMA_ACTIVE",
    "STAT_DMA_DONE",
    "STAT_DMA_ITR_DONE",
    "STAT_DMA_OPN_CMPLT",
    "STDMA_MEM_TM",
    "STEP",
    "STEP_ADDRESS",
    "STG",
    "STG_CHECK_ENABLE",
    "STG_CPU_COS",
    "STG_L2MC_IPMC_MBIST_DONE",
    "STG_L2MC_IPMC_MBIST_EN",
    "STG_L2MC_IPMC_MBIST_GO",
    "STG_TOCPU",
    "STG_VECTOR",
    "STICKY_ERROR_CCM_DEFECT",
    "STICKY_LOCK_DET",
    "STICKY_PAUSE",
    "STICKY_RMEP_CCM_DEFECT",
    "STICKY_RMEP_INTERFACE_STATUSUP",
    "STICKY_RMEP_INTERFACE_STATUS_DEFECT",
    "STICKY_RMEP_LAST_RDI",
    "STICKY_RMEP_PORT_STATUSUP",
    "STICKY_RMEP_PORT_STATUS_DEFECT",
    "STICKY_SOME_RDI_DEFECT",
    "STICKY_SOME_RMEP_CCM_DEFECT",
    "STICKY_XCON_CCM_DEFECT",
    "STNMOVE_ON_L2SRC_DISC",
    "STOP",
    "STOP_AUTO_SCAN_ON_LCHG",
    "STOP_DK",
    "STOP_LS_ON_CHANGE",
    "STOP_LS_ON_FIRST_CHANGE",
    "STRAP_OPTIONS",
    "STRICTPRMBL",
    "STRIPCRC",
    "STRIPRXPADDING",
    "STRIP_HG_EXT",
    "STRIP_PAD_EN",
    "STS_SELECT",
    "ST_COUNT",
    "ST_MCNT",
    "ST_MODULE",
    "ST_PORT_TBL",
    "ST_SIMPLEX",
    "SUBNET_BASED_VID_ENABLE",
    "SUBNET_VLAN_CAM_BIST_DONE_STATUS",
    "SUBNET_VLAN_CAM_BIST_ENABLE_BIT",
    "SUBNET_VLAN_CAM_BIST_GO_STATUS",
    "SUBNET_VLAN_CAM_S10_STATUS",
    "SUBNET_VLAN_CAM_S2_STATUS",
    "SUBNET_VLAN_CAM_S3_STATUS",
    "SUBNET_VLAN_CAM_S5_STATUS",
    "SUBNET_VLAN_CAM_S6_STATUS",
    "SUBNET_VLAN_CAM_S8_STATUS",
    "SUBNET_VLAN_SAM_BITS",
    "SUBTRACT",
    "SUB_CMD",
    "SUB_N2NT0",
    "SUB_N2NT1",
    "SUB_N2NT10",
    "SUB_N2NT11",
    "SUB_N2NT12",
    "SUB_N2NT13",
    "SUB_N2NT14",
    "SUB_N2NT15",
    "SUB_N2NT2",
    "SUB_N2NT3",
    "SUB_N2NT4",
    "SUB_N2NT5",
    "SUB_N2NT6",
    "SUB_N2NT7",
    "SUB_N2NT8",
    "SUB_N2NT9",
    "SUB_PORT_SEL",
    "SUB_PORT_VALUE",
    "SUB_SEL",
    "SUB_SEL_NONUC",
    "SUB_SEL_UC",
    "SUB_TUNNEL_TYPE",
    "SUPER_EF",
    "SUPPRESS_COLOR_SENSITIVE_ACTIONS",
    "SUPPRESS_MEMFULL",
    "SUPPRESS_SW_ACTIONS",
    "SUPPRESS_VXLT",
    "SURPLUS_COUNT",
    "SUSPECT_FLOW_CONVERT_DISABLE",
    "SUSPECT_FLOW_INSERT_DISABLE",
    "SVCCTR_PAR_EN",
    "SVC_CTR_TM",
    "SVID",
    "SVL_ENABLE",
    "SVP",
    "SVP_DISABLE_VLAN_CHECKS_TM",
    "SVP_NETWORK_PORT",
    "SVP_PAR_ERR",
    "SVP_VALID",
    "SVP_VALID_MASK",
    "SVT_CORRECTED_ERROR",
    "SVT_CORRECTED_ERROR_DISINT",
    "SVT_ENABLE_ECC",
    "SVT_ENTRY",
    "SVT_FORCE_UNCORRECTABLE_ERROR",
    "SVT_TM",
    "SVT_UNCORRECTED_ERROR",
    "SVT_UNCORRECTED_ERROR_DISINT",
    "SW1_INVALID_VLAN",
    "SW2_EOP_BUFFER_A_PAR_ERR",
    "SW2_EOP_BUFFER_B_PAR_ERR",
    "SW2_EOP_BUFFER_C_PAR_ERR",
    "SW2_RAM_CONTROL_3_RESERVED",
    "SW2_RAM_CONTROL_4_RESERVED",
    "SW2_RAM_CONTROL_5_RESERVED",
    "SWITCH",
    "SWITCH_EN",
    "SW_BIT",
    "SW_CTRL_RXTX_AFTER_LKUP",
    "SW_MODE",
    "SW_PKT_TYPE_KEY",
    "SW_PKT_TYPE_MASK",
    "SW_RDI",
    "SW_RESET",
    "SW_RESET_OUT",
    "SYNCOK",
    "SYNC_AB_PLANES",
    "SYND0",
    "SYND1",
    "SYND2",
    "SYND3",
    "SYNDROME",
    "SYNDROME0",
    "SYNDROME1",
    "SYNDROME2",
    "SYNDROME3",
    "SYSCFG_TM",
    "SYSPORT",
    "SYSPORT_FIELD",
    "SYSPORT_MASK",
    "SYSPORT_VALUE",
    "SYSTEM_PORT",
    "SYS_CONFIG_PAR_ERR",
    "SYS_LIMIT",
    "SYS_MAC_COUNT",
    "SYS_MAC_LIMIT",
    "SYS_OVER_LIMIT_DROP",
    "SYS_OVER_LIMIT_TOCPU",
    "SYS_PORT",
    "SYS_PORT_BASE",
    "SZ",
    "S_FIELD",
    "S_FIELD_MASK",
    "S_MSM_LOST_BYTE_ALIGNMENT",
    "S_MSM_OFF",
    "S_MSM_RUN_BYTE_ALIGNMENT",
    "S_MSM_RUN_TIME_ALIGN",
    "S_RF",
    "S_RF_BITS",
    "S_TASM_EVEN_IDLE",
    "S_TASM_EVEN_SOT_EARLY",
    "S_TASM_EVEN_SOT_MISSING",
    "S_TASM_EVEN_SOT_SEARCH",
    "S_TASM_EVEN_SOT_WINDOW_CLOSED",
    "S_TASM_EVEN_SOT_WINDOW_OPEN",
    "S_TASM_EVEN_START_TS_COUNTER",
    "S_TASM_ODD_IDLE",
    "S_TASM_ODD_SOT_EARLY",
    "S_TASM_ODD_SOT_MISSING",
    "S_TASM_ODD_SOT_SEARCH",
    "S_TASM_ODD_SOT_WINDOW_CLOSED",
    "S_TASM_ODD_SOT_WINDOW_OPEN",
    "S_TASM_ODD_START_TS_COUNTER",
    "T",
    "TABLE_DMA_COMPLETE",
    "TAB_FULL",
    "TAG",
    "TAGED",
    "TAGED_BP",
    "TAG_ACTION_PROFILE_PTR",
    "TAG_AGER_EN",
    "TAG_AGER_PERIOD",
    "TAG_RTN_FIFO_OVERFLOW",
    "TAG_RTN_FIFO_OVERFLOW_DISINT",
    "TAG_RTN_FIFO_OVERFLOW_MASK",
    "TAG_RTN_FIFO_UNDERRUN",
    "TAG_RTN_FIFO_UNDERRUN_DISINT",
    "TAG_RTN_FIFO_UNDERRUN_MASK",
    "TAG_TIMEOUT_TAG",
    "TAILPOINTER",
    "TAIL_DROP_PKT_CNT",
    "TAIL_DROP_PKT_CNT_DISINT",
    "TAIL_LLA",
    "TAIL_LLA_A_CORRECTED_ERROR",
    "TAIL_LLA_A_CORRECTED_ERROR_DISINT",
    "TAIL_LLA_A_UNCORRECTED_ERROR",
    "TAIL_LLA_A_UNCORRECTED_ERROR_DISINT",
    "TAIL_LLA_B_CORRECTED_ERROR",
    "TAIL_LLA_B_CORRECTED_ERROR_DISINT",
    "TAIL_LLA_B_UNCORRECTED_ERROR",
    "TAIL_LLA_B_UNCORRECTED_ERROR_DISINT",
    "TAIL_LLA_ENABLE_ECC",
    "TAIL_LLA_FORCE_UNCORRECTABLE_ERROR",
    "TAIL_LLA_MEM_TM01",
    "TAIL_LLA_MEM_TM2",
    "TAIL_LLA_OFFSET",
    "TAL",
    "TAP_OTP_RESETB_UDR",
    "TARGET_TAB",
    "TASM_EVEN_IDLE",
    "TASM_EVEN_SOT_EARLY",
    "TASM_EVEN_SOT_MISSING",
    "TASM_EVEN_SOT_SEARCH",
    "TASM_EVEN_SOT_WINDOW_CLOSED",
    "TASM_EVEN_SOT_WINDOW_OPEN",
    "TASM_EVEN_START_TS_COUNTER",
    "TASM_ODD_IDLE",
    "TASM_ODD_SOT_EARLY",
    "TASM_ODD_SOT_MISSING",
    "TASM_ODD_SOT_SEARCH",
    "TASM_ODD_SOT_WINDOW_CLOSED",
    "TASM_ODD_SOT_WINDOW_OPEN",
    "TASM_ODD_START_TS_COUNTER",
    "TA_EVEN_ERR_CNT",
    "TA_ODD_ERR_CNT",
    "TBD0",
    "TBD1",
    "TBDMA_MEM_TM",
    "TBFRAGMCNT",
    "TC8_CMODE",
    "TCAM_MODE",
    "TCAM_OFFSET_OVRD",
    "TCAM_SEL",
    "TCAM_SRC_LATENCY",
    "TCAM_TYPE",
    "TCCD",
    "TCFID",
    "TCFID_BP",
    "TCK",
    "TCL",
    "TCP",
    "TCP_END_DETECT_ENABLE",
    "TCP_FLAGS_CHECK_ENABLE",
    "TCP_FLAGS_CTRL0_SEQ0_ENABLE",
    "TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLE",
    "TCP_FLAGS_SYN_FIN_ENABLE",
    "TCP_FLAGS_SYN_FRAG_ENABLE",
    "TCP_FLAG_MASK",
    "TCP_FLAG_MODE",
    "TCP_FRAG_CHECK_ENABLE",
    "TCP_HDR_OFFSET_EQ1_ENABLE",
    "TCP_HDR_PARTIAL_ENABLE",
    "TCP_MAX",
    "TCP_MIN",
    "TCP_SPORT_EQ_DPORT_ENABLE",
    "TCP_SRC",
    "TCRD",
    "TCRDH",
    "TCWD",
    "TC_FP_CORRECTED_ERROR",
    "TC_FP_CORRECTED_ERROR_DISINT",
    "TC_FP_ENABLE_ECC",
    "TC_FP_FIFO_FIFO_LEVEL_GT_ONE",
    "TC_FP_FIFO_RDATA_VLD",
    "TC_FP_FORCE_UNCORRECTABLE_ERROR",
    "TC_FP_MEM_TM",
    "TC_FP_RF_RADDR",
    "TC_FP_RF_WADDR",
    "TC_FP_TAGID",
    "TC_FP_UNCORRECTED_ERROR",
    "TC_FP_UNCORRECTED_ERROR_DISINT",
    "TDI",
    "TDLL",
    "TDMMODE0",
    "TDMMODE1",
    "TDM_ENABLE",
    "TDM_MODE",
    "TDM_START_CALENDAR",
    "TDM_WRAP_PTR",
    "TDO",
    "TDS_DRV",
    "TDW0",
    "TDW1",
    "TDW2",
    "TDW3",
    "TDW4",
    "TDW5",
    "TE",
    "TECN",
    "TEMP_DATA",
    "TEMP_DATA_25",
    "TEST",
    "TESTA_EN",
    "TESTA_SEL",
    "TESTDBUS_RBUS_BIT",
    "TESTD_EN",
    "TESTD_SEL",
    "TEST_BACK",
    "TEST_DATA",
    "TEST_DISABLE",
    "TEST_ENABLE",
    "TEST_MODE",
    "TEST_PAUSE",
    "TEST_PCKT_BYTE_CNT_MODE",
    "TEST_SEL",
    "TEST_SELECT",
    "TFAW",
    "TGID",
    "TGID_1",
    "TGID_HI",
    "TGID_LO",
    "TGID_PORT",
    "TGIP4",
    "TGIP4_BP",
    "TGIP6",
    "TGIP6_BP",
    "TGIPMC4",
    "TGIPMC4_BP",
    "TGIPMC6",
    "TGIPMC6_BP",
    "TG_SIZE",
    "THDO_COLOR_HYSTERESIS_EN",
    "THD_SEL",
    "THERMAL_MON_PWRDWN",
    "THERMAL_MON_RESET",
    "THEVENIN_75_SEL",
    "THREE_MPLS_LABEL",
    "THRESH",
    "THRESH0",
    "THRESH1",
    "THRESH1_EXP",
    "THRESH1_MANT",
    "THRESH2",
    "THRESH2_EXP",
    "THRESH2_MANT",
    "THRESH3",
    "THRESH3_EXP",
    "THRESH3_MANT",
    "THRESH4_EXP",
    "THRESH4_MANT",
    "THRESH5_EXP",
    "THRESH5_MANT",
    "THRESH6_EXP",
    "THRESH6_MANT",
    "THRESH7_EXP",
    "THRESH7_MANT",
    "THRESHOLD",
    "THRESHOLD0",
    "THRESHOLD1",
    "THRESHOLD2",
    "THRESHOLD3",
    "THRESHOLD_EJECT_EN",
    "THRESHOLD_ERROR",
    "THRESHOLD_ERROR_DISINT",
    "THRESH_A",
    "THRESH_B",
    "THRESH_C",
    "THROTDENOM",
    "THROTNUM",
    "THROTNUMER",
    "THROTTLE",
    "TI2RIDLE",
    "TI2WIDLE",
    "TICK",
    "TICK_CYCLES",
    "TICK_PERIOD_TOO_SMALL",
    "TICK_SEL",
    "TIME",
    "TIMEOUT",
    "TIMEOUT_COUNT",
    "TIMEOUT_VAL",
    "TIMER",
    "TIMER_ENABLE",
    "TIMESLOT",
    "TIMESTAMP",
    "TIMESTAMP_LSB",
    "TIMESTAMP_MSB",
    "TIMESYNC_ATTRIBUTES",
    "TIMESYNC_MODE",
    "TIMESYNC_TIMER",
    "TIME_CAPTURE_COMPLETE",
    "TIME_CAPTURE_MODE",
    "TIME_CODE_ENABLE",
    "TIME_STAMP_RX_EN",
    "TIME_STAMP_TX_EN",
    "TIME_STAMP_UPD_DIS",
    "TIME_SYNC_PACKET_DROP",
    "TIME_TICK",
    "TIME_VAL",
    "TINIT",
    "TIPD4",
    "TIPD4_BP",
    "TIPD6",
    "TIPD6_BP",
    "TIPMCD4",
    "TIPMCD4_BP",
    "TIPMCD6",
    "TIPMCD6_BP",
    "TL2MCD",
    "TL2MCD_BP",
    "TL2_MPLS_BP",
    "TL3_MPLS_BP",
    "TM",
    "TM0",
    "TM1",
    "TM2",
    "TM3",
    "TM4",
    "TMAX",
    "TMAXEXCEEDED0",
    "TMAXEXCEEDED1",
    "TMAXEXCEEDED2",
    "TMDS",
    "TME_ONLY",
    "TMIN",
    "TMIRR",
    "TMIRR_BP",
    "TMPLS_BP",
    "TMRD",
    "TMRDTMOD",
    "TMRSC",
    "TMS",
    "TMTUD_BP",
    "TMW0",
    "TMW1",
    "TMW2",
    "TMW3",
    "TMW4",
    "TMW5",
    "TM_0",
    "TM_1",
    "TM_2",
    "TM_3",
    "TM_CNG_MAP",
    "TM_COSPCP",
    "TM_CTR",
    "TM_DEFIP_HIT",
    "TM_DESCP",
    "TM_DSCP_TABLE",
    "TM_EGR_MASK",
    "TM_EXP",
    "TM_FLNK",
    "TM_FP_PORT_FIELD_SELECT",
    "TM_FP_UDF",
    "TM_ING_L3_NEXT_HOP",
    "TM_INITIAL_ING_L3_NEXT_HOP",
    "TM_INITIAL_L3_ECMP",
    "TM_L2MC",
    "TM_L2_ENTRY",
    "TM_L2_HIT",
    "TM_L2_USER_ENTRY",
    "TM_L2_USER_ENTRY_DATA",
    "TM_L3MC",
    "TM_L3_DEFIP",
    "TM_L3_DEFIP_DATA",
    "TM_L3_ECMP",
    "TM_L3_ENTRY",
    "TM_L3_HIT",
    "TM_L3_INTF",
    "TM_NEXT_HOP",
    "TM_PLNK",
    "TM_PRCP",
    "TM_PRI_CNG",
    "TM_PROTOCOL_DATA",
    "TM_RELEASE_FIFO",
    "TM_SRC_TRUNK",
    "TM_SUBNET_DATA",
    "TM_VLAN",
    "TM_VLAN_MAC",
    "TM_VLAN_STG",
    "TM_VLAN_SUBNET_CAM",
    "TM_VLAN_XLATE_CAM",
    "TM_VXLT_CAM",
    "TM_VXLT_DATA",
    "TM_XLATE_DATA",
    "TOCPU_TRUNCATION_SIZE",
    "TOP_BOTTOM",
    "TOQ0_CELLHDR_ERR",
    "TOQ0_CELLHDR_PAR_ERR",
    "TOQ0_CELLHDR_PAR_ERR_EN",
    "TOQ0_CELLLINK_ERR",
    "TOQ0_CELLLINK_PAR_ERR",
    "TOQ0_CELLLINK_PAR_ERR_EN",
    "TOQ0_IPMC_TBL_PAR_ERR",
    "TOQ0_IPMC_TBL_PAR_ERR_EN",
    "TOQ0_PKTHDR1_ERR",
    "TOQ0_PKTHDR1_PAR_ERR",
    "TOQ0_PKTHDR1_PAR_ERR_EN",
    "TOQ0_PKTLINK_ERR",
    "TOQ0_PKTLINK_PAR_ERR",
    "TOQ0_PKTLINK_PAR_ERR_EN",
    "TOQ0_VLAN_TBL_PAR_ERR",
    "TOQ0_VLAN_TBL_PAR_ERR_EN",
    "TOQ1_CELLHDR_ERR",
    "TOQ1_CELLHDR_PAR_ERR",
    "TOQ1_CELLHDR_PAR_ERR_EN",
    "TOQ1_CELLLINK_ERR",
    "TOQ1_CELLLINK_PAR_ERR",
    "TOQ1_CELLLINK_PAR_ERR_EN",
    "TOQ1_IPMC_TBL_PAR_ERR",
    "TOQ1_IPMC_TBL_PAR_ERR_EN",
    "TOQ1_PKTHDR1_ERR",
    "TOQ1_PKTHDR1_PAR_ERR",
    "TOQ1_PKTHDR1_PAR_ERR_EN",
    "TOQ1_PKTLINK_ERR",
    "TOQ1_PKTLINK_PAR_ERR",
    "TOQ1_PKTLINK_PAR_ERR_EN",
    "TOQ1_VLAN_TBL_PAR_ERR",
    "TOQ1_VLAN_TBL_PAR_ERR_EN",
    "TOS_FN_PAR_ERR",
    "TOS_P",
    "TOTALDYNCELLLIMIT",
    "TOTALDYNCELLRESETLIMIT",
    "TOTALDYNCELLRESETLIMITSEL",
    "TOTALDYNCELLSETLIMIT",
    "TOTALDYNCELLUSED",
    "TOTAL_BUFFER_COUNT",
    "TOTAL_BUFFER_LIMIT",
    "TOTAL_BUFFER_LIMIT_RED",
    "TOTAL_BUFFER_LIMIT_YELLOW",
    "TOTAL_MARGIN",
    "TOTAL_SHARED_COUNT",
    "TOTAL_SHARED_LIMIT",
    "TO_ES_REQUESTS",
    "TPAUSE",
    "TPID",
    "TPID_ENABLE",
    "TPID_SEL",
    "TPKTD",
    "TPKTD_BP",
    "TP_EN",
    "TR2WIDLE",
    "TRACE_CTRL",
    "TRAFFIC_COUNTER",
    "TRAFFIC_COUNTER_MODE",
    "TRANSPORT_BASED_Q_ASSIGNMENT",
    "TRAS",
    "TRC",
    "TRCDR",
    "TRCDW",
    "TREAD_ENB",
    "TREAT_ALL_PKTS_AS_TCP",
    "TREAT_PKTPRI_AS_DOT1P",
    "TREF",
    "TREX2_DEBUG_ENABLE",
    "TRFC",
    "TRIMAC_RESET",
    "TRL",
    "TRP",
    "TRRD",
    "TRST",
    "TRSTB",
    "TRTW",
    "TRUNK",
    "TRUNK0_OVER_IPMC",
    "TRUNK0_OVER_MC",
    "TRUNK0_OVER_UC",
    "TRUNK0_OVER_VID",
    "TRUNK1_OVER_IPMC",
    "TRUNK1_OVER_MC",
    "TRUNK1_OVER_UC",
    "TRUNK1_OVER_VID",
    "TRUNK2_OVER_IPMC",
    "TRUNK2_OVER_MC",
    "TRUNK2_OVER_UC",
    "TRUNK2_OVER_VID",
    "TRUNK3_OVER_IPMC",
    "TRUNK3_OVER_MC",
    "TRUNK3_OVER_UC",
    "TRUNK3_OVER_VID",
    "TRUNKEN",
    "TRUNKS128",
    "TRUNK_BITMAP",
    "TRUNK_BITMAP_HI",
    "TRUNK_BITMAP_LO",
    "TRUNK_BITMAP_M0",
    "TRUNK_BITMAP_M1",
    "TRUNK_BITMAP_PAR_ERR",
    "TRUNK_BITMAP_TM",
    "TRUNK_BITMAP_WW",
    "TRUNK_CFG_VAL",
    "TRUNK_EGRESS_MASK",
    "TRUNK_EGRESS_MASK_HI",
    "TRUNK_EGRESS_MASK_LO",
    "TRUNK_EGRESS_MASK_M0",
    "TRUNK_EGRESS_MASK_M1",
    "TRUNK_EGR_MASK_PAR_ERR",
    "TRUNK_EGR_MASK_TM",
    "TRUNK_EGR_MASK_WW",
    "TRUNK_GROUP_PAR_ERR",
    "TRUNK_GROUP_SW_TM",
    "TRUNK_GROUP_TM",
    "TRUNK_GROUP_WW",
    "TRUNK_POOL_SIZE",
    "TRUST_DOT1P_PTR",
    "TRUST_DSCP",
    "TRUST_DSCP_PTR",
    "TRUST_DSCP_V4",
    "TRUST_DSCP_V6",
    "TRUST_INCOMING_VID",
    "TRUST_OUTER_DOT1P",
    "TRUST_OUTER_DOT1P_PTR",
    "TSAMPLE",
    "TSIPL",
    "TSLLD_BP",
    "TSLOTS_IN_EPOCH_COUNTER",
    "TSLOTS_IN_PREV_EPOCH",
    "TSTAG",
    "TSTAG_MASK",
    "TSTAG_VALUE",
    "TSTGD",
    "TSTGD_BP",
    "TSTMODEEN",
    "TSTMUX",
    "TS_BURST_SIZE",
    "TS_EVENT_BLOCK_IF_IN_CTXT",
    "TS_FWD_ACTION",
    "TS_HDR_PARITY_ERR_A",
    "TS_HDR_PARITY_ERR_A_DINST",
    "TS_HDR_PARITY_ERR_B",
    "TS_HDR_PARITY_ERR_B_DINST",
    "TS_HEADER_EN",
    "TS_HOLD_MODE",
    "TS_LENGTH",
    "TS_MSG_BITMAP",
    "TS_NUM",
    "TS_PKT",
    "TS_PKT_TO_CPU",
    "TS_QS_PRI_THROTTLE_HALT_EN",
    "TS_TAG_A",
    "TS_TAG_B",
    "TS_TAG_MASK_A",
    "TS_TAG_MASK_B",
    "TS_TAG_PARITY_EN",
    "TS_TEST_CNT",
    "TS_TREX2_DEBUG_ENABLE",
    "TTL",
    "TTL_DROP_CPU_COS",
    "TTL_DROP_TOCPU",
    "TTL_FN_PAR_ERR",
    "TTL_RANGE_CHECK_ENABLE",
    "TTL_RANGE_VAL",
    "TTL_THRESH",
    "TTL_THRESHOLD",
    "TTNL",
    "TTNLE",
    "TTNLE_BP",
    "TTNL_BP",
    "TTTLD",
    "TTTLD_BP",
    "TUNNEL_CAM_BIST_DONE_STATUS",
    "TUNNEL_CAM_BIST_ENABLE_BIT",
    "TUNNEL_CAM_BIST_GO_STATUS",
    "TUNNEL_CAM_S2_STATUS",
    "TUNNEL_CAM_S3_STATUS",
    "TUNNEL_CAM_S5_STATUS",
    "TUNNEL_CAM_S6_STATUS",
    "TUNNEL_CAM_S8_STATUS",
    "TUNNEL_CLASS_ID",
    "TUNNEL_CPU_COS",
    "TUNNEL_DATA",
    "TUNNEL_DECAP_TYPE",
    "TUNNEL_ERR_TOCPU",
    "TUNNEL_ID",
    "TUNNEL_INDEX",
    "TUNNEL_IPV4_DIP_MASK",
    "TUNNEL_IPV4_SIP_MASK",
    "TUNNEL_IPV6_DIP_MASK",
    "TUNNEL_IPV6_SIP_MASK",
    "TUNNEL_LABEL",
    "TUNNEL_MASK",
    "TUNNEL_SAM_BITS",
    "TUNNEL_TOCPU",
    "TUNNEL_TPID_INDEX",
    "TUNNEL_TTL",
    "TUNNEL_TYPE",
    "TUNNEL_URPF_DEFAULTROUTECHECK",
    "TUNNEL_URPF_MODE",
    "TUNNEL_VLAN_ID",
    "TUNNEL_VRF_ID",
    "TUNNEL_VRF_OVERRIDE",
    "TVLAN",
    "TVLAND",
    "TVLAND_BP",
    "TVLAN_BP",
    "TVXLTMD",
    "TVXLTMD_BP",
    "TW2RIDLE",
    "TWL",
    "TWR",
    "TWTR",
    "TXACT",
    "TXCOSNUM",
    "TXD1G_FIFO_RSTB",
    "TXEN",
    "TXEN0",
    "TXEPORTNUM",
    "TXFIFO_ERR",
    "TXFIFO_EVEN_CORRECTED_ERROR",
    "TXFIFO_EVEN_CORRECTED_ERROR_DINST",
    "TXFIFO_EVEN_ECC_ERROR_ADDRESS",
    "TXFIFO_EVEN_ENABLE_ECC",
    "TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERROR",
    "TXFIFO_EVEN_TM",
    "TXFIFO_EVEN_UNCORRECTED_ERROR",
    "TXFIFO_EVEN_UNCORRECTED_ERROR_DINST",
    "TXFIFO_ODD_CORRECTED_ERROR",
    "TXFIFO_ODD_CORRECTED_ERROR_DINST",
    "TXFIFO_ODD_ECC_ERROR_ADDRESS",
    "TXFIFO_ODD_ENABLE_ECC",
    "TXFIFO_ODD_FORCE_UNCORRECTABLE_ERROR",
    "TXFIFO_ODD_TM",
    "TXFIFO_ODD_UNCORRECTED_ERROR",
    "TXFIFO_ODD_UNCORRECTED_ERROR_DINST",
    "TXFIFO_OVERRUN",
    "TXFIFO_RESET",
    "TXFIFO_RSTL",
    "TXFIFO_UNDERRUN",
    "TXIPORTNUM",
    "TXLANESWAP",
    "TXLLFCMSGCNT_STATS",
    "TXPKTCOUNT",
    "TXPKTCOUNT_EN",
    "TXPKTCOUNT_SEL",
    "TXPLL_LOCK",
    "TXPORTNUM",
    "TXPR",
    "TXRESET",
    "TX_ADDR_INS",
    "TX_BYTE_SWAP",
    "TX_CRC_CORUPT_EN",
    "TX_CRC_PROGRAM",
    "TX_DLL90_LOCKED",
    "TX_DLLDSKW_LOCKED",
    "TX_DMA_ABORT_NEEDS_CLEANUP",
    "TX_EARLY_SOT_ERROR",
    "TX_EARLY_SOT_ERROR_DISINT",
    "TX_ENA",
    "TX_ENABLE",
    "TX_FATAL_ERROR_STATE",
    "TX_FATAL_ERROR_STATE_EN",
    "TX_FIFO_AFULL_THRESH",
    "TX_FIFO_ERROR",
    "TX_FIFO_EVEN_AFULL_THRESH_REACHED",
    "TX_FIFO_EVEN_OVERFLOW",
    "TX_FIFO_EVEN_UNDERRUN",
    "TX_FIFO_MEM",
    "TX_FIFO_MEM0_TM",
    "TX_FIFO_MEM1_TM",
    "TX_FIFO_MEM_ECC_EN",
    "TX_FIFO_MEM_ERR",
    "TX_FIFO_ODD_AFULL_THRESH_REACHED",
    "TX_FIFO_ODD_OVERFLOW",
    "TX_FIFO_ODD_UNDERRUN",
    "TX_FIFO_RESET",
    "TX_FIFO_UNDERRUN_CHK_EN",
    "TX_HEC_ERR_CNT",
    "TX_HG_RMOD0",
    "TX_HG_RMOD1",
    "TX_HG_RMOD2",
    "TX_HG_RMOD3",
    "TX_IPG_LENGTH",
    "TX_LAUNCH_EN",
    "TX_MIB_COUNTER_MEM0_TM",
    "TX_MIB_COUNTER_MEM1_TM",
    "TX_PAU",
    "TX_PAUSE_BIT_POS",
    "TX_PAUSE_CAPABILITY",
    "TX_PAUSE_OVERRIDE_CONTROL",
    "TX_PAUSE_STATUS_CHANGE",
    "TX_PAUSE_STAT_MOD",
    "TX_PLL_LOCK",
    "TX_PWRDWN",
    "TX_STATUS",
    "TX_STATUS_DISINT",
    "TX_TEST_CNT",
    "TX_THROTTLE0",
    "TX_THROTTLE1",
    "TX_TREX2_DEBUG_ENABLE",
    "TX_TS_DATA",
    "TX_TS_FIFO_EMPTY",
    "TX_TS_FIFO_FULL",
    "TYP",
    "TYPE",
    "TYPE0",
    "TYPE1",
    "TYPE10",
    "TYPE11",
    "TYPE12",
    "TYPE13",
    "TYPE14",
    "TYPE15",
    "TYPE2",
    "TYPE3",
    "TYPE4",
    "TYPE5",
    "TYPE6",
    "TYPE7",
    "TYPE8",
    "TYPE9",
    "TYPELOOKUP_CORRECTED_ERROR",
    "TYPELOOKUP_CORRECTED_ERROR_DISINT",
    "TYPELOOKUP_ECC_ERROR_ADDRESS",
    "TYPELOOKUP_ENABLE_ECC",
    "TYPELOOKUP_FORCE_UNCORRECTABLE_ERROR",
    "TYPELOOKUP_UNCORRECTED_ERROR",
    "TYPELOOKUP_UNCORRECTED_ERROR_DISINT",
    "TYPE_MEM_TM",
    "TZQ",
    "T_1",
    "UCBITMAP",
    "UC_COUNTER",
    "UC_THRESH_HI",
    "UC_THRESH_LO",
    "UC_TRUNK_HASH_USE_SRC_PORT",
    "UDF1_ADD_GRE_OPTIONS0",
    "UDF1_ADD_GRE_OPTIONS1",
    "UDF1_ADD_GRE_OPTIONS2",
    "UDF1_ADD_GRE_OPTIONS3",
    "UDF1_ADD_IPV4_OPTIONS0",
    "UDF1_ADD_IPV4_OPTIONS1",
    "UDF1_ADD_IPV4_OPTIONS2",
    "UDF1_ADD_IPV4_OPTIONS3",
    "UDF1_BASE_OFFSET_0",
    "UDF1_BASE_OFFSET_1",
    "UDF1_BASE_OFFSET_2",
    "UDF1_BASE_OFFSET_3",
    "UDF1_OFFSET0",
    "UDF1_OFFSET1",
    "UDF1_OFFSET2",
    "UDF1_OFFSET3",
    "UDF2_ADD_GRE_OPTIONS0",
    "UDF2_ADD_GRE_OPTIONS1",
    "UDF2_ADD_GRE_OPTIONS2",
    "UDF2_ADD_GRE_OPTIONS3",
    "UDF2_ADD_IPV4_OPTIONS0",
    "UDF2_ADD_IPV4_OPTIONS1",
    "UDF2_ADD_IPV4_OPTIONS2",
    "UDF2_ADD_IPV4_OPTIONS3",
    "UDF2_BASE_OFFSET_0",
    "UDF2_BASE_OFFSET_1",
    "UDF2_BASE_OFFSET_2",
    "UDF2_BASE_OFFSET_3",
    "UDF2_OFFSET0",
    "UDF2_OFFSET1",
    "UDF2_OFFSET2",
    "UDF2_OFFSET3",
    "UDP",
    "UDP_DST_PORT",
    "UDP_MAX",
    "UDP_MIN",
    "UDP_SPORT_EQ_DPORT_ENABLE",
    "UDP_SRC",
    "UDP_SRC_PORT",
    "UDP_TUNNEL",
    "UDP_TUNNEL_TYPE",
    "UDP_TUN_SP",
    "UG",
    "UHSM_CFG",
    "UIPMC_TOCPU",
    "UMAN_EP_FLSH_WAIT_CNTR",
    "UMAN_IP_FLSH_WAIT_CNTR",
    "UMAN_LINKUP_DLY_CNTR",
    "UMC_IDX",
    "UMC_INDEX",
    "UMC_TOCPU",
    "UNDERFLOW_FIFO_NUM",
    "UNDERFLOW_HAPPENED",
    "UNIFORM_HG_TRUNK_DIST_ENABLE",
    "UNIFORM_TRUNK_DIST_ENABLE",
    "UNKNOWN_HGI_BITMAP_PAR_ERR",
    "UNKNOWN_HGI_BITMAP_TM",
    "UNKNOWN_HGI_BMAP",
    "UNKNOWN_IPMC_ENABLE",
    "UNKNOWN_IPMC_METER_INDEX",
    "UNKNOWN_IPV4_MC_TOCPU",
    "UNKNOWN_IPV6_MC_TOCPU",
    "UNKNOWN_L2MC_ENABLE",
    "UNKNOWN_L2MC_METER_INDEX",
    "UNKNOWN_MCAST_BLOCK_MASK_PAR_ERR",
    "UNKNOWN_MCAST_BLOCK_MASK_TM",
    "UNKNOWN_MCAST_MASK_SEL",
    "UNKNOWN_OPCODE_BITMAP",
    "UNKNOWN_OPCODE_ENABLE",
    "UNKNOWN_PPD_FIELD_BITMAP_A",
    "UNKNOWN_PPD_FIELD_BITMAP_B",
    "UNKNOWN_TUNNEL_IPMC_DROP",
    "UNKNOWN_UCAST_BLOCK_MASK_PAR_ERR",
    "UNKNOWN_UCAST_BLOCK_MASK_TM",
    "UNKNOWN_UCAST_MASK_SEL",
    "UNMANAGED_MODE",
    "UNMAPPED_ERROR",
    "UNMAPPED_ERROR_DISINT",
    "UNMOD_PKT_VALID",
    "UNRESOLVEDL3SRC_TOCPU",
    "UNTAG",
    "UNTAG_ALL_RCV_EN",
    "UNTAG_EN",
    "UNTAG_PAYLOAD",
    "UNTAG_PKT",
    "UNTAG_VLAN",
    "UNUSED",
    "UNUSED1",
    "UNUSED2",
    "UNUSED_0",
    "UNUSED_16",
    "UNUSED_18",
    "UNUSED_20",
    "UNUSED_22",
    "UNUSED_23",
    "UNUSED_31_28",
    "UNUSED_47_17",
    "UNUSED_IVID",
    "UNUSED_MODE",
    "UPDATE",
    "UPDATE_DSCP",
    "UPDATE_HG_FABRIC_SRC_FOR_L2",
    "UPDATE_HG_FABRIC_SRC_FOR_L3",
    "UPDATE_IP",
    "UPDATE_PW_INIT_COUNTERS",
    "UPDATE_VLAN_PRI_CFI",
    "UPD_TS",
    "UPK_PE",
    "UPK_PE_CLR",
    "UPK_PE_EN",
    "UPLINK",
    "UPLINK_PORT_BLOCK_MASK",
    "UPLINK_SELECT",
    "UPPER_BOUNDS",
    "UPPER_LIMIT",
    "UPR_S_RF_BITS",
    "URPF",
    "URPF_COUNT",
    "URPF_DEFAULTROUTECHECK",
    "URPF_MISS_TOCPU",
    "URPF_MODE",
    "USE",
    "USE_468_FROM_PLL468",
    "USE_CRC",
    "USE_DEFAULT_DP",
    "USE_DEFAULT_ECN",
    "USE_DEFAULT_INDEX",
    "USE_DEST_PORT",
    "USE_EPC_LINK_BMP",
    "USE_EXP",
    "USE_FLOW_METER_IDX",
    "USE_GRANT_SCENARIO_FOR_BOUNDARY",
    "USE_IGR_PAUSE_FRAME_DET",
    "USE_INCOMING_DOT1P",
    "USE_INNER_PRI",
    "USE_IP_LENGTH",
    "USE_IVID_AS_OVID",
    "USE_LEARN_VID",
    "USE_LEN_ADJ_IDX",
    "USE_MH_INTERNAL_PRI",
    "USE_MH_PKT_PRI",
    "USE_MH_PRIORITY",
    "USE_MH_VID",
    "USE_OLD_LIMIT_COUNTED",
    "USE_OLD_REMOTE",
    "USE_OUTER_HDR_DSCP",
    "USE_OUTER_HDR_TTL",
    "USE_PORT_TABLE_GROUP_ID",
    "USE_PPD3_DROP_ENABLE",
    "USE_PPD3_DSCP_ENABLE",
    "USE_PPD3_PKT_PRI_ENABLE",
    "USE_PPD_SOURCE",
    "USE_QM_FOR_COS_SEL",
    "USE_QM_FOR_MH_PRI",
    "USE_SC_FOR_COS_SEL",
    "USE_SC_FOR_MH_PRI",
    "USE_TAGGED_HEADER",
    "USE_TCP_UDP_PORTS",
    "USE_TUNNEL_DSCP",
    "USE_TUNNEL_PHB",
    "USE_UPPER",
    "USE_VFP_CLASS_ID",
    "USE_VFP_CLASS_ID_H",
    "USE_VFP_CLASS_ID_L",
    "USE_VFP_VRF_ID",
    "USE_VINTF_CTR_IDX",
    "UT_BITMAP",
    "UT_BITMAP_HI",
    "UT_BITMAP_LO",
    "UT_BITMAP_M0",
    "UT_BITMAP_M1",
    "UT_ITAG_ACTION",
    "UT_OTAG_ACTION",
    "UT_PORT_BITMAP",
    "UT_PORT_BITMAP_HI",
    "UT_PORT_BITMAP_LO",
    "UUCAST_TOCPU",
    "UUC_IDX",
    "UUC_INDEX",
    "UVLAN_TOCPU",
    "V",
    "V0",
    "V1",
    "V2",
    "V3",
    "V4DSTMISS_TOCPU",
    "V4IPMC_ENABLE",
    "V4IPMC_L2_ENABLE",
    "V4L3DSTMISS_TOCPU",
    "V4L3ERR_TOCPU",
    "V4L3_ENABLE",
    "V4_BOUNDARY",
    "V4_ENABLE",
    "V6",
    "V6DSTMISS_TOCPU",
    "V6IPMC_ENABLE",
    "V6IPMC_L2_ENABLE",
    "V6L3DSTMISS_TOCPU",
    "V6L3ERR_TOCPU",
    "V6L3_ENABLE",
    "V6_0",
    "V6_1",
    "V6_2",
    "V6_3",
    "V6_BOUNDARY",
    "V6_ENABLE",
    "VALID",
    "VALID0",
    "VALID1",
    "VALIDMASK",
    "VALID_0",
    "VALID_1",
    "VALID_10",
    "VALID_11",
    "VALID_12",
    "VALID_13",
    "VALID_14",
    "VALID_15",
    "VALID_2",
    "VALID_3",
    "VALID_4",
    "VALID_5",
    "VALID_6",
    "VALID_7",
    "VALID_8",
    "VALID_9",
    "VALID_BIT",
    "VALID_DEQ_PLANE_A_CNT",
    "VALID_DEQ_PLANE_B_CNT",
    "VALID_RANGE_BITMAP",
    "VALUE",
    "VALUE0",
    "VALUE1",
    "VALUE10",
    "VALUE11",
    "VALUE12",
    "VALUE13",
    "VALUE14",
    "VALUE15",
    "VALUE2",
    "VALUE3",
    "VALUE4",
    "VALUE5",
    "VALUE6",
    "VALUE7",
    "VALUE8",
    "VALUE9",
    "VBM",
    "VCDL_RX_BYPASS",
    "VCDL_RX_OFFSET",
    "VCDL_TX_BYPASS",
    "VCDL_TX_OFFSET",
    "VCLABEL",
    "VCLABELMISS_TOCPU",
    "VCO_RNG",
    "VC_AND_SWAP_INDEX",
    "VC_EN",
    "VC_LABEL",
    "VC_LABEL_VALID",
    "VER",
    "VFI",
    "VFI_1_INTR",
    "VFI_1_PAR_INTR",
    "VFI_1_TM",
    "VFI_GROUP",
    "VFI_ID",
    "VFI_INTR",
    "VFI_PAR_ERR",
    "VFI_SHADOW",
    "VFI_TM",
    "VFI_VALID",
    "VFP",
    "VFPDR",
    "VFP_CLASS_ID",
    "VFP_CLASS_ID_H",
    "VFP_CLASS_ID_L",
    "VFP_ENABLE",
    "VFP_MATCHED_RULE",
    "VFP_POLICY_PAR_ERR",
    "VFP_POLICY_TABLE_INTR",
    "VFP_PORT_GROUP_ID",
    "VFP_PRI_ACTION_FB2_MODE",
    "VFP_VRF_ID",
    "VFP_VRF_ID_UNSED",
    "VID",
    "VIDBITMAP",
    "VID_OR_PORT",
    "VINTFCTR_PAR_EN",
    "VINTF_CTR_IDX",
    "VINTF_CTR_TM",
    "VIRTUAL_PORT_EN",
    "VIRTUAL_PORT_LEARNING_CLASS",
    "VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER",
    "VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0",
    "VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1",
    "VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2",
    "VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP",
    "VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0",
    "VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1",
    "VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2",
    "VLAN",
    "VLAN:CLASS_ID",
    "VLAN:CPU",
    "VLAN:DESTINATION",
    "VLAN:DESTINATION_1",
    "VLAN:DEST_TYPE",
    "VLAN:DST_DISCARD",
    "VLAN:DUMMY_INDEX",
    "VLAN:EH_QUEUE_TAG",
    "VLAN:EH_TAG_TYPE",
    "VLAN:EH_TM",
    "VLAN:IVID",
    "VLAN:L3",
    "VLAN:LIMIT_COUNTED",
    "VLAN:MAC_BLOCK_INDEX",
    "VLAN:MIRROR",
    "VLAN:MIRROR0",
    "VLAN:MIRROR1",
    "VLAN:MODULE_ID",
    "VLAN:MODULE_ID_1",
    "VLAN:OVID",
    "VLAN:PENDING",
    "VLAN:PORT_NUM",
    "VLAN:PORT_NUM_1",
    "VLAN:PRI",
    "VLAN:REMOTE",
    "VLAN:REMOTE_TRUNK",
    "VLAN:REMOTE_TRUNK_1",
    "VLAN:RPE",
    "VLAN:SCP",
    "VLAN:SRC_DISCARD",
    "VLAN:STATIC_BIT",
    "VLAN:T",
    "VLAN:TGID",
    "VLAN:TGID_1",
    "VLAN:T_1",
    "VLAN:VPG",
    "VLAN:VPG_1",
    "VLAN:VPG_TYPE",
    "VLAN:VPG_TYPE_1",
    "VLANDR",
    "VLANID",
    "VLAN_ASSIGN_POLICY",
    "VLAN_BLOCK_EN",
    "VLAN_CC_OR_PBT",
    "VLAN_CFI",
    "VLAN_CHECK_EN",
    "VLAN_CLASS_ID",
    "VLAN_COS",
    "VLAN_COS_MAP_PAR_ERR",
    "VLAN_COS_MAP_TM",
    "VLAN_COS_MAP_WW",
    "VLAN_CPU_COS",
    "VLAN_FWD_STATE",
    "VLAN_FWD_STATE0",
    "VLAN_FWD_STATE1",
    "VLAN_FWD_STATE2",
    "VLAN_FWD_STATE3",
    "VLAN_FWD_STATE4",
    "VLAN_FWD_STATE5",
    "VLAN_FWD_STATE6",
    "VLAN_FWD_STATE7",
    "VLAN_GROUP_BITMAP",
    "VLAN_ID",
    "VLAN_ID_0",
    "VLAN_ID_1",
    "VLAN_ID_2",
    "VLAN_ID_3",
    "VLAN_ID_BIT12",
    "VLAN_ID_MASK",
    "VLAN_ID_SHADOW",
    "VLAN_ID_UNUSED_0",
    "VLAN_ID_UNUSED_1",
    "VLAN_INTR",
    "VLAN_MAC_OR_XLATE_INTR",
    "VLAN_MATCH",
    "VLAN_MAX0",
    "VLAN_MAX1",
    "VLAN_MAX2",
    "VLAN_MAX3",
    "VLAN_MAX4",
    "VLAN_MAX5",
    "VLAN_MAX_0",
    "VLAN_MAX_1",
    "VLAN_MAX_2",
    "VLAN_MAX_3",
    "VLAN_MAX_4",
    "VLAN_MAX_5",
    "VLAN_MAX_6",
    "VLAN_MAX_7",
    "VLAN_MEMBER_TM",
    "VLAN_MEMBER_WW",
    "VLAN_MIN0",
    "VLAN_MIN1",
    "VLAN_MIN2",
    "VLAN_MIN3",
    "VLAN_MIN4",
    "VLAN_MIN5",
    "VLAN_MIN_0",
    "VLAN_MIN_1",
    "VLAN_MIN_2",
    "VLAN_MIN_3",
    "VLAN_MIN_4",
    "VLAN_MIN_5",
    "VLAN_MIN_6",
    "VLAN_MIN_7",
    "VLAN_MPLS_INTR",
    "VLAN_MPLS_TM",
    "VLAN_OR_VFI_MAC_COUNT_INTR",
    "VLAN_OR_VFI_MAC_COUNT_TM",
    "VLAN_OR_VFI_MAC_LIMIT_INTR",
    "VLAN_OR_VFI_MAC_LIMIT_TM",
    "VLAN_OVERLAY_ENABLE",
    "VLAN_PAD",
    "VLAN_PARITY_ERR",
    "VLAN_PAR_ERR",
    "VLAN_PRECEDENCE",
    "VLAN_PRI",
    "VLAN_PROFILE_2_PAR_ERR",
    "VLAN_PROFILE_2_TM",
    "VLAN_PROFILE_PTR",
    "VLAN_PROTOCOL_DATA_INDEX",
    "VLAN_PROTOCOL_DATA_PARITY_ERR",
    "VLAN_PROT_PAR_ERR",
    "VLAN_RANGE_IDX",
    "VLAN_RANGE_INDEX",
    "VLAN_RANGE_PAR_ERR",
    "VLAN_RANGE_TM",
    "VLAN_STG_INTR",
    "VLAN_STG_PARITY_ERR",
    "VLAN_STG_TM",
    "VLAN_STG_WW",
    "VLAN_SUBNET_DATA_PARITY_ERR",
    "VLAN_SUBNET_PAR_ERR",
    "VLAN_TABLE_INTR",
    "VLAN_TAG_CONTROL",
    "VLAN_TM",
    "VLAN_TOCPU",
    "VLAN_VALIDATION_PTR",
    "VLAN_XLATE_INTR",
    "VLAN_XLATE_TM",
    "VLAN_XLATE_WW",
    "VLD",
    "VLID",
    "VLPAD",
    "VOQARRIVALS_A_CORRECTED_ERROR",
    "VOQARRIVALS_A_CORRECTED_ERROR_DISINT",
    "VOQARRIVALS_A_UNCORRECTED_ERROR",
    "VOQARRIVALS_A_UNCORRECTED_ERROR_DISINT",
    "VOQARRIVALS_B_CORRECTED_ERROR",
    "VOQARRIVALS_B_CORRECTED_ERROR_DISINT",
    "VOQARRIVALS_B_UNCORRECTED_ERROR",
    "VOQARRIVALS_B_UNCORRECTED_ERROR_DISINT",
    "VOQARRIVALS_ENABLE_ECC",
    "VOQARRIVALS_FORCE_UNCORRECTABLE_ERROR",
    "VOQARRIVALS_MEM_TM",
    "VOQCONFIG_CORRECTED_ERROR",
    "VOQCONFIG_CORRECTED_ERROR_DISINT",
    "VOQCONFIG_ENABLE_ECC",
    "VOQCONFIG_FORCE_UNCORRECTABLE_ERROR",
    "VOQCONFIG_MEM_TM",
    "VOQCONFIG_UNCORRECTED_ERROR",
    "VOQCONFIG_UNCORRECTED_ERROR_DISINT",
    "VOQ_ARRIVAL_SATURATION",
    "VOQ_ARRIVAL_SATURATION_DISINT",
    "VOQ_PDROPMAX0",
    "VOQ_PDROPMAX1",
    "VOQ_PDROPMAX2",
    "VOQ_PDROPMAX3",
    "VOQ_THRESHOLD",
    "VPG",
    "VPG_1",
    "VPG_TYPE",
    "VPG_TYPE_1",
    "VPLSINDEX",
    "VPLSINDEXTYPE",
    "VPLS_BITMAP_M0",
    "VPLS_BITMAP_M1",
    "VPLS_TABLE_ERR",
    "VPTAG",
    "VP_0",
    "VP_1",
    "VRF",
    "VRF_HI",
    "VRF_ID",
    "VRF_ID_0",
    "VRF_ID_1",
    "VRF_ID_2",
    "VRF_ID_3",
    "VRF_ID_MASK",
    "VRF_ID_MASK0",
    "VRF_ID_MASK1",
    "VRF_INTR",
    "VRF_LO",
    "VRF_OVERLAY_MODE",
    "VRF_PORT_ENABLE",
    "VRF_TM",
    "VRF_VFI",
    "VTH_CTRL",
    "VT_ENABLE",
    "VT_KEY_TYPE",
    "VT_KEY_TYPE_2",
    "VT_KEY_TYPE_2_USE_GLP",
    "VT_KEY_TYPE_USE_GLP",
    "VT_MISS_DROP",
    "VT_MISS_UNTAG",
    "VT_MISS_UT_DROP",
    "VT_PORT_GROUP_ID",
    "VT_SYS_PORT_OVERRIDE",
    "VXLT_CPU_COS",
    "VXLT_MISS",
    "VXLT_PAR_ERR",
    "VXLT_TOCPU",
    "W2R_NOPS",
    "WAIT_FOR_5_EP_CELLS",
    "WAMU_ERR_EN",
    "WAMU_PAR_ERR",
    "WAN_MODE",
    "WATCHDOG_FREQ_DIS",
    "WB_CONGEST_THRESHOLD",
    "WB_FULL_THRESHOLD",
    "WB_OVERFLOW",
    "WB_OVERFLOW_DISINT",
    "WCD_DA_MISS",
    "WCD_SA_MISS",
    "WD72_IP",
    "WDAT36_RMW",
    "WDMF",
    "WDMR",
    "WDOEBF",
    "WDOEBR",
    "WDRR_CREDIT",
    "WDRR_RESIDUE",
    "WDRR_RESIDUE_SIGN",
    "WEIGHT",
    "WEIGHT_COUNT",
    "WEIGHT_RECIP",
    "WFIFO_CTL_CORRECTED_ERROR",
    "WFIFO_CTL_CORRECTED_ERROR_DISINT",
    "WFIFO_CTL_ENABLE_ECC",
    "WFIFO_CTL_ERROR_ADDRESS",
    "WFIFO_CTL_FORCE_UNCORRECTABLE_ERROR",
    "WFIFO_CTL_TM",
    "WFIFO_CTL_UNCORRECTED_ERROR",
    "WFIFO_CTL_UNCORRECTED_ERROR_DISINT",
    "WFIFO_DATA0_LSB_TM",
    "WFIFO_DATA0_MSB_TM",
    "WFIFO_DATA1_LSB_TM",
    "WFIFO_DATA1_MSB_TM",
    "WFQ_PRIOS_MAX_BW_MASK",
    "WFQ_PRIOS_MIN_BW_MASK",
    "WFQ_SP_MASK",
    "WGT",
    "WLAN",
    "WLAN:CAPWAP_WLAN_MC_BITMAP",
    "WLAN:DVP",
    "WLAN:INTF_NUM",
    "WLAN:MAC_ADDRESS",
    "WLAN:RESERVED",
    "WLAN:VINTF_CTR_IDX",
    "WLAN_DOT1X_DROP",
    "WLAN_MAC:DOT1X_STATE",
    "WLAN_MAC:MAC_ADDR",
    "WLAN_MAC:RESERVED_0",
    "WLAN_MAC:RIC",
    "WLAN_MAC:RIC_HA_VP",
    "WLAN_MAC:RIC_WTP_VP",
    "WLAN_MAC:ROC",
    "WLAN_MOVE_CPU_COS",
    "WLAN_MOVE_DROP",
    "WLAN_MOVE_TOCPU",
    "WLAN_ROAM_ERROR",
    "WLAN_ROAM_ERROR_DROP",
    "WLAN_SVP:BSSID",
    "WLAN_SVP:DATA",
    "WLAN_SVP:EXP_TUNNEL_ID",
    "WLAN_SVP:KEY",
    "WLAN_SVP:RESERVED",
    "WLAN_SVP:RID",
    "WLAN_SVP:SVP",
    "WLAN_SVP:TUNNEL_ID",
    "WLAN_SVP_MISS_CPU_COS",
    "WLAN_SVP_MISS_TOCPU",
    "WLAN_SVP_PAR_ERR",
    "WLAN_TM",
    "WM72_IP",
    "WORD0",
    "WORD1",
    "WORD2",
    "WORD3",
    "WORD_AVAIL",
    "WP",
    "WPTR",
    "WRAP_EN",
    "WRDATAQ_EMPTY",
    "WRDATAQ_FULL",
    "WRDATAQ_POP_ERROR",
    "WRDATAQ_POP_STATE_0",
    "WRDATAQ_POP_STATE_1",
    "WRDATAQ_POP_STATE_2",
    "WRDATAQ_POP_STATE_3",
    "WRDATAQ_PUSH_ERROR",
    "WRDATAQ_READ_FLAGS",
    "WRDATAQ_READ_PTR",
    "WRDATAQ_WRITE_FLAGS",
    "WRDATAQ_WRITE_PTR",
    "WRDM72_INST_OPC",
    "WREDCURVE_CORRECTED_ERROR",
    "WREDCURVE_CORRECTED_ERROR_DISINT",
    "WREDCURVE_ENABLE_ECC",
    "WREDCURVE_FORCE_UNCORRECTABLE_ERROR",
    "WREDCURVE_MEM_TM",
    "WREDCURVE_UNCORRECTED_ERROR",
    "WREDCURVE_UNCORRECTED_ERROR_DISINT",
    "WREDSTATE_CORRECTED_ERROR",
    "WREDSTATE_CORRECTED_ERROR_DISINT",
    "WREDSTATE_ENABLE_ECC",
    "WREDSTATE_FORCE_UNCORRECTABLE_ERROR",
    "WREDSTATE_MEM_TM01",
    "WREDSTATE_MEM_TM2",
    "WREDSTATE_UNCORRECTED_ERROR",
    "WREDSTATE_UNCORRECTED_ERROR_DISINT",
    "WRED_AVG_QSIZE",
    "WRED_ENABLE",
    "WRED_PAR_ERR",
    "WRED_PAR_ERR_EN",
    "WRITE1CLR_DATA",
    "WRITE_FIFO_EMPTY",
    "WRITE_FIFO_FULL",
    "WRITE_FIFO_POP_ERROR",
    "WRITE_FIFO_PUSH_ERROR",
    "WRITE_PTRS",
    "WRITE_TO_READ_DELAY",
    "WRPTR",
    "WRPTRWRAP",
    "WRP_BUSY",
    "WRP_CONTINUE_TO_FAIL",
    "WRP_DATA_READY",
    "WRP_DOUT",
    "WRP_ERROR",
    "WRP_FAIL",
    "WRP_PBYP",
    "WRP_PCOUNT",
    "WRP_PROG_SEL",
    "WRP_SADBYP",
    "WRP_TIME_MARGIN",
    "WRP_VSEL",
    "WRRD_EQ_FLAG",
    "WRRD_FIFO_EQ_RST",
    "WR_BRST_EN",
    "WR_DATA",
    "WR_DATA_OR_REPL_DEL_BM",
    "WR_PKLT_SFI_NUM",
    "WR_PKLT_SFI_NUM_0",
    "WR_PKLT_SFI_NUM_1",
    "WR_PKLT_SFI_NUM_2",
    "WR_PKLT_SFI_NUM_3",
    "WR_PKLT_SFI_NUM_4",
    "WR_PTR",
    "WTIME",
    "WW",
    "WW_CNG_MAP",
    "WW_DSCP_TABLE",
    "WW_EGR_MASK",
    "WW_FP_UDF",
    "WW_L2MC",
    "WW_L2_ENTRY",
    "WW_L2_HIT",
    "WW_L2_USER_ENTRY_DATA",
    "WW_PRI_CNG",
    "WW_PROTOCOL_DATA",
    "WW_VLAN",
    "WW_VLAN_STG",
    "XAUI1_LANE_MODE",
    "XAUI_1000BASEX_MODE",
    "XCONFIG",
    "XCONFIG_LOCAL_ACTIVE_VALUE",
    "XCONFIG_LOCAL_NULL_VALUE",
    "XCONFIG_MASK",
    "XCONFIG_VALUE",
    "XCON_CCM_DEFECT_INTR",
    "XCON_CCM_DEFECT_INT_ENABLE",
    "XCON_CCM_DEFECT_RECEIVE_CCM",
    "XCON_CCM_DEFECT_TIMESTAMP",
    "XGPLL_BYPASS_CLK156",
    "XGPLL_BYPASS_CML",
    "XGPLL_BYPASS_CMOS",
    "XGPLL_CONTROL_PWRDN",
    "XGPLL_CONTROL_PWRDN_INDEX",
    "XGPLL_EN125",
    "XGPLL_STATUS",
    "XGPORT_MODE_BITS",
    "XGS_MODE",
    "XGS_MP_CLEAR",
    "XGXS0_AUTONEG_COMPLETE",
    "XGXS0_DUPLEX_STATUS",
    "XGXS0_FIBER_RXACT",
    "XGXS0_FIBER_TXACT",
    "XGXS0_LINK",
    "XGXS0_LINK10G",
    "XGXS0_LINK_STATUS",
    "XGXS0_PLL_PWRDWN",
    "XGXS0_SGMII",
    "XGXS0_SPEED1000",
    "XGXS0_SPEED10000",
    "XGXS0_SPEED10000_CX4",
    "XGXS0_SPEED10000_DXGXS",
    "XGXS0_SPEED10000_HI_DXGXS",
    "XGXS0_SPEED10500_DXGXS",
    "XGXS0_SPEED10500_HI_DXGXS",
    "XGXS0_SPEED12000",
    "XGXS0_SPEED12500",
    "XGXS0_SPEED12773_DXGXS",
    "XGXS0_SPEED12773_HI_DXGXS",
    "XGXS0_SPEED13000",
    "XGXS0_SPEED15000",
    "XGXS0_SPEED16000",
    "XGXS0_SPEED20000",
    "XGXS0_SPEED21000",
    "XGXS0_SPEED2500",
    "XGXS0_SPEED25455",
    "XGXS0_SPEED5000",
    "XGXS0_SPEED5000_SINGLE",
    "XGXS0_SPEED6000",
    "XGXS0_SPEED6364_SINGLE",
    "XGXS0_SPEED_10",
    "XGXS0_SPEED_100",
    "XGXS0_TICK",
    "XGXS1_PLL_PWRDWN",
    "XG_PKTBUF_DELAY",
    "XG_PKTBUF_READ_PROTECT_DISABLE",
    "XG_PLL2_RST_L",
    "XMIT_THRESHOLD",
    "XMODE",
    "XOFF",
    "XOFF_0_VAL",
    "XOFF_1_VAL",
    "XOFF_2_VAL",
    "XOFF_3_VAL",
    "XOFF_4_VAL",
    "XOFF_5_VAL",
    "XOFF_6_VAL",
    "XOFF_7_VAL",
    "XOFF_REFRESH_TIME",
    "XOFF_THRESHOLD",
    "XOFF_TIMEOUT_VALUE",
    "XOFF_VAL",
    "XON",
    "XON_THRESHOLD",
    "XP0_CFG_PROTOCOL",
    "XP0_E2ECC_NUM_PORTS",
    "XP0_ECC_EN",
    "XP0_FIFO_OVERFLOW",
    "XP0_FIFO_OVERFLOW_DISINT",
    "XP0_FIFO_OVERFLOW_MASK",
    "XP0_FIFO_UNDERRUN",
    "XP0_FIFO_UNDERRUN_DISINT",
    "XP0_FIFO_UNDERRUN_MASK",
    "XP0_RESET",
    "XP0_SEND_XOFF_MESSAGE",
    "XP0_SEND_XON_MESSAGE",
    "XP0_TM",
    "XP1_CFG_PROTOCOL",
    "XP1_E2ECC_NUM_PORTS",
    "XP1_ECC_EN",
    "XP1_FIFO_OVERFLOW",
    "XP1_FIFO_OVERFLOW_DISINT",
    "XP1_FIFO_OVERFLOW_MASK",
    "XP1_FIFO_UNDERRUN",
    "XP1_FIFO_UNDERRUN_DISINT",
    "XP1_FIFO_UNDERRUN_MASK",
    "XP1_RESET",
    "XP1_SEND_XOFF_MESSAGE",
    "XP1_SEND_XON_MESSAGE",
    "XP1_TM",
    "XP2_CFG_PROTOCOL",
    "XP2_E2ECC_NUM_PORTS",
    "XP2_ECC_EN",
    "XP2_FIFO_OVERFLOW",
    "XP2_FIFO_OVERFLOW_DISINT",
    "XP2_FIFO_OVERFLOW_MASK",
    "XP2_FIFO_UNDERRUN",
    "XP2_FIFO_UNDERRUN_DISINT",
    "XP2_FIFO_UNDERRUN_MASK",
    "XP2_RESET",
    "XP2_SEND_XOFF_MESSAGE",
    "XP2_SEND_XON_MESSAGE",
    "XP2_TM",
    "XP3_CFG_PROTOCOL",
    "XP3_E2ECC_NUM_PORTS",
    "XP3_ECC_EN",
    "XP3_FIFO_OVERFLOW",
    "XP3_FIFO_OVERFLOW_DISINT",
    "XP3_FIFO_OVERFLOW_MASK",
    "XP3_FIFO_UNDERRUN",
    "XP3_FIFO_UNDERRUN_DISINT",
    "XP3_FIFO_UNDERRUN_MASK",
    "XP3_RESET",
    "XP3_SEND_XOFF_MESSAGE",
    "XP3_SEND_XON_MESSAGE",
    "XP3_TM",
    "XP4_DP_B0",
    "XP4_DP_B1",
    "XP4_DP_CORRECTED_ERROR",
    "XP4_DP_CORRECTED_ERROR_DISINT",
    "XP4_DP_ECC_ERROR_ADDRESS",
    "XP4_DP_ENABLE_ECC",
    "XP4_DP_FIFO_OVERFLOW_ERROR",
    "XP4_DP_FIFO_OVERFLOW_ERROR_DISINT",
    "XP4_DP_FORCE_UNCORRECTABLE_ERROR",
    "XP4_DP_UNCORRECTED_ERROR",
    "XP4_DP_UNCORRECTED_ERROR_DISINT",
    "XP4_FC_FIFO_OVERFLOW_ERROR",
    "XP4_FC_FIFO_OVERFLOW_ERROR_DISINT",
    "XP4_FC_SIZE_ERROR",
    "XP4_FC_SIZE_ERROR_DISINT",
    "XP5_DP_B0",
    "XP5_DP_B1",
    "XP5_DP_CORRECTED_ERROR",
    "XP5_DP_CORRECTED_ERROR_DISINT",
    "XP5_DP_ECC_ERROR_ADDRESS",
    "XP5_DP_ENABLE_ECC",
    "XP5_DP_FIFO_OVERFLOW_ERROR",
    "XP5_DP_FIFO_OVERFLOW_ERROR_DISINT",
    "XP5_DP_FORCE_UNCORRECTABLE_ERROR",
    "XP5_DP_UNCORRECTED_ERROR",
    "XP5_DP_UNCORRECTED_ERROR_DISINT",
    "XP5_FC_FIFO_OVERFLOW_ERROR",
    "XP5_FC_FIFO_OVERFLOW_ERROR_DISINT",
    "XP5_FC_SIZE_ERROR",
    "XP5_FC_SIZE_ERROR_DISINT",
    "XP6_DP_B0",
    "XP6_DP_B1",
    "XP6_DP_CORRECTED_ERROR",
    "XP6_DP_CORRECTED_ERROR_DISINT",
    "XP6_DP_ECC_ERROR_ADDRESS",
    "XP6_DP_ENABLE_ECC",
    "XP6_DP_FIFO_OVERFLOW_ERROR",
    "XP6_DP_FIFO_OVERFLOW_ERROR_DISINT",
    "XP6_DP_FORCE_UNCORRECTABLE_ERROR",
    "XP6_DP_UNCORRECTED_ERROR",
    "XP6_DP_UNCORRECTED_ERROR_DISINT",
    "XP6_FC_FIFO_OVERFLOW_ERROR",
    "XP6_FC_FIFO_OVERFLOW_ERROR_DISINT",
    "XP6_FC_SIZE_ERROR",
    "XP6_FC_SIZE_ERROR_DISINT",
    "XP7_DP_B0",
    "XP7_DP_B1",
    "XP7_DP_CORRECTED_ERROR",
    "XP7_DP_CORRECTED_ERROR_DISINT",
    "XP7_DP_ECC_ERROR_ADDRESS",
    "XP7_DP_ENABLE_ECC",
    "XP7_DP_FIFO_OVERFLOW_ERROR",
    "XP7_DP_FIFO_OVERFLOW_ERROR_DISINT",
    "XP7_DP_FORCE_UNCORRECTABLE_ERROR",
    "XP7_DP_UNCORRECTED_ERROR",
    "XP7_DP_UNCORRECTED_ERROR_DISINT",
    "XP7_FC_FIFO_OVERFLOW_ERROR",
    "XP7_FC_FIFO_OVERFLOW_ERROR_DISINT",
    "XP7_FC_SIZE_ERROR",
    "XP7_FC_SIZE_ERROR_DISINT",
    "XPAUSE_EN",
    "XPAUSE_RX_EN",
    "XPAUSE_TX_EN",
    "XPORT0",
    "XPORT1",
    "XPORT2",
    "XPORT24_SEND_E2E_HOL",
    "XPORT24_SEND_E2E_IBP",
    "XPORT25_SEND_E2E_HOL",
    "XPORT25_SEND_E2E_IBP",
    "XPORT26_SEND_E2E_HOL",
    "XPORT26_SEND_E2E_IBP",
    "XPORT27_SEND_E2E_HOL",
    "XPORT27_SEND_E2E_IBP",
    "XPORT3",
    "XPORT4",
    "XPORT5",
    "XPORT6",
    "XPORT7",
    "XPORT_EN",
    "XPORT_MODE_BITS",
    "XPORT_THRESHOLD",
    "XP_BUFFER_TM",
    "XP_FC_DISABLE",
    "XP_STARTCNT",
    "XQ0",
    "XQ0_DATA",
    "XQ0_HOTSWAP_RST_L",
    "XQ0_PARITY",
    "XQ0_RST_L",
    "XQ1",
    "XQ10",
    "XQ11",
    "XQ12",
    "XQ13",
    "XQ1_DATA",
    "XQ1_HOTSWAP_RST_L",
    "XQ1_PARITY",
    "XQ1_RST_L",
    "XQ2",
    "XQ2_DATA",
    "XQ2_HOTSWAP_RST_L",
    "XQ2_PARITY",
    "XQ2_RST_L",
    "XQ3",
    "XQ3_HOTSWAP_RST_L",
    "XQ3_RST_L",
    "XQ4",
    "XQ4_HOTSWAP_RST_L",
    "XQ4_RST_L",
    "XQ5",
    "XQ5_HOTSWAP_RST_L",
    "XQ5_RST_L",
    "XQ6",
    "XQ7",
    "XQ8",
    "XQ9",
    "XQBODE_TXFIFO",
    "XQBOD_RXFIFO",
    "XQMBISTDONE",
    "XQMBISTEN",
    "XQMBISTGO",
    "XQMINENTRY",
    "XQP0_ECC_EN",
    "XQP0_RESET",
    "XQP0_TM",
    "XQP0_TO_CMIC_PERR_INTR",
    "XQP1_ECC_EN",
    "XQP1_RESET",
    "XQP1_TM",
    "XQP1_TO_CMIC_PERR_INTR",
    "XQP2_ECC_EN",
    "XQP2_RESET",
    "XQP2_TM",
    "XQP2_TO_CMIC_PERR_INTR",
    "XQP3_ECC_EN",
    "XQP3_RESET",
    "XQP3_TM",
    "XQP3_TO_CMIC_PERR_INTR",
    "XQP4_ECC_EN",
    "XQP4_RESET",
    "XQP4_TM",
    "XQP5_ECC_EN",
    "XQP5_RESET",
    "XQP5_TM",
    "XQPARITYERROR",
    "XQPARITYERRORINTMASK",
    "XQPARITYERRORPBM",
    "XQPARITYERRORPBM_HI",
    "XQPARITYERRORPKTPTR",
    "XQPARITYERRORPTR",
    "XQPARITYERRORTYPE",
    "XQPORT_MODE_BITS",
    "XQP_STARTCNT",
    "XQREDLIMIT",
    "XQSETLIMIT",
    "XQYELLIMIT",
    "XQ_COS",
    "XQ_CPU_COS",
    "XQ_ERR",
    "XQ_MARGIN",
    "XQ_PARITY_ERR",
    "XQ_PE",
    "XQ_PE_CLR",
    "XQ_PE_EN",
    "XQ_RDY",
    "YEAR",
    "YELLOW_DROPENDPOINT",
    "YELLOW_DROPSTARTPOINT",
    "YELLOW_MAXDROPRATE",
    "YP_CHANGE_DOT1P",
    "YP_CHANGE_DSCP",
    "YP_CHANGE_PRIORITY",
    "YP_COPYTOCPU",
    "YP_COPY_TO_CPU",
    "YP_DROP",
    "YP_DROP_PRECEDENCE",
    "YP_DSCP",
    "YP_NEWPRI",
    "YP_NEW_DOT1P",
    "YP_NEW_DSCP",
    "Y_CHANGE_COS_OR_INT_PRI",
    "Y_CHANGE_DOT1P",
    "Y_CHANGE_DSCP",
    "Y_CHANGE_ECN",
    "Y_CHANGE_INNER_CFI",
    "Y_CHANGE_OUTER_CFI",
    "Y_CHANGE_PKT_PRI",
    "Y_CHANGE_REDIR_INT_PRI",
    "Y_COPY_TO_CPU",
    "Y_COS_INT_PRI",
    "Y_DROP",
    "Y_DROP_PRECEDENCE",
    "Y_NEW_DOT1P",
    "Y_NEW_DSCP",
    "Y_NEW_INNER_CFI",
    "Y_NEW_INNER_PRI",
    "Y_NEW_OUTER_CFI",
    "Y_NEW_PKT_PRI",
    "Y_NEW_REDIR_INT_PRI",
    "Y_REDIR_DROP_PRECEDENCE",
    "Y_REPLACE_INNER_PRI",
    "ZQ_CAL_MRS_N"
};

#endif /* !SOC_NO_NAMES */

#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_ACL_END_OVRDr_fields[] = {
    { ACL_END_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_ACL_START_OVRDr_fields[] = {
    { ACL_START_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_CONFIG0r_fields[] = {
    { TICK_CYCLESf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_CONFIG1r_fields[] = {
    { AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf, 1, 30, 0 },
    { AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf, 2, 28, SOCF_LE },
    { CAL_AGER1_OVERRIDEf, 1, 27, 0 },
    { CAL_AGER0_OVERRIDEf, 1, 26, 0 },
    { CALENDAR_PROFILEf, 4, 22, SOCF_LE },
    { QUEUE_RANGE_FIRSTf, 11, 11, SOCF_LE },
    { QUEUE_RANGE_LASTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_EVENT_STATUSr_fields[] = {
    { FILL_THRESH_HITf, 1, 16, SOCF_W1TC },
    { FILL_LEVELf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_EVENT_THRESHr_fields[] = {
    { EVENT_THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_STATUSr_fields[] = {
    { TICK_PERIOD_TOO_SMALLf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_0r_fields[] = {
    { AGER_PROFILE0_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE0_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_1r_fields[] = {
    { AGER_PROFILE1_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE1_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_2r_fields[] = {
    { AGER_PROFILE2_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE2_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_3r_fields[] = {
    { AGER_PROFILE3_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE3_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_4r_fields[] = {
    { AGER_PROFILE4_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE4_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_5r_fields[] = {
    { AGER_PROFILE5_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE5_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_6r_fields[] = {
    { AGER_PROFILE6_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE6_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_7r_fields[] = {
    { AGER_PROFILE7_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE7_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_8r_fields[] = {
    { AGER_PROFILE8_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE8_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_9r_fields[] = {
    { AGER_PROFILE9_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE9_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_10r_fields[] = {
    { AGER_PROFILE10_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE10_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_11r_fields[] = {
    { AGER_PROFILE11_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE11_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_12r_fields[] = {
    { AGER_PROFILE12_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE12_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_13r_fields[] = {
    { AGER_PROFILE13_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE13_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_14r_fields[] = {
    { AGER_PROFILE14_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE14_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESH_15r_fields[] = {
    { AGER_PROFILE15_THRESH1f, 5, 5, SOCF_LE },
    { AGER_PROFILE15_THRESH0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUGr_fields[] = {
    { RMf, 1, 1, 0 },
    { CCMf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields[] = {
    { WWf, 1, 8, 0 },
    { TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_AGING_CTR_MEM_DEBUGr_fields[] = {
    { TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_AGING_THRESHOLDr_fields[] = {
    { ENABLE_1KTIMESf, 1, 16, 0 },
    { PKTAGETIMERf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_ANCTLr_fields[] = {
    { ANENf, 1, 1, 0 },
    { RSTANf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_ANLPAr_fields[] = {
    { LPNPf, 1, 31, SOCF_RO },
    { LPMSGf, 1, 29, SOCF_RO },
    { LPACK2f, 1, 28, SOCF_RO },
    { LPTOGf, 1, 27, SOCF_RO },
    { LPCFf, 11, 16, SOCF_LE|SOCF_RO },
    { LPNEXTPf, 1, 15, SOCF_RO },
    { LPANERRf, 2, 12, SOCF_LE|SOCF_RO },
    { LPASMDRf, 1, 8, SOCF_RO },
    { LPPAUSEf, 1, 7, SOCF_RO },
    { LPFDf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_ANNPGr_fields[] = {
    { ANNPf, 1, 31, 0 },
    { ANMSGf, 1, 29, 0 },
    { ANACK2f, 1, 28, 0 },
    { ANTOGf, 1, 27, 0 },
    { NPLPCFf, 11, 16, SOCF_LE },
    { NEXTPf, 1, 15, 0 },
    { ANERRf, 2, 12, SOCF_LE },
    { ASMDRf, 1, 8, 0 },
    { PAUSEf, 1, 7, 0 },
    { FDf, 1, 5, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_ANSTTr_fields[] = {
    { RFINDf, 1, 4, SOCF_RO },
    { ANCPLTf, 1, 3, SOCF_RO },
    { PGRXf, 1, 2, SOCF_RO },
    { LINKOKf, 1, 1, SOCF_RO },
    { SYNCOKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields[] = {
    { VALIDf, 1, 12, 0 },
    { MULTIf, 1, 11, 0 },
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ARB_EOP_DEBUGr_fields[] = {
    { ISW2f, 1, 16, 0 },
    { IRSEL2f, 1, 15, 0 },
    { IFPf, 1, 14, 0 },
    { ISW1f, 1, 13, 0 },
    { IRSEL1f, 1, 12, 0 },
    { ILPMf, 1, 11, 0 },
    { IL3MCf, 1, 10, 0 },
    { IL3LUf, 1, 9, 0 },
    { IL2MCf, 1, 8, 0 },
    { IESMIFf, 1, 7, 0 },
    { IL2LUf, 1, 6, 0 },
    { IMPLSf, 1, 5, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 },
    { IDISCf, 1, 2, 0 },
    { IPARSf, 1, 1, 0 },
    { ICFGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56634_A0r_fields[] = {
    { ISW2f, 1, 13, 0 },
    { IRSEL2f, 1, 12, 0 },
    { IFPf, 1, 11, 0 },
    { ISW1f, 1, 10, 0 },
    { IRSEL1f, 1, 9, 0 },
    { IL3LUf, 1, 8, 0 },
    { IESMIFf, 1, 7, 0 },
    { IL2LUf, 1, 6, 0 },
    { IMPLSf, 1, 5, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 },
    { IDISCf, 1, 2, 0 },
    { IPARSf, 1, 1, 0 },
    { ICFGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRLr_fields[] = {
    { HDR_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { PKT_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { LMEP_1_TMf, 4, 14, SOCF_LE|SOCF_RES },
    { HDR_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { PKT_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_ARL_AGE_TIMERr_fields[] = {
    { AGE_ENAf, 1, 20, 0 },
    { AGE_VALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_CTRLr_fields[] = {
    { CAM_BIST_GOf, 1, 2, SOCF_RO },
    { CAM_BIST_DONEf, 1, 1, SOCF_RO },
    { CAM_BIST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_STATUS_S2r_fields[] = {
    { S2_ACTUAL_ADDROUTf, 8, 6, SOCF_LE|SOCF_RO },
    { S2_ACTUAL_BITPOSf, 5, 1, SOCF_LE|SOCF_RO },
    { S2_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_STATUS_S3r_fields[] = {
    { S3_EXPECT_ADDROUTf, 8, 10, SOCF_LE|SOCF_RO },
    { S3_ACTUAL_ADDROUTf, 8, 2, SOCF_LE|SOCF_RO },
    { S3_ADDROUT_STATUSf, 1, 1, SOCF_RO },
    { S3_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_STATUS_S5r_fields[] = {
    { S5_ACTUAL_ADDROUTf, 8, 6, SOCF_LE|SOCF_RO },
    { S5_ACTUAL_BITPOSf, 5, 1, SOCF_LE|SOCF_RO },
    { S5_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_STATUS_S6r_fields[] = {
    { S6_EXPECT_ADDROUTf, 8, 10, SOCF_LE|SOCF_RO },
    { S6_ACTUAL_ADDROUTf, 8, 2, SOCF_LE|SOCF_RO },
    { S6_ADDROUT_STATUSf, 1, 1, SOCF_RO },
    { S6_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_BIST_STATUS_S8r_fields[] = {
    { S8_ACTUAL_ADDROUTf, 8, 1, SOCF_LE|SOCF_RO },
    { S8_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CAM_DEBUGr_fields[] = {
    { MSB_RAM_OUTPUTf, 8, 17, SOCF_LE|SOCF_RES },
    { LSB_RAM_OUTPUTf, 8, 9, SOCF_LE|SOCF_RES },
    { AINDEXf, 8, 1, SOCF_LE|SOCF_RES },
    { MATCHf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_ARL_CONTROLr_fields[] = {
    { STG_L2MC_IPMC_MBIST_ENf, 1, 12, 0 },
    { QVLAN_SPF_L3IF_MBIST_ENf, 1, 11, 0 },
    { DEFIP_TABLE_HI_MBIST_ENf, 1, 10, 0 },
    { DEFIP_TABLE_LO_MBIST_ENf, 1, 9, 0 },
    { L3_TABLE_MBIST_ENf, 1, 8, 0 },
    { L2_TABLE_MBIST_ENf, 1, 7, 0 },
    { CPU_BIST_ENf, 1, 6, 0 },
    { CLEAR_LEARN_TRAPf, 1, 5, 0 },
    { CLK_GRANf, 4, 1, SOCF_LE },
    { ARL_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_CONTROL_BCM5665_A0r_fields[] = {
    { PARITY_ENf, 1, 9, 0 },
    { CAM_CTRLf, 1, 8, 0 },
    { L2DH_ENf, 1, 7, 0 },
    { L3SH_ENf, 1, 6, 0 },
    { CLEAR_LEARN_TRAPf, 1, 5, 0 },
    { CLK_GRANf, 4, 1, SOCF_LE },
    { ARL_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0)
soc_field_info_t soc_ARL_CONTROL_BCM5673_A0r_fields[] = {
    { PARITY_DIAGNOSIS_ENf, 1, 10, 0 },
    { PIM_DM_SM_ENABLEf, 1, 9, 0 },
    { SRC_IP_CFGf, 1, 8, 0 },
    { L3SH_ENf, 1, 7, 0 },
    { L2DH_ENf, 1, 6, 0 },
    { CLEAR_LEARN_TRAPf, 1, 5, 0 },
    { CLK_GRANf, 4, 1, SOCF_LE },
    { ARL_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_ARL_CONTROL_BCM5674_A0r_fields[] = {
    { L3_HALF_SIZEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PARITY_DIAGNOSIS_ENf, 1, 10, 0 },
    { PIM_DM_SM_ENABLEf, 1, 9, 0 },
    { SRC_IP_CFGf, 1, 8, 0 },
    { L3SH_ENf, 1, 7, 0 },
    { L2DH_ENf, 1, 6, 0 },
    { CLEAR_LEARN_TRAPf, 1, 5, 0 },
    { CLK_GRANf, 4, 1, SOCF_LE },
    { ARL_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_ARL_CONTROL_BCM5695_A0r_fields[] = {
    { L3_HALF_SIZEf, 1, 11, SOCF_RES },
    { EXCL_IPMC_BITf, 1, 10, 0 },
    { MASK_BKT_OVFLWf, 1, 9, 0 },
    { MASK_PARITY_ERRf, 1, 8, 0 },
    { VLAN_PRECEDENCEf, 1, 7, 0 },
    { CAM_BIST_ENf, 1, 6, 0 },
    { CLEAR_LEARN_TRAPf, 1, 5, 0 },
    { CLK_GRANf, 4, 1, SOCF_LE },
    { ARL_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_ARL_DEFAULT_DEFAULT_ROUTER_IPr_fields[] = {
    { L3_INDEX_HIf, 1, 18, 0 },
    { RESVf, 1, 17, SOCF_SC|SOCF_RES },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { ECMP_COUNTf, 3, 12, SOCF_LE },
    { L3_INDEXf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_DEFIP_HI_PARITY_STATUSr_fields[] = {
    { ADDRf, 14, 1, SOCF_LE|SOCF_RES },
    { PARITY_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_DEFIP_LO_PARITY_STATUSr_fields[] = {
    { VLAN_IDf, 14, 1, SOCF_LE|SOCF_RES },
    { PARITY_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_IPIC_CONFIG_DEBUGr_fields[] = {
    { ARL_CONFIGf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_L3_PARITY_STATUSr_fields[] = {
    { ADDRf, 12, 1, SOCF_LE|SOCF_RES },
    { PARITY_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_ARL_MEMBIST_STATUSr_fields[] = {
    { STG_L2MC_IPMC_MBIST_GOf, 1, 11, 0 },
    { STG_L2MC_IPMC_MBIST_DONEf, 1, 10, 0 },
    { QVLAN_SPF_L3IF_MBIST_GOf, 1, 9, 0 },
    { QVLAN_SPF_L3IF_MBIST_DONEf, 1, 8, 0 },
    { DEFIP_TABLE_HI_MBIST_GOf, 1, 7, 0 },
    { DEFIP_TABLE_HI_MBIST_DONEf, 1, 6, 0 },
    { DEFIP_TABLE_LO_MBIST_GOf, 1, 5, 0 },
    { DEFIP_TABLE_LO_MBIST_DONEf, 1, 4, 0 },
    { L3_TABLE_MBIST_GOf, 1, 3, 0 },
    { L3_TABLE_MBIST_DONEf, 1, 2, 0 },
    { L2_TABLE_MBIST_GOf, 1, 1, 0 },
    { L2_TABLE_MBIST_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_ARL_MEMBIST_STATUS_BCM5695_A0r_fields[] = {
    { CAMBIST_GOf, 1, 1, 0 },
    { CAMMBIST_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARADDR_DEFIPr_fields[] = {
    { ADDRESSf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARADDR_IPMCr_fields[] = {
    { ADDRESSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARADDR_L2r_fields[] = {
    { ADDRESSf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARADDR_L3r_fields[] = {
    { ADDRESSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARADDR_SPFr_fields[] = {
    { ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ARL_PARERRr_fields[] = {
    { ARL_IPMC_ERRf, 1, 25, 0 },
    { ARL_L3IF_ERRf, 1, 24, 0 },
    { ARL_DEFIP_ERRf, 1, 23, 0 },
    { ARL_L2MC_ERRf, 1, 22, 0 },
    { ARL_SPF_ERRf, 1, 21, 0 },
    { ARL_STG_ERRf, 1, 20, 0 },
    { ARL_QVLAN_ERRf, 1, 19, 0 },
    { ARL_L3_VALID_ERRf, 1, 18, 0 },
    { ARL_L3RAM_8_ERRf, 1, 17, 0 },
    { ARL_L3RAM_7_ERRf, 1, 16, 0 },
    { ARL_L3RAM_6_ERRf, 1, 15, 0 },
    { ARL_L3RAM_5_ERRf, 1, 14, 0 },
    { ARL_L3RAM_4_ERRf, 1, 13, 0 },
    { ARL_L3RAM_3_ERRf, 1, 12, 0 },
    { ARL_L3RAM_2_ERRf, 1, 11, 0 },
    { ARL_L3RAM_1_ERRf, 1, 10, 0 },
    { ARL_L2_STATIC_ERRf, 1, 9, 0 },
    { ARL_L2_VALID_ERRf, 1, 8, 0 },
    { ARL_L2RAM_8_ERRf, 1, 7, 0 },
    { ARL_L2RAM_7_ERRf, 1, 6, 0 },
    { ARL_L2RAM_6_ERRf, 1, 5, 0 },
    { ARL_L2RAM_5_ERRf, 1, 4, 0 },
    { ARL_L2RAM_4_ERRf, 1, 3, 0 },
    { ARL_L2RAM_3_ERRf, 1, 2, 0 },
    { ARL_L2RAM_2_ERRf, 1, 1, 0 },
    { ARL_L2RAM_1_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ARL_QVLAN_PARITY_STATUSr_fields[] = {
    { VLAN_IDf, 12, 1, SOCF_LE|SOCF_RES },
    { PARITY_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_ARL_SPARE_REG0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ASFCONFIGr_fields[] = {
    { ASF_CELL_NUMf, 4, 1, SOCF_LE },
    { ASF_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ASFPORTSPEEDr_fields[] = {
    { PORTSPEEDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ASF_PORT_SPEEDr_fields[] = {
    { ASF_PORT_SPEEDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_1r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_2r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_3r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_4r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_5r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_AUTOVOIP_OUI_6r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_AUX_ARB_CONTROLr_fields[] = {
    { CLK_GRANf, 2, 3, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2r_fields[] = {
    { CLK_GRANf, 2, 1, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56334_A0r_fields[] = {
    { SBUS_ON_ESM_ELIGIBLEf, 1, 25, SOCF_SC|SOCF_RES },
    { ESM_BP_ENABLEf, 4, 21, SOCF_LE|SOCF_SC|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 2, SOCF_SC|SOCF_RES },
    { CLK_GRANf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56624_A0r_fields[] = {
    { SBUS_ON_ESM_ELIGIBLEf, 1, 27, 0 },
    { ESM_BP_ENABLEf, 4, 23, SOCF_LE|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 13, SOCF_LE },
    { SBUS_SPACINGf, 8, 5, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 4, 0 },
    { RESERVED_1f, 1, 3, SOCF_RES },
    { CLK_GRANf, 2, 1, SOCF_LE },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56634_A0r_fields[] = {
    { SBUS_ON_ESM_ELIGIBLEf, 1, 25, 0 },
    { ESM_BP_ENABLEf, 4, 21, SOCF_LE|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 2, 0 },
    { CLK_GRANf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56514_A0r_fields[] = {
    { SPACE_ALL_SBUS_OPSf, 1, 5, 0 },
    { CLK_GRANf, 2, 3, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56624_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_DELETEf, 1, 5, 0 },
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_REPLACEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56800_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_CREDIT_THRESHr_fields[] = {
    { STARVING_THRESHf, 4, 4, SOCF_LE },
    { HUNGRY_THRESHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_EVENT_BLOCKr_fields[] = {
    { EVENT_BLOCKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LOOP_SIZEr_fields[] = {
    { BAA_LOOP_SIZE_EXP1f, 5, 4, SOCF_LE },
    { BAA_LOOP_SIZE_EXP2f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_QUEUE_RANGEr_fields[] = {
    { STARTQUEUEf, 16, 16, SOCF_LE },
    { ENDQUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_BACKPRESSUREDISCARDr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_BACKPRESSUREDISCARD_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_BACKPRESSUREWARNr_fields[] = {
    { E2EPORT_BITMAPf, 12, 16, SOCF_LE|SOCF_RO },
    { PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_BCAST_BLOCK_MASKr_fields[] = {
    { BLK_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_BCAST_BLOCK_MASK_64r_fields[] = {
    { BLK_BITMAP_1f, 22, 32, SOCF_LE },
    { BLK_BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields[] = {
    { BLK_BITMAP_0f, 30, 0, SOCF_LE },
    { BLK_BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BLK_BITMAP_1f, 22, 32, SOCF_LE },
    { BLK_BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM53314_A0r_fields[] = {
    { BLK_BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields[] = {
    { BLK_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields[] = {
    { BLK_BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM56504_A0r_fields[] = {
    { BLK_BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM56601_A0r_fields[] = {
    { BLOCK_MASKf, 14, 0, SOCF_LE },
    { BLK_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM5665_A0r_fields[] = {
    { BLK_BITMAP_1f, 25, 32, SOCF_LE },
    { BLK_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM5673_A0r_fields[] = {
    { BLK_BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields[] = {
    { BLK_BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_HIr_fields[] = {
    { BLK_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields[] = {
    { BLK_BITMAPf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 6, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_BCAST_RATE_CONTROLr_fields[] = {
    { ENABLEf, 1, 18, 0 },
    { THRESHOLDf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_BCAST_RATE_CONTROL_BCM5665_A0r_fields[] = {
    { ENABLEf, 1, 21, 0 },
    { THRESHOLDf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_BCAST_RATE_CONTROL_BCM5695_A0r_fields[] = {
    { ENABLEf, 1, 21, 0 },
    { THRESHOLDf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_BCAST_RATE_CONTROL_M0r_fields[] = {
    { ENABLEf, 1, 18, 0 },
    { THRESHOLDf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BCAST_STORM_CONTROLr_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_BCAST_STORM_CONTROL_BCM56504_A0r_fields[] = {
    { ENABLEf, 1, 25, 0 },
    { THRESHOLDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_BIGINGBUFFERTHRESr_fields[] = {
    { HIGH_WATERMARKf, 9, 16, SOCF_LE },
    { LOW_WATERMARKf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_BISR_LOAD_DONE_STATUSr_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { BISR_LOAD_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_BISR_LOAD_STATUSr_fields[] = {
    { RESERVED_1f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BISR_LOAD_GOf, 1, 1, SOCF_RO|SOCF_RES },
    { BISR_LOAD_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_BISR_LOAD_STATUS_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { FUSE_DATA_ORf, 1, 5, SOCF_RO|SOCF_RES },
    { BISR_RSTNf, 1, 4, SOCF_RO|SOCF_RES },
    { TAP_OTP_RESETB_UDRf, 1, 3, SOCF_RO|SOCF_RES },
    { BYPASS_AUTOLOADf, 1, 2, SOCF_RO|SOCF_RES },
    { BISR_LOAD_GOf, 1, 1, SOCF_RO|SOCF_RES },
    { BISR_LOAD_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_BKPMETERINGBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKET_COUNTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_BKPMETERINGBUCKET_BCM56800_A0r_fields[] = {
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKET_COUNTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BKPMETERINGCONFIGr_fields[] = {
    { BKPDISCARD_ENf, 1, 26, 0 },
    { REFRESHCOUNTf, 18, 8, SOCF_LE },
    { DISCARD_THDf, 2, 6, SOCF_LE },
    { RESUME_THDf, 2, 4, SOCF_LE },
    { PAUSE_THDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BKPMETERINGCONFIG1r_fields[] = {
    { PACKET_IFG_BYTESf, 5, 18, SOCF_LE },
    { REFRESHCOUNTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_64r_fields[] = {
    { METER_GRANULARITYf, 3, 35, SOCF_LE },
    { BKPDISCARD_ENf, 1, 34, 0 },
    { REFRESHCOUNTf, 18, 16, SOCF_LE },
    { DISCARD_THDf, 2, 14, SOCF_LE },
    { RESUME_THDf, 2, 12, SOCF_LE },
    { PAUSE_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_BCM56218_A0r_fields[] = {
    { IFG_ACCT_SELf, 2, 28, SOCF_LE },
    { BKPDISCARD_ACCT_ENf, 1, 27, 0 },
    { BKPDISCARD_ENf, 1, 26, 0 },
    { REFRESHCOUNTf, 18, 8, SOCF_LE },
    { DISCARD_THDf, 2, 6, SOCF_LE },
    { RESUME_THDf, 2, 4, SOCF_LE },
    { PAUSE_THDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_BCM56314_A0r_fields[] = {
    { IFG_ACCT_SELf, 2, 28, SOCF_LE },
    { BKPDISCARD_ACCT_ENf, 1, 27, 0 },
    { BKPDISCARD_ENf, 1, 26, 0 },
    { REFRESHCOUNTf, 18, 8, SOCF_LE },
    { DISCARD_THDf, 2, 6, SOCF_LE },
    { RESUME_THDf, 2, 4, SOCF_LE },
    { PAUSE_THDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_BCM56514_A0r_fields[] = {
    { REFRESHCOUNTf, 18, 12, SOCF_LE },
    { PAUSE_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_BCM56820_A0r_fields[] = {
    { BKPDISCARD_ENf, 1, 19, 0 },
    { METER_GRANf, 3, 16, SOCF_LE },
    { DISCARD_THDf, 2, 14, SOCF_LE },
    { RESUME_THDf, 2, 12, SOCF_LE },
    { PAUSE_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_BKPMETERINGCONFIG_EXTr_fields[] = {
    { IFG_ACCT_SELf, 6, 6, SOCF_LE },
    { BKPDISCARD_ACCT_ENf, 1, 5, 0 },
    { BKPDISCARD_ENf, 1, 4, 0 },
    { DISCARD_THDf, 2, 2, SOCF_LE },
    { RESUME_THDf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUSr_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_64r_fields[] = {
    { PORT_BITMAPf, 54, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields[] = {
    { PORT_BITMAPf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_BCM56800_A0r_fields[] = {
    { PORT_BITMAPf, 21, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_BKP_DISCr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_BKP_DISC_BCM5665_A0r_fields[] = {
    { PORT_BITMAP_1f, 25, 32, SOCF_LE|SOCF_RES },
    { PORT_BITMAP_0f, 29, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_BKP_DISC_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BKP_DISC_BMAPr_fields[] = {
    { BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_BKP_DISC_BMAP_BCM53314_A0r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_BKP_DISC_BMAP_BCM56218_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_BKP_DISC_BMAP_BCM56224_A0r_fields[] = {
    { PORT_BITMAPf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_BKP_DISC_BMAP_BCM56504_A0r_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_BKP_DISC_BMAP_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_BKP_DISC_PRIORITYr_fields[] = {
    { PRI_BITMAPf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BKP_DISC_PRIORITY_BCM56820_A0r_fields[] = {
    { PRI_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BMAC_PFC_CTRLr_fields[] = {
    { PFC_STATS_ENf, 1, 3, 0 },
    { RX_PASS_PFC_FRMf, 1, 2, 0 },
    { PFC_EIGHT_CLASSf, 1, 1, 0 },
    { FORCE_PFC_XONf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BMAC_PFC_DA_HIr_fields[] = {
    { PFC_MACDA_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BMAC_PFC_DA_LOr_fields[] = {
    { PFC_MACDA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BMAC_PFC_OPCODEr_fields[] = {
    { PFC_OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_BMAC_PFC_TYPEr_fields[] = {
    { PFC_ETH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BOUNDARY_MPLSr_fields[] = {
    { BOUNDARY_MPLS_BITSf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BOUNDARY_V4_PREFIXr_fields[] = {
    { V4_BOUNDARYf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BOUNDARY_V6_PREFIXr_fields[] = {
    { V6_BOUNDARYf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_BPDU0r_fields[] = {
    { BPDUf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_CONFIG0r_fields[] = {
    { SOFT_RESET_XP7f, 1, 3, SOCF_RES },
    { SOFT_RESET_XP6f, 1, 2, SOCF_RES },
    { SOFT_RESET_XP5f, 1, 1, SOCF_RES },
    { SOFT_RESET_XP4f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_DEBUGr_fields[] = {
    { BP_TREX2_DEBUG_ENABLEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_DP_XP4_TMr_fields[] = {
    { XP4_DP_B1f, 11, 11, SOCF_LE },
    { XP4_DP_B0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_DP_XP5_TMr_fields[] = {
    { XP5_DP_B1f, 11, 11, SOCF_LE },
    { XP5_DP_B0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_DP_XP6_TMr_fields[] = {
    { XP6_DP_B1f, 11, 11, SOCF_LE },
    { XP6_DP_B0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_DP_XP7_TMr_fields[] = {
    { XP7_DP_B1f, 11, 11, SOCF_LE },
    { XP7_DP_B0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ECC_DEBUGr_fields[] = {
    { XP7_DP_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { XP7_DP_ENABLE_ECCf, 1, 6, 0 },
    { XP6_DP_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { XP6_DP_ENABLE_ECCf, 1, 4, 0 },
    { XP5_DP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { XP5_DP_ENABLE_ECCf, 1, 2, 0 },
    { XP4_DP_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { XP4_DP_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ECC_ERRORr_fields[] = {
    { XP7_DP_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { XP7_DP_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { XP6_DP_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { XP6_DP_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { XP5_DP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { XP5_DP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { XP4_DP_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { XP4_DP_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ECC_ERROR_MASKr_fields[] = {
    { XP7_DP_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { XP7_DP_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { XP6_DP_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { XP6_DP_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { XP5_DP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { XP5_DP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { XP4_DP_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { XP4_DP_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ECC_STATUS0r_fields[] = {
    { XP5_DP_ECC_ERROR_ADDRESSf, 10, 16, SOCF_LE|SOCF_RWBW },
    { XP4_DP_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ECC_STATUS1r_fields[] = {
    { XP7_DP_ECC_ERROR_ADDRESSf, 10, 16, SOCF_LE|SOCF_RWBW },
    { XP6_DP_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ERRORr_fields[] = {
    { XP7_DP_FIFO_OVERFLOW_ERRORf, 1, 11, SOCF_W1TC },
    { XP7_FC_SIZE_ERRORf, 1, 10, SOCF_W1TC },
    { XP7_FC_FIFO_OVERFLOW_ERRORf, 1, 9, SOCF_W1TC },
    { XP6_DP_FIFO_OVERFLOW_ERRORf, 1, 8, SOCF_W1TC },
    { XP6_FC_SIZE_ERRORf, 1, 7, SOCF_W1TC },
    { XP6_FC_FIFO_OVERFLOW_ERRORf, 1, 6, SOCF_W1TC },
    { XP5_DP_FIFO_OVERFLOW_ERRORf, 1, 5, SOCF_W1TC },
    { XP5_FC_SIZE_ERRORf, 1, 4, SOCF_W1TC },
    { XP5_FC_FIFO_OVERFLOW_ERRORf, 1, 3, SOCF_W1TC },
    { XP4_DP_FIFO_OVERFLOW_ERRORf, 1, 2, SOCF_W1TC },
    { XP4_FC_SIZE_ERRORf, 1, 1, SOCF_W1TC },
    { XP4_FC_FIFO_OVERFLOW_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_ERROR_MASKr_fields[] = {
    { XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf, 1, 11, 0 },
    { XP7_FC_SIZE_ERROR_DISINTf, 1, 10, 0 },
    { XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf, 1, 9, 0 },
    { XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf, 1, 8, 0 },
    { XP6_FC_SIZE_ERROR_DISINTf, 1, 7, 0 },
    { XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf, 1, 6, 0 },
    { XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf, 1, 5, 0 },
    { XP5_FC_SIZE_ERROR_DISINTf, 1, 4, 0 },
    { XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf, 1, 3, 0 },
    { XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf, 1, 2, 0 },
    { XP4_FC_SIZE_ERROR_DISINTf, 1, 1, 0 },
    { XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_XP4_DP_CONFIGr_fields[] = {
    { REGEN_CRCf, 1, 14, 0 },
    { XMIT_THRESHOLDf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_XP4_FC_CONFIGr_fields[] = {
    { FORCE_NOT_READYf, 1, 10, 0 },
    { MESSAGE_MODEf, 2, 8, SOCF_LE },
    { MESSAGE_SIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_BP_XP4_RECEIVE_FC_MSGSr_fields[] = {
    { CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_CTRLr_fields[] = {
    { REVIDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 5, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { GPENf, 3, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { GPOf, 3, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 11, SOCF_RO|SOCF_RES },
    { GPIf, 3, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOFT_RSTf, 1, 7, SOCF_RES },
    { RESERVED_4f, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMD_OSYNCf, 1, 3, SOCF_RES },
    { CMD_ORDYf, 1, 2, SOCF_RO|SOCF_RES },
    { CMD_ISYNCf, 1, 1, SOCF_RES },
    { CMD_IRDYf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_DATA_INr_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_DATA_OUTr_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BSAFE_GLB_DEV_STATUSr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PROD_CFG_VLDf, 1, 7, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { KS_ACTIVEf, 1, 5, SOCF_RO|SOCF_RES },
    { INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { INIT_KEYf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUSYf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_DEV_STATUS_BCM56800_A0r_fields[] = {
    { POST_STATf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PROD_CFG_VLDf, 1, 7, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { KS_ACTIVEf, 1, 5, SOCF_RO|SOCF_RES },
    { INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { INIT_KEYf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUSYf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BSAFE_GLB_INT_CTRLr_fields[] = {
    { RESERVED_1f, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_SRC_ENf, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRC_SALf, 1, 4, SOCF_RES },
    { RESERVED_3f, 1, 3, SOCF_RO|SOCF_RES },
    { SRC_RDYf, 1, 2, SOCF_RES },
    { SRC_CERRf, 1, 1, SOCF_RES },
    { SRC_CDONEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_INT_CTRL_BCM56800_A0r_fields[] = {
    { RESERVED_1f, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_SRC_ENf, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRC_SALf, 1, 4, SOCF_RES },
    { SRC_DEV_FAILUREf, 1, 3, SOCF_RO|SOCF_RES },
    { SRC_RDYf, 1, 2, SOCF_RES },
    { SRC_CERRf, 1, 1, SOCF_RES },
    { SRC_CDONEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_MEM_PARAMr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { ROM_TESTf, 1, 8, SOCF_RES },
    { RAM_TMf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { NVM_SADBYPf, 1, 3, SOCF_RO|SOCF_RES },
    { NVM_TMf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_MEM_TST_CTLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { OCST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_PRESCALEr_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { PRESCALEf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_PROD_CFGr_fields[] = {
    { PROD_CFGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_BSAFE_GLB_PROD_CFG_BCM56314_A0r_fields[] = {
    { PROD_CFGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PORT27_LMD_ENABLEf, 1, 11, SOCF_RO|SOCF_RES },
    { LMD_ENABLEf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PORT26_LMD_ENABLEf, 1, 10, SOCF_RO|SOCF_RES },
    { PORT25_LMD_ENABLEf, 1, 9, SOCF_RO|SOCF_RES },
    { PORT24_LMD_ENABLEf, 1, 8, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_TIMERr_fields[] = {
    { TIME_TICKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_BSAFE_GLB_UHSM_CFGr_fields[] = {
    { UHSM_CFGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_GLB_UHSM_CFG_BCM56800_A0r_fields[] = {
    { RESERVED_1f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UHSM_CFGf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_BUFFER_CELL_LIMIT_SPr_fields[] = {
    { LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_BUFFER_PACKET_LIMIT_SPr_fields[] = {
    { LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CALENDAR_CONFIGr_fields[] = {
    { TDM_START_CALENDARf, 1, 15, 0 },
    { CALENDAR_ACTIVE_IDf, 1, 14, SOCF_RO },
    { ENABLE_SWITCHOVERf, 1, 13, 0 },
    { QUEUE_B_ENf, 1, 12, 0 },
    { QUEUE_A_ENf, 1, 11, 0 },
    { CAL_SIZEf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CAM_BIST_STATUS_S2r_fields[] = {
    { S2_ACTUAL_ADDROUTf, 7, 6, SOCF_LE|SOCF_RO },
    { S2_ACTUAL_BITPOSf, 5, 1, SOCF_LE|SOCF_RO },
    { S2_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CAM_BIST_STATUS_S3r_fields[] = {
    { S3_EXPECT_ADDROUTf, 7, 9, SOCF_LE|SOCF_RO },
    { S3_ACTUAL_ADDROUTf, 7, 2, SOCF_LE|SOCF_RO },
    { S3_ADDROUT_STATUSf, 1, 1, SOCF_RO },
    { S3_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CAM_BIST_STATUS_S5r_fields[] = {
    { S5_ACTUAL_ADDROUTf, 7, 6, SOCF_LE|SOCF_RO },
    { S5_ACTUAL_BITPOSf, 5, 1, SOCF_LE|SOCF_RO },
    { S5_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CAM_BIST_STATUS_S6r_fields[] = {
    { S6_EXPECT_ADDROUTf, 7, 9, SOCF_LE|SOCF_RO },
    { S6_ACTUAL_ADDROUTf, 7, 2, SOCF_LE|SOCF_RO },
    { S6_ADDROUT_STATUSf, 1, 1, SOCF_RO },
    { S6_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CAM_BIST_STATUS_S8r_fields[] = {
    { S8_EXPECT_ADDROUTf, 7, 9, SOCF_LE|SOCF_RO },
    { S8_ACTUAL_ADDROUTf, 7, 2, SOCF_LE|SOCF_RO },
    { S8_ADDROUT_STATUSf, 1, 1, SOCF_RO },
    { S8_MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CBL_ATTRIBUTEr_fields[] = {
    { PORT_LEARNING_PRIORITYf, 2, 1, SOCF_LE },
    { ALLOW_MOVE_IN_CLASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLCRCERRPTRr_fields[] = {
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CBPCELLCRCERRPTR_BCM53314_A0r_fields[] = {
    { ERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUGr_fields[] = {
    { CT2f, 1, 4, 0 },
    { CT3f, 1, 3, 0 },
    { CT0f, 1, 2, 0 },
    { SAMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields[] = {
    { CT2f, 1, 4, 0 },
    { CT1f, 1, 3, 0 },
    { CT0f, 1, 2, 0 },
    { SAMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields[] = {
    { WWf, 1, 11, SOCF_RES },
    { TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTRr_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTR_BCM53314_A0r_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 12, 12, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CBPDATAMEMDEBUGr_fields[] = {
    { TM1f, 8, 8, SOCF_LE|SOCF_RES },
    { TMf, 16, 0, SOCF_LE|SOCF_RES },
    { TM0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields[] = {
    { TM0f, 8, 0, SOCF_LE|SOCF_RES },
    { TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CBP_FULLr_fields[] = {
    { BITMAPf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROLr_fields[] = {
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 7, 0 },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 6, 0 },
    { ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf, 1, 5, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf, 1, 4, 0 },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, 0 },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, 0 },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, 0 },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_CCM_READ_CONTROLr_fields[] = {
    { ENABLE_CLEARf, 1, 20, 0 },
    { MEMORYf, 1, 19, 0 },
    { INDEXf, 11, 8, SOCF_LE },
    { BITS_TO_CLEARf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CCPFIFO_STSr_fields[] = {
    { DEQ_INFO_ERRORf, 1, 5, SOCF_RO },
    { CCP_NOT_READYf, 1, 4, SOCF_RO },
    { CELLPTR_MISMATCHf, 1, 3, SOCF_RO },
    { CCP_OVERFLOWf, 1, 2, SOCF_RO },
    { CCP_EMPTYf, 1, 1, SOCF_RO },
    { CCP_FULLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CCPMEMDEBUGr_fields[] = {
    { TM_RELEASE_FIFOf, 2, 8, SOCF_LE|SOCF_RES },
    { TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CCPPARITYERRORPTRr_fields[] = {
    { CCPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { CCPPARITYERRORPTRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56634_A0r_fields[] = {
    { PARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56820_A0r_fields[] = {
    { CCPPARITYERRORPTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CELLASSEMBLY_PARITY_ERRORSr_fields[] = {
    { ERRORSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_CELLCRCERRCOUNTr_fields[] = {
    { CELLCRCERRCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CELLCRCERRCOUNT_BCM5695_A0r_fields[] = {
    { CELLCRCERRPOINTERf, 13, 16, SOCF_LE|SOCF_RO },
    { CELLCRCERRCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_CELLCRCERRPOINTERr_fields[] = {
    { CELLCRCERRPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_CELLPTR_RELEASE_MGR_PARITYERRORSr_fields[] = {
    { BIG_ING_BUF_CELL_OBSf, 1, 11, SOCF_RO },
    { BIG_ING_BUF_OVERFLOWf, 1, 10, SOCF_RO },
    { SMALL_ING_BUF_CELL_OBSf, 1, 9, SOCF_RO },
    { SMALL_ING_BUF_OVERFLOWf, 1, 8, SOCF_RO },
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0)
soc_field_info_t soc_CELLPTR_RELEASE_MGR_PARITYERRORS_BCM5650_C0r_fields[] = {
    { SMALL_ING_BUF_CELL_OBSf, 1, 9, SOCF_RO },
    { SMALL_ING_BUF_OVERFLOWf, 1, 8, SOCF_RO },
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CELLPTR_RELEASE_MGR_PARITYERRORS_BCM56601_A0r_fields[] = {
    { ING_BUF_CELL_OBSf, 1, 17, SOCF_RO },
    { INGBUFOVERFLOWf, 1, 16, SOCF_RO },
    { ERRORSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5665_B0)
soc_field_info_t soc_CELL_OVERLAPSr_fields[] = {
    { OVERLAPSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SPr_fields[] = {
    { OFFSETf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CFAPCONFIGr_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CFAPCONFIG_BCM53314_A0r_fields[] = {
    { CFAPINITf, 1, 12, 0 },
    { CFAPPOOLSIZEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56218_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPCONFIG_BCM56224_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56304_B0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56624_A0r_fields[] = {
    { START_CFAP_INITf, 1, 15, 0 },
    { CFAPPOOLSIZEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56800_A0r_fields[] = {
    { START_CFAP_INITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56820_A0r_fields[] = {
    { START_CFAP_INITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CFAPDEBUGSCR0r_fields[] = {
    { VLDf, 1, 16, SOCF_RO|SOCF_RES },
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56334_A0r_fields[] = {
    { VLDf, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 1, 14, SOCF_RO|SOCF_RES },
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56624_A0r_fields[] = {
    { VLDf, 1, 16, SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 1, 15, SOCF_RO|SOCF_RES },
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56634_A0r_fields[] = {
    { VLDf, 1, 15, SOCF_RO|SOCF_RES },
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CFAPFULLCLEARPOINTr_fields[] = {
    { CFAPFULLCLEARPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CFAPFULLCLEARPOINT_BCM5673_A0r_fields[] = {
    { CFAPFULLCLEARPOINTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CFAPFULLSETPOINTr_fields[] = {
    { CFAPFULLSETPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CFAPFULLSETPOINT_BCM5673_A0r_fields[] = {
    { CFAPFULLSETPOINTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CFAPFULLSETPOINT_BCM5695_A0r_fields[] = {
    { CFAPFULLSETPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLDr_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM53314_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 12, 12, SOCF_LE },
    { CFAPFULLSETPOINTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56218_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56224_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56304_B0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56314_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56334_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56504_B0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56624_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56680_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE|SOCF_RES },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56800_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56820_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CFAPMEMDEBUGr_fields[] = {
    { TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM56820_A0r_fields[] = {
    { WWf, 1, 4, SOCF_RES },
    { TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CFAPOTPCONFIGr_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56334_A0r_fields[] = {
    { MAXFULLSETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56524_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56680_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CFAPPARITYERRORPTRr_fields[] = {
    { CFAPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CFAPPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { CFAPPARITYERRORPTRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CFAPPARITYERRORPTR_BCM56820_A0r_fields[] = {
    { CFAPPARITYERRORPTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CFAPPOOLSIZEr_fields[] = {
    { CFAPPOOLSIZEf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CFAPPOOLSIZE_BCM5673_A0r_fields[] = {
    { CFAPPOOLSIZEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CFAPREADPOINTERr_fields[] = {
    { CFAPREADPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM53314_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 12, SOCF_RO },
    { CFAPREADPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56218_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56224_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56504_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56624_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 15, SOCF_RO },
    { CFAPREADPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM5673_A0r_fields[] = {
    { CFAPREADPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56800_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56820_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CFAP_DEBUG_SCR0r_fields[] = {
    { VLDf, 1, 15, SOCF_RO|SOCF_RES },
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAP_DROP_PKT_CNTr_fields[] = {
    { COUNTf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CFAP_MEM_DEBUGr_fields[] = {
    { TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFG_RAM_DBGCTRLr_fields[] = {
    { SYSCFG_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { PTABLE_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { SYSCFG_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56634_A0r_fields[] = {
    { PORT_TABLE_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { SYSCFG_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56820_A0r_fields[] = {
    { CFG_PTABLE_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_MASK_A_HIr_fields[] = {
    { CHANNEL_MASK_A1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_MASK_A_LOr_fields[] = {
    { CHANNEL_MASK_A0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_MASK_B_HIr_fields[] = {
    { CHANNEL_MASK_B1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_MASK_B_LOr_fields[] = {
    { CHANNEL_MASK_B0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_CHGROUPSELECTIONr_fields[] = {
    { GROUP_BITMAP_MOD1f, 25, 32, SOCF_LE },
    { GROUP_BITMAP_MOD0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CHIP_CONFIGr_fields[] = {
    { FFP_STP_MASK_ENf, 1, 19, 0 },
    { SIMPLEX_MCNTf, 5, 14, SOCF_LE },
    { ST_MODULEf, 1, 13, 0 },
    { LEARN_LOCALf, 1, 12, 0 },
    { HTLS_MODEf, 1, 11, 0 },
    { DT_MODEf, 1, 10, 0 },
    { MY_MODID0f, 5, 5, SOCF_LE },
    { MY_MODID1f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CHIP_CONFIG_ECC_STATUSr_fields[] = {
    { RESERVED_1f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { COR_1B_ERRf, 1, 1, SOCF_RO|SOCF_RES },
    { DET_2BIT_ERRf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI0_TX_SB_DEBUGr_fields[] = {
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO },
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_USE_DEBUG_TAL_SELf, 1, 4, 0 },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG0r_fields[] = {
    { TMRDTMODf, 6, 22, SOCF_LE },
    { TRCf, 6, 16, SOCF_LE },
    { TWRf, 4, 12, SOCF_LE },
    { TWLf, 4, 8, SOCF_LE },
    { TCCDf, 3, 4, SOCF_LE },
    { TRRDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG1r_fields[] = {
    { WB_FULL_THRESHOLDf, 5, 8, SOCF_LE },
    { WB_CONGEST_THRESHOLDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG2r_fields[] = {
    { IDLE_ENABLEf, 1, 31, 0 },
    { ODT_ENABLEf, 1, 30, 0 },
    { TREAD_ENBf, 5, 25, SOCF_LE },
    { TWTRf, 5, 20, SOCF_LE },
    { TRTWf, 5, 15, SOCF_LE },
    { TALf, 4, 11, SOCF_LE },
    { TFAWf, 5, 6, SOCF_LE },
    { TCLf, 4, 2, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG3r_fields[] = {
    { CPU_URGENTf, 1, 20, 0 },
    { BANK_WR_UNAVAILABLEf, 6, 14, SOCF_LE },
    { PHY_UPD_VDL_ADDRf, 1, 11, 0 },
    { PHY_UPD_VDL_BL1f, 1, 10, 0 },
    { PHY_UPD_VDL_BL0f, 1, 9, 0 },
    { PHY_DYN_VDL_TIMERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG4r_fields[] = {
    { DISABLE_REORDERf, 1, 30, 0 },
    { RR_BANK_SEARCHf, 1, 29, 0 },
    { ARB_REFRESH_DELAYf, 6, 23, SOCF_LE },
    { MIN_FIRST_READ_DELAYf, 4, 19, SOCF_LE },
    { WRITE_TO_READ_DELAYf, 4, 15, SOCF_LE },
    { NUM_COL_BITSf, 3, 12, SOCF_LE },
    { REFRESH_INTERVALf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG6r_fields[] = {
    { TRFCf, 7, 25, SOCF_LE },
    { TRPf, 5, 20, SOCF_LE },
    { CKE_INIT_COUNTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_CONFIG7r_fields[] = {
    { TZQf, 10, 7, SOCF_LE },
    { TXPRf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_AUTOINITr_fields[] = {
    { CI_PHY_CKEf, 1, 2, SOCF_RO },
    { DONEf, 1, 1, SOCF_W1TC },
    { STARTf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_BURSTr_fields[] = {
    { DDR_BURSTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_CALIBRATIONr_fields[] = {
    { DDR2_CKE_Nf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_ITERr_fields[] = {
    { DDR_ITERf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_MR0r_fields[] = {
    { BAf, 3, 14, SOCF_LE },
    { Af, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_MR1r_fields[] = {
    { BAf, 3, 14, SOCF_LE },
    { Af, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_MR2r_fields[] = {
    { BAf, 3, 14, SOCF_LE },
    { Af, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_MR3r_fields[] = {
    { BAf, 3, 14, SOCF_LE },
    { Af, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_PHY_BISTr_fields[] = {
    { LBIST_CTL_DONEf, 1, 5, SOCF_RO },
    { LBIST_CTL_PASSf, 1, 4, SOCF_RO },
    { LBIST_DAT_DONEf, 1, 3, SOCF_RO },
    { LBIST_DAT_PASSf, 1, 2, SOCF_RO },
    { LBIST_CKDISf, 1, 1, 0 },
    { LBIST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_PHY_BIST_SEEDr_fields[] = {
    { LBIST_SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_PHY_REG_CTRLr_fields[] = {
    { PHY_REG_ACKf, 1, 31, SOCF_W1TC },
    { PHY_REG_REQf, 1, 30, SOCF_PUNCH },
    { PHY_REG_RD_WR_Nf, 1, 29, 0 },
    { PHY_REG_ADDRf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_PHY_REG_DATAr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_STARTr_fields[] = {
    { START_ADDRESSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_STEPr_fields[] = {
    { STEP_ADDRESSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DDR_TESTr_fields[] = {
    { MODEf, 2, 4, SOCF_LE },
    { RAM_TEST_FAILf, 1, 3, SOCF_W1TC },
    { RAM_DONEf, 1, 1, SOCF_W1TC },
    { RAM_TESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUGr_fields[] = {
    { INIT_DONE_DATA1_MSBf, 1, 13, SOCF_W1TC },
    { INIT_DONE_DATA1_LSBf, 1, 12, SOCF_W1TC },
    { INIT_DONE_DATA0_MSBf, 1, 11, SOCF_W1TC },
    { INIT_DONE_DATA0_LSBf, 1, 10, SOCF_W1TC },
    { INIT_DONE_CTLf, 1, 9, SOCF_W1TC },
    { INITf, 1, 8, SOCF_PUNCH },
    { REFRESH_OVERRIDEf, 1, 7, 0 },
    { CI_WB_FILL_WATERMARKH_CLRf, 1, 6, SOCF_PUNCH },
    { CI_WB_FILL_WATERMARKHf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_RD_LINESr_fields[] = {
    { LINECOUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_SKID_BUFr_fields[] = {
    { CNTf, 6, 10, SOCF_LE|SOCF_RO },
    { RPTRf, 5, 5, SOCF_LE|SOCF_RO },
    { WPTRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_CONTROLr_fields[] = {
    { HALT_DELAYf, 14, 18, SOCF_LE },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 },
    { HALT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_CAPT0r_fields[] = {
    { VALIDf, 2, 28, SOCF_LE|SOCF_RWBW },
    { SELECT_1f, 4, 24, SOCF_LE|SOCF_RWBW },
    { SELECT_0f, 4, 20, SOCF_LE|SOCF_RWBW },
    { EOPf, 1, 19, SOCF_RWBW },
    { PLA_COL3_1f, 1, 18, SOCF_RWBW },
    { PLA_8_0_0f, 9, 9, SOCF_LE|SOCF_RWBW },
    { TAGf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_CAPT1r_fields[] = {
    { SOURCE_IDf, 3, 24, SOCF_LE|SOCF_RWBW },
    { PLAf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_MASK0r_fields[] = {
    { VALIDf, 2, 28, SOCF_LE },
    { SELECT_1f, 4, 24, SOCF_LE },
    { SELECT_0f, 4, 20, SOCF_LE },
    { EOPf, 1, 19, 0 },
    { PLA_COL3_1f, 1, 18, 0 },
    { PLA_8_0_0f, 9, 9, SOCF_LE },
    { TAGf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_MASK1r_fields[] = {
    { SOURCE_IDf, 3, 24, SOCF_LE },
    { PLAf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_STATUSr_fields[] = {
    { RB_STATUSf, 1, 1, SOCF_W1TC },
    { TX_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_STATUS_MASKr_fields[] = {
    { RB_STATUS_DISINTf, 1, 1, 0 },
    { TX_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_CAPT0r_fields[] = {
    { VALIDf, 1, 3, SOCF_RWBW },
    { FIRST_DEQf, 1, 2, SOCF_RWBW },
    { LAST_DEQf, 1, 1, SOCF_RWBW },
    { LAST_REQf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_CAPT1r_fields[] = {
    { CBLOCKSf, 6, 24, SOCF_LE|SOCF_RWBW },
    { PLAf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_MASK0r_fields[] = {
    { VALIDf, 1, 3, 0 },
    { FIRST_DEQf, 1, 2, 0 },
    { LAST_DEQf, 1, 1, 0 },
    { LAST_REQf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_MASK1r_fields[] = {
    { CBLOCKSf, 6, 24, SOCF_LE },
    { PLAf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_VALUE1r_fields[] = {
    { NONZERO_CBLOCKSf, 1, 30, 0 },
    { CBLOCKSf, 6, 24, SOCF_LE },
    { PLAf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_ECC_DEBUGr_fields[] = {
    { WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { WFIFO_CTL_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_ECC_STATUSr_fields[] = {
    { WFIFO_CTL_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_ERRORr_fields[] = {
    { MISSED_REFRESHf, 1, 3, SOCF_W1TC },
    { WFIFO_CTL_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { WFIFO_CTL_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { WB_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_ERROR_MASKr_fields[] = {
    { MISSED_REFRESH_DISINTf, 1, 3, 0 },
    { WFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { WFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { WB_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_FAILED_ADDRr_fields[] = {
    { FAILED_ADDRESSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_FAILED_DATA0r_fields[] = {
    { FAILED_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_MEM_ACC_CTRLr_fields[] = {
    { MEM_ACC_ACKf, 1, 31, SOCF_W1TC },
    { MEM_ACC_REQf, 1, 30, SOCF_PUNCH },
    { MEM_ACC_RD_WR_Nf, 1, 29, 0 },
    { MEM_ACC_USE_DYN_VDLf, 1, 28, 0 },
    { MEM_ACC_ADDRf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_MEM_DEBUGr_fields[] = {
    { WFIFO_DATA1_MSB_TMf, 4, 16, SOCF_LE },
    { WFIFO_DATA1_LSB_TMf, 4, 12, SOCF_LE },
    { WFIFO_DATA0_MSB_TMf, 4, 8, SOCF_LE },
    { WFIFO_DATA0_LSB_TMf, 4, 4, SOCF_LE },
    { WFIFO_CTL_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_MRS_CMDr_fields[] = {
    { DONEf, 1, 4, SOCF_W1TC },
    { REQf, 1, 3, SOCF_PUNCH },
    { ZQ_CAL_MRS_Nf, 1, 2, 0 },
    { MRS_SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_RB_RBTAG_SB_DEBUGr_fields[] = {
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO },
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_USE_DEBUG_TAL_SELf, 1, 4, 0 },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_RESETr_fields[] = {
    { TREX2_DEBUG_ENABLEf, 1, 3, 0 },
    { DDR_RESET_Nf, 1, 2, 0 },
    { PHY_SW_RESETf, 1, 1, 0 },
    { SW_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_TEST_ALT_DATA0r_fields[] = {
    { TEST_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CI_TEST_DATA0r_fields[] = {
    { TEST_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMDWORD_SHADOW_BSEr_fields[] = {
    { CMDWORD_SHADOW_BSE_BITSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMDWORD_SHADOW_CSEr_fields[] = {
    { CMDWORD_SHADOW_CSE_BITSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMDWORD_SHADOW_HSEr_fields[] = {
    { CMDWORD_SHADOW_HSE_BITSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_CMICMINTIMERr_fields[] = {
    { CMICMINTIMERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CMICTXCOSMASKr_fields[] = {
    { CMICTXCOSMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMICTXCOSMASK_BCM53314_A0r_fields[] = {
    { CMICTXCOSMASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_1000_BASE_X_MODEr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { LMD_1000BASEX_ENABLEf, 4, 4, SOCF_LE },
    { LMD_ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CMIC_64BIT_STATS_CFGr_fields[] = {
    { SIZE_SELECTf, 1, 31, 0 },
    { LAST_64_REGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_64BIT_STATS_CFG_BCM5673_A0r_fields[] = {
    { L_STAT_REGf, 10, 16, SOCF_LE },
    { F_STAT_REGf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_64BIT_STATS_CFG_BCM5695_A0r_fields[] = {
    { SIZE_SELECTf, 1, 31, 0 },
    { KSIZE_SELECTf, 1, 30, 0 },
    { LAST_64_REGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_ARL_DMA_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_ARL_DMA_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_ARL_DMA_CNT_BCM5665_A0r_fields[] = {
    { BEATSf, 3, 29, SOCF_LE },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_ARL_DMA_CNT_BCM5673_A0r_fields[] = {
    { BEATSf, 3, 29, SOCF_LE },
    { RESERVED_0f, 13, 16, SOCF_LE|SOCF_RES },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_ARL_MBUF0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_CTRLr_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_MODEf, 2, 1, SOCF_LE|SOCF_RES },
    { INT_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_CTRL_BCM56524_A0r_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_MODEf, 2, 1, SOCF_LE },
    { INT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { NSf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_STATUSr_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_COMPLETEf, 1, 1, SOCF_RO },
    { INTERRUPTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_0r_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { ENABLEf, 1, 30, SOCF_RES },
    { NSf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_1r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { FRAC_NSf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_0_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { ENABLEf, 1, 30, 0 },
    { NSf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_0r_fields[] = {
    { SECf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_1r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { NSf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_2r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { FRAC_NSf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CONFIGr_fields[] = {
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { EPOCHf, 16, 12, SOCF_LE|SOCF_RES },
    { ACCURACYf, 8, 4, SOCF_LE|SOCF_RES },
    { LOCKf, 1, 3, SOCF_RES },
    { TIME_CODE_ENABLEf, 1, 2, SOCF_RES },
    { MODEf, 1, 1, SOCF_RES },
    { ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { EPOCHf, 16, 12, SOCF_LE },
    { ACCURACYf, 8, 4, SOCF_LE },
    { LOCKf, 1, 3, 0 },
    { TIME_CODE_ENABLEf, 1, 2, 0 },
    { MODEf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_DRIFT_RATEr_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGNf, 1, 30, SOCF_RES },
    { FRAC_NSf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_DRIFT_RATE_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGNf, 1, 30, 0 },
    { FRAC_NSf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRLr_fields[] = {
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { ENABLEf, 1, 25, SOCF_RES },
    { THRESHOLDf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRL_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { ENABLEf, 1, 25, 0 },
    { THRESHOLDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRCr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM56524_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2r_fields[] = {
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_1r_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGN_BITf, 1, 30, SOCF_RES },
    { NSf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_0_BCM56524_A0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_1_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGN_BITf, 1, 30, 0 },
    { NSf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_CHIP_MODE_CONTROLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNMANAGED_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_ENABLEr_fields[] = {
    { PARITY_ERROR_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { PARITY_ERROR_ENABLEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUSr_fields[] = {
    { PARITY_ERROR_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56334_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { XQP3_TO_CMIC_PERR_INTRf, 1, 9, SOCF_RO },
    { XQP2_TO_CMIC_PERR_INTRf, 1, 8, SOCF_RO },
    { XQP1_TO_CMIC_PERR_INTRf, 1, 7, SOCF_RO },
    { XQP0_TO_CMIC_PERR_INTRf, 1, 6, SOCF_RO },
    { PCIE_REPLAY_PERRf, 1, 5, SOCF_RO },
    { IP2_TO_CMIC_PERR_INTRf, 1, 4, SOCF_RO },
    { IP1_TO_CMIC_PERR_INTRf, 1, 3, SOCF_RO },
    { IP0_TO_CMIC_PERR_INTRf, 1, 2, SOCF_RO },
    { EP_TO_CMIC_PERR_INTRf, 1, 1, SOCF_RO },
    { MMU_TO_CMIC_MEMFAIL_INTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56634_A0r_fields[] = {
    { PARITY_ERROR_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_CLK_ENABLEr_fields[] = {
    { RESET_CONTROLf, 16, 16, SOCF_LE },
    { CLK_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_CLK_ENABLE_BCM5670_A0r_fields[] = {
    { PORT_MASKf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_CLK_GATE_RESET_CONTROLr_fields[] = {
    { RESET_CONTROLf, 11, 16, SOCF_LE },
    { CLK_ENABLEf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CMICE_BISR_REG_RD_DATAr_fields[] = {
    { RESERVED_1f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { DATAf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CMIC_CONFIGr_fields[] = {
    { EXT_MDIO_MSTR_DISf, 1, 26, 0 },
    { ABORT_TBL_DMAf, 1, 25, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { LS_START_ID0f, 1, 23, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { LINK_SCAN_GIGf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM53314_A0r_fields[] = {
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_CONFIG_BCM56218_A0r_fields[] = {
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56524_A0r_fields[] = {
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVEDf, 1, 14, SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56601_A0r_fields[] = {
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { RESERVED_2f, 1, 12, SOCF_RO|SOCF_RES },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { RESERVED_1f, 1, 4, SOCF_RO|SOCF_RES },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56624_A0r_fields[] = {
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56634_A0r_fields[] = {
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, SOCF_RES },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, SOCF_RES },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, SOCF_RES },
    { STOP_LS_ON_CHANGEf, 1, 21, SOCF_RES },
    { RLD_STS_UPD_DISf, 1, 20, SOCF_RES },
    { SG_RELOAD_ENABLEf, 1, 19, SOCF_RES },
    { SG_ENABLEf, 1, 18, SOCF_RES },
    { TIME_STAMP_UPD_DISf, 1, 17, SOCF_RES },
    { RESET_PCI_ENf, 1, 16, SOCF_RES },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, SOCF_RES },
    { RESERVEDf, 1, 14, SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, SOCF_RES },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, SOCF_RES },
    { I2C_ENf, 1, 11, SOCF_RES },
    { LE_DMA_ENf, 1, 10, SOCF_RES },
    { UNTAG_ENf, 1, 9, SOCF_RES },
    { UNTAG_ALL_RCV_ENf, 1, 8, SOCF_RES },
    { SCHAN_ABORTf, 1, 7, SOCF_RES },
    { ACT_LOW_INTf, 1, 6, SOCF_RES },
    { RESET_CPSf, 1, 5, SOCF_RES },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, SOCF_RES },
    { MSTR_Q_MAX_ENf, 1, 3, SOCF_RES },
    { BE_CHECK_ENf, 1, 2, SOCF_RES },
    { WR_BRST_ENf, 1, 1, SOCF_RES },
    { RD_BRST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5665_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM5665_A0r_fields[] = {
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { ABORT_TBL_DMAf, 1, 25, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { LS_START_ID0f, 1, 23, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { STACK_ARCH_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_CONFIG_BCM5665_B0r_fields[] = {
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { ABORT_TBL_DMAf, 1, 25, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { LS_START_ID0f, 1, 23, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { STACK_ARCH_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM5670_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_AUTO_SCAN_ON_LCHGf, 1, 21, 0 },
    { DIS_RLD_STAT_UPDATEf, 1, 20, 0 },
    { EN_RLD_OPNf, 1, 19, 0 },
    { EN_SG_OPNf, 1, 18, 0 },
    { EN_PCI_RST_ON_INITf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { MIS_ALIGN_DMA_MRD_ADDR_ENf, 1, 13, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM5673_A0r_fields[] = {
    { INT_PHY_CLAUSE_45f, 1, 27, 0 },
    { EXT_MDIO_MSTR_DISf, 1, 26, 0 },
    { ABORT_TBL_DMAf, 1, 25, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { LS_START_ID0f, 1, 23, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { LINK_SCAN_GIGf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM5675_A0r_fields[] = {
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_AUTO_SCAN_ON_LCHGf, 1, 21, 0 },
    { DIS_RLD_STAT_UPDATEf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { EN_RLD_OPNf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { EN_SG_OPNf, 1, 18, 0 },
    { EN_PCI_RST_ON_INITf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { MIS_ALIGN_DMA_MRD_ADDR_ENf, 1, 13, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM5695_A0r_fields[] = {
    { EXTENDED_DCB_ENABLEf, 1, 27, 0 },
    { EXT_MDIO_MSTR_DISf, 1, 26, 0 },
    { ABORT_TBL_DMAf, 1, 25, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { LS_START_ID0f, 1, 23, 0 },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { LINK_SCAN_GIGf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields[] = {
    { TESTA_SELf, 2, 30, SOCF_LE|SOCF_RES },
    { KVCO_XSf, 3, 27, SOCF_LE|SOCF_RES },
    { KVCO_XFf, 3, 24, SOCF_LE|SOCF_RES },
    { IPF_BWf, 2, 22, SOCF_LE|SOCF_RES },
    { LF_ORDERf, 1, 21, SOCF_RES },
    { CNf, 2, 19, SOCF_LE|SOCF_RES },
    { RNf, 2, 17, SOCF_LE|SOCF_RES },
    { CPf, 2, 15, SOCF_LE|SOCF_RES },
    { CZf, 2, 13, SOCF_LE|SOCF_RES },
    { RZf, 3, 10, SOCF_LE|SOCF_RES },
    { ICPXf, 5, 5, SOCF_LE|SOCF_RES },
    { ICP_OFFf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { BIASIN_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56634_A0r_fields[] = {
    { TESTA_SELf, 2, 30, SOCF_LE|SOCF_RES },
    { KVCO_XSf, 3, 27, SOCF_LE|SOCF_RES },
    { KVCO_XFf, 3, 24, SOCF_LE|SOCF_RES },
    { IPF_BWf, 2, 22, SOCF_LE|SOCF_RES },
    { LF_ORDERf, 1, 21, SOCF_RES },
    { CNf, 2, 19, SOCF_LE|SOCF_RES },
    { RNf, 2, 17, SOCF_LE|SOCF_RES },
    { CPf, 2, 15, SOCF_LE|SOCF_RES },
    { CZf, 2, 13, SOCF_LE|SOCF_RES },
    { RZf, 3, 10, SOCF_LE|SOCF_RES },
    { ICPXf, 5, 5, SOCF_LE|SOCF_RES },
    { ICP_OFFf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56634_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56624_B0r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { DDR1_ECHO_IN_SELf, 1, 29, SOCF_RES },
    { DDR0_ECHO_IN_SELf, 1, 28, SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { BIASIN_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields[] = {
    { ARESETf, 1, 31, SOCF_RES },
    { DRESETf, 1, 30, SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r_fields[] = {
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { ECHO_IN_SELf, 1, 28, SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { BIASIN_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r_fields[] = {
    { ARESETf, 1, 31, SOCF_RES },
    { DRESETf, 1, 30, SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_COS_AVAILABLE0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RXr_fields[] = {
    { CH3_COS_BMPf, 8, 24, SOCF_LE },
    { CH2_COS_BMPf, 8, 16, SOCF_LE },
    { CH1_COS_BMPf, 8, 8, SOCF_LE },
    { CH0_COS_BMPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RX_HIr_fields[] = {
    { RESERVED_3f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { CH3_COS_BMP_HIf, 2, 24, SOCF_LE },
    { RESERVED_2f, 6, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { CH2_COS_BMP_HIf, 2, 16, SOCF_LE },
    { RESERVED_1f, 6, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { CH1_COS_BMP_HIf, 2, 8, SOCF_LE },
    { RESERVED_0f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { CH0_COS_BMP_HIf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_CMIC_DEVICE_IDr_fields[] = {
    { REVISION_IDf, 8, 16, SOCF_LE },
    { DEVICE_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DEVICE_ID_BCM5675_A0r_fields[] = {
    { REVISION_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEVICE_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CMIC_DEV_REV_IDr_fields[] = {
    { MOD_IDf, 8, 24, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56524_A0r_fields[] = {
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM5665_A0r_fields[] = {
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM5673_A0r_fields[] = {
    { MOD_IDf, 8, 24, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM5674_A0r_fields[] = {
    { MOD_IDf, 8, 24, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM5695_A0r_fields[] = {
    { MOD_IDf, 8, 24, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_DMA_CTRLr_fields[] = {
    { DROP_TX_PRT_BITS0_CH3f, 1, 28, 0 },
    { INTR_SEL_DES_PKT_CH3f, 1, 27, 0 },
    { ABORT_DMA_CH3f, 1, 26, 0 },
    { CH3_NO_MOD_PBMPf, 1, 25, 0 },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { DROP_TX_PRT_BITS0_CH2f, 1, 20, 0 },
    { INTR_SEL_DES_PKT_CH2f, 1, 19, 0 },
    { ABORT_DMA_CH2f, 1, 18, 0 },
    { CH2_NO_MOD_PBMPf, 1, 17, 0 },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { DROP_TX_PRT_BITS0_CH1f, 1, 12, 0 },
    { INTR_SEL_DES_PKT_CH1f, 1, 11, 0 },
    { ABORT_DMA_CH1f, 1, 10, 0 },
    { CH1_NO_MOD_PBMPf, 1, 9, 0 },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { DROP_TX_PRT_BITS0_CH0f, 1, 4, 0 },
    { INTR_SEL_DES_PKT_CH0f, 1, 3, 0 },
    { ABORT_DMA_CH0f, 1, 2, 0 },
    { CH0_NO_MOD_PBMPf, 1, 1, 0 },
    { CH0_DIRECTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM56601_A0r_fields[] = {
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, 0 },
    { CH3_ABORT_DMAf, 1, 26, 0 },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, 0 },
    { CH2_ABORT_DMAf, 1, 18, 0 },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, 0 },
    { CH1_ABORT_DMAf, 1, 10, 0 },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 },
    { CH0_ABORT_DMAf, 1, 2, 0 },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { CH0_DIRECTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM56634_A0r_fields[] = {
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, SOCF_RES },
    { CH3_ABORT_DMAf, 1, 26, SOCF_RES },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { CH3_DIRECTIONf, 1, 24, SOCF_RES },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, SOCF_RES },
    { CH2_ABORT_DMAf, 1, 18, SOCF_RES },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { CH2_DIRECTIONf, 1, 16, SOCF_RES },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, SOCF_RES },
    { CH1_ABORT_DMAf, 1, 10, SOCF_RES },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { CH1_DIRECTIONf, 1, 8, SOCF_RES },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, SOCF_RES },
    { CH0_ABORT_DMAf, 1, 2, SOCF_RES },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { CH0_DIRECTIONf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM5673_A0r_fields[] = {
    { CH3_DROP_TX_PRTS_ZEROf, 1, 28, 0 },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, 0 },
    { CH3_ABORT_DMAf, 1, 26, 0 },
    { CH3_NO_MOD_PBMPf, 1, 25, 0 },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH2_DROP_TX_PRTS_ZEROf, 1, 20, 0 },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, 0 },
    { CH2_ABORT_DMAf, 1, 18, 0 },
    { CH2_NO_MOD_PBMPf, 1, 17, 0 },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH1_DROP_TX_PRTS_ZEROf, 1, 12, 0 },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, 0 },
    { CH1_ABORT_DMAf, 1, 10, 0 },
    { CH1_NO_MOD_PBMPf, 1, 9, 0 },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH0_DROP_TX_PRTS_ZEROf, 1, 4, 0 },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 },
    { CH0_ABORT_DMAf, 1, 2, 0 },
    { CH0_NO_MOD_PBMPf, 1, 1, 0 },
    { CH0_DIRECTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_DMA_DESC0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_DMA_STATr_fields[] = {
    { PCI_FATAL_ERRf, 2, 29, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 2, 24, SOCF_LE|SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { CH3_DMA_ENf, 1, 3, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM56601_A0r_fields[] = {
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { CH3_DMA_ENf, 1, 3, 0 },
    { CH2_DMA_ENf, 1, 2, 0 },
    { CH1_DMA_ENf, 1, 1, 0 },
    { CH0_DMA_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM56634_A0r_fields[] = {
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO|SOCF_RES },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO|SOCF_RES },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO|SOCF_RES },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO|SOCF_RES },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO|SOCF_RES },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO|SOCF_RES },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO|SOCF_RES },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO|SOCF_RES },
    { DMA_RESETf, 1, 12, SOCF_RO|SOCF_RES },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO|SOCF_RES },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { CH3_DMA_ENf, 1, 3, SOCF_RES },
    { CH2_DMA_ENf, 1, 2, SOCF_RES },
    { CH1_DMA_ENf, 1, 1, SOCF_RES },
    { CH0_DMA_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM5670_A0r_fields[] = {
    { PCI_FATAL_ERRf, 2, 29, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 2, 24, SOCF_LE|SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { STAT_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STAT_DMA_ITR_DONEf, 1, 14, SOCF_RO },
    { STAT_DMA_OPN_CMPLTf, 1, 13, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { CH3_DMA_ENf, 1, 3, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM5673_A0r_fields[] = {
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { CH3_DMA_ENf, 1, 3, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SELr_fields[] = {
    { BYTELANE3f, 8, 24, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM56224_A0r_fields[] = {
    { BYTELANE3f, 8, 24, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM56634_A0r_fields[] = {
    { BYTELANE3f, 8, 24, SOCF_LE|SOCF_RES },
    { BYTELANE2f, 8, 16, SOCF_LE|SOCF_RES },
    { BYTELANE1f, 8, 8, SOCF_LE|SOCF_RES },
    { BYTELANE0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM5670_A0r_fields[] = {
    { BYTELANE3f, 8, 24, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE0f, 8, 0, SOCF_LE },
    { EN_BIG_ENDIAN_BUS_4_NRM_DMAf, 1, 2, 0 },
    { EN_BIG_ENDIAN_BUS_4_PKT_DMAf, 1, 1, 0 },
    { EN_BIG_ENDIAN_BUS_4_PIOf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM5675_A0r_fields[] = {
    { BYTELANE3f, 4, 24, SOCF_LE },
    { BYTELANE2f, 4, 16, SOCF_LE },
    { BYTELANE1f, 4, 8, SOCF_LE },
    { EN_BIG_ENDIAN_WORDS_4_STAT_DMAf, 1, 3, 0 },
    { BYTELANE0f, 4, 0, SOCF_LE },
    { EN_BIG_ENDIAN_BUS_4_NRM_DMAf, 1, 2, 0 },
    { EN_BIG_ENDIAN_BUS_4_PKT_DMAf, 1, 1, 0 },
    { EN_BIG_ENDIAN_BUS_4_PIOf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields[] = {
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE },
    { ERRORf, 1, 11, SOCF_RO },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLE_VALf, 1, 1, 0 },
    { ACTIVEf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields[] = {
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE },
    { ERRORf, 1, 11, SOCF_RO },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ACTIVEf, 1, 1, SOCF_RO },
    { ENABLE_VALf, 1, 1, SOCF_WO },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields[] = {
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE|SOCF_RES },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE|SOCF_RES },
    { ERRORf, 1, 11, SOCF_RO|SOCF_RES },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { BEAT_COUNTf, 5, 2, SOCF_LE|SOCF_RES },
    { ACTIVEf, 1, 1, SOCF_RO|SOCF_RES },
    { ENABLE_VALf, 1, 1, SOCF_WO|SOCF_RES },
    { ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_FIFO_DMA_SB_ARB_CTRLr_fields[] = {
    { SLOT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUGr_fields[] = {
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_RD_DMA_NACK_FATALf, 1, 8, 0 },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_RD_DMA_NACK_FATALf, 1, 8, SOCF_RES },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO|SOCF_RES },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIGr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { GFPORT_CLOCK_CONFIGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { SEL_COMBO_SERDES_1_REF_CLK_SRCf, 1, 7, 0 },
    { SEL_COMBO_SERDES_0_REF_CLK_SRCf, 1, 6, 0 },
    { SEL_DOZEN_SERDES_1_REF_CLK_SRCf, 2, 4, SOCF_LE },
    { SEL_DOZEN_SERDES_0_REF_CLK_SRCf, 2, 2, SOCF_LE },
    { DISABLE_S3MII_REF_CLKf, 1, 1, 0 },
    { SEL_S3MII_REF_CLK_SRCf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_B0r_fields[] = {
    { RESERVED_1f, 22, 10, SOCF_LE|SOCF_RES },
    { PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf, 2, 8, SOCF_LE },
    { SEL_COMBO_SERDES_1_REF_CLK_SRCf, 1, 7, 0 },
    { SEL_COMBO_SERDES_0_REF_CLK_SRCf, 1, 6, 0 },
    { SEL_DOZEN_SERDES_1_REF_CLK_SRCf, 2, 4, SOCF_LE },
    { SEL_DOZEN_SERDES_0_REF_CLK_SRCf, 2, 2, SOCF_LE },
    { DISABLE_S3MII_REF_CLKf, 1, 1, 0 },
    { SEL_S3MII_REF_CLK_SRCf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_HGTX_CTRLr_fields[] = {
    { L3_STATSf, 1, 29, 0 },
    { MH_PRIORITYf, 3, 26, SOCF_LE },
    { INGRESS_TAGGEDf, 1, 25, 0 },
    { SMPf, 1, 24, 0 },
    { CNGf, 1, 23, 0 },
    { HEADER_TYPEf, 2, 21, SOCF_LE },
    { MATCHED_RULEf, 8, 13, SOCF_LE },
    { PFMf, 2, 11, SOCF_LE },
    { SRC_PORT_TGIDf, 6, 5, SOCF_LE },
    { SRC_MODIDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_HGTX_CTRL1r_fields[] = {
    { HEADER_TYPEf, 2, 20, SOCF_LE },
    { SMPf, 1, 19, 0 },
    { ING_TAGGEDf, 1, 18, 0 },
    { L3_STATSf, 1, 17, 0 },
    { CNGf, 1, 16, 0 },
    { CLASS_TAGf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_HGTX_CTRL2r_fields[] = {
    { MATCHED_RULEf, 7, 13, SOCF_LE },
    { PFMf, 2, 11, SOCF_LE },
    { SRC_TGID_PORTf, 6, 5, SOCF_LE },
    { SRC_MODf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_HGTX_CTRL2_BCM5673_A0r_fields[] = {
    { MATCHED_RULEf, 10, 13, SOCF_LE },
    { PFMf, 2, 11, SOCF_LE },
    { SRC_TGID_PORTf, 6, 5, SOCF_LE },
    { SRC_MODf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_HOL0_AVAILABLE_MOD0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_HOL0_AVAILABLE_MOD1r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_I2C_CTRLr_fields[] = {
    { INT_ENf, 1, 7, 0 },
    { BUS_ENf, 1, 6, 0 },
    { MM_STRTf, 1, 5, 0 },
    { MM_STPf, 1, 4, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { AAAKf, 1, 2, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_CTRL_BCM56601_A0r_fields[] = {
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_ENf, 1, 7, 0 },
    { BUS_ENf, 1, 6, 0 },
    { MM_STRTf, 1, 5, 0 },
    { MM_STPf, 1, 4, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { AAAKf, 1, 2, 0 },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_I2C_CTRL_BCM56634_A0r_fields[] = {
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_ENf, 1, 7, SOCF_RES },
    { BUS_ENf, 1, 6, SOCF_RES },
    { MM_STRTf, 1, 5, SOCF_RES },
    { MM_STPf, 1, 4, SOCF_RES },
    { INT_FLAGf, 1, 3, SOCF_RES },
    { AAAKf, 1, 2, SOCF_RES },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_5670_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_DATAr_fields[] = {
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_DATA_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_I2C_RESETr_fields[] = {
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_RESET_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_I2C_RESET_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDRr_fields[] = {
    { ADDRf, 6, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDR_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADDRf, 7, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDR_BCM5673_A0r_fields[] = {
    { ADDRf, 7, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDRr_fields[] = {
    { ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDR_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_I2C_STATr_fields[] = {
    { CONDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_I2C_STAT_BCM56601_A0r_fields[] = {
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { CONDf, 5, 3, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_I2C_STAT_BCM5673_A0r_fields[] = {
    { CONDf, 8, 0, SOCF_LE|SOCF_RO },
    { CCR_Mf, 4, 3, SOCF_LE|SOCF_WO },
    { CCR_Nf, 3, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_IGBP_DISCARDr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_INTR_WAIT_CYCLESr_fields[] = {
    { INTR_WAIT_CYCLESf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_INT_PHY_SCANr_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_IPIC_STATS_CFGr_fields[] = {
    { F_STAT_REG_64Bf, 8, 8, SOCF_LE },
    { L_STAT_REG_64Bf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CMIC_IRQ_MASKr_fields[] = {
    { ARL_BUCKET_OVRf, 1, 21, 0 },
    { STATS_DMA_ITER_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { ARL_DMA_CNT0f, 1, 6, 0 },
    { ARL_DMA_XFERf, 1, 5, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { GBP_FULLf, 1, 3, 0 },
    { ARL_MBUF_DROPf, 1, 2, 0 },
    { ARL_MBUFf, 1, 1, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_1r_fields[] = {
    { SBUS_BLOCK_INTERRUPT_MASKf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_1_BCM56524_A0r_fields[] = {
    { SBUS_BLOCK_INTERRUPT_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM53314_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { EP_TO_CMIC_INTRf, 1, 6, SOCF_RO },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { TX_PAUSE_STAT_MODf, 1, 3, 0 },
    { RX_PAUSE_STAT_MODf, 1, 2, 0 },
    { RESERVED_1f, 1, 1, SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56334_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { LINK_STAT_MODf, 1, 4, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56601_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56624_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { RESERVED_2f, 2, 26, SOCF_LE|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, 0 },
    { CHIP_FUNC_INTR_3f, 1, 5, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56634_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { CHIP_FUNC_INTR_7f, 1, 27, 0 },
    { CHIP_FUNC_INTR_6f, 1, 26, 0 },
    { CHIP_FUNC_INTR_5f, 1, 25, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, 0 },
    { CHIP_FUNC_INTR_3f, 1, 5, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM5665_A0r_fields[] = {
    { ARL_QVLAN_PARITY_ERRORf, 1, 28, 0 },
    { ARL_L2_PARITY_ERRORf, 1, 27, 0 },
    { ARL_L3_PARITY_ERRORf, 1, 26, 0 },
    { ARL_LPM_HI_PARITY_ERRORf, 1, 25, 0 },
    { ARL_LPM_LO_PARITY_ERRORf, 1, 24, 0 },
    { IGBP_FULLf, 1, 22, 0 },
    { ARL_BUCKET_OVRf, 1, 21, 0 },
    { STATS_DMA_ITER_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { ARL_DMA_CNT0f, 1, 6, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { GBP_FULLf, 1, 3, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM5670_A0r_fields[] = {
    { MMU_GROUP_INTRf, 1, 21, 0 },
    { STATS_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM5673_A0r_fields[] = {
    { ARL_BUCKET_OVRf, 1, 21, 0 },
    { STATS_DMA_ITER_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { ARL_DMA_CNT0f, 1, 6, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { GBP_FULLf, 1, 3, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56800_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { EP_INTRf, 1, 6, SOCF_RO|SOCF_RES },
    { IP_INTRf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM5695_A0r_fields[] = {
    { ARL_ERRORf, 1, 21, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { ARL_DMA_CNT0f, 1, 6, 0 },
    { ARL_DMA_XFERf, 1, 5, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { GBP_FULLf, 1, 3, 0 },
    { ARL_MBUF_DROPf, 1, 2, 0 },
    { ARL_MBUFf, 1, 1, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CMIC_IRQ_STATr_fields[] = {
    { ARL_BUCKET_OVRf, 1, 21, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { ARL_DMA_CNT0f, 1, 6, SOCF_RO },
    { ARL_DMA_XFERf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { GBP_FULLf, 1, 3, SOCF_RO },
    { ARL_MBUF_DROPf, 1, 2, SOCF_RO },
    { ARL_MBUFf, 1, 1, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_1r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_1_BCM56524_A0r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM53314_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { TX_PAUSE_STAT_MODf, 1, 3, SOCF_RO },
    { RX_PAUSE_STAT_MODf, 1, 2, SOCF_RO },
    { RESERVED_1f, 1, 1, SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56334_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 25, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56524_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56601_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56624_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { RESERVED_2f, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56634_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO|SOCF_RES },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO|SOCF_RES },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO|SOCF_RES },
    { MEM_FAILf, 1, 28, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO|SOCF_RES },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO|SOCF_RES },
    { I2C_INTRf, 1, 18, SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO|SOCF_RES },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO|SOCF_RES },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO|SOCF_RES },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO|SOCF_RES },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { LINK_STAT_MODf, 1, 4, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM5665_A0r_fields[] = {
    { ARL_QVLAN_PARITY_ERRORf, 1, 28, SOCF_RO },
    { ARL_L2_PARITY_ERRORf, 1, 27, SOCF_RO },
    { ARL_L3_PARITY_ERRORf, 1, 26, SOCF_RO },
    { ARL_LPM_HI_PARITY_ERRORf, 1, 25, SOCF_RO },
    { ARL_LPM_LO_PARITY_ERRORf, 1, 24, SOCF_RO },
    { IGBP_FULLf, 1, 22, SOCF_RO },
    { ARL_BUCKET_OVRf, 1, 21, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { ARL_DMA_CNT0f, 1, 6, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { GBP_FULLf, 1, 3, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM5670_A0r_fields[] = {
    { MMU_GROUP_INTRf, 1, 21, SOCF_RO },
    { STATS_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM5673_A0r_fields[] = {
    { ARL_BUCKET_OVRf, 1, 21, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { ARL_DMA_CNT0f, 1, 6, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { GBP_FULLf, 1, 3, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56800_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { RESERVED_2f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { EP_INTRf, 1, 6, SOCF_RO },
    { IP_INTRf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM5695_A0r_fields[] = {
    { ARL_ERRORf, 1, 21, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { ARL_DMA_CNT0f, 1, 6, SOCF_RO },
    { ARL_DMA_XFERf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { GBP_FULLf, 1, 3, SOCF_RO },
    { ARL_MBUF_DROPf, 1, 2, SOCF_RO },
    { ARL_MBUFf, 1, 1, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_JTAGr_fields[] = {
    { TDOf, 1, 4, SOCF_RO },
    { TRSTBf, 1, 3, 0 },
    { TCKf, 1, 2, 0 },
    { TMSf, 1, 1, 0 },
    { TDIf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LEDCLK_PARAMSr_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE|SOCF_RES },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LEDCLK_PARAMS_BCM56524_A0r_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRLr_fields[] = {
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM53314_A0r_fields[] = {
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56524_A0r_fields[] = {
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56601_A0r_fields[] = {
    { LEDUP_SKIP_SCAN_INf, 1, 3, SOCF_SC },
    { LEDUP_SKIP_PROCESSORf, 1, 2, SOCF_SC },
    { LEDUP_SKIP_SCAN_OUTf, 1, 1, SOCF_SC },
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56624_A0r_fields[] = {
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56634_A0r_fields[] = {
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC|SOCF_RES },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC|SOCF_RES },
    { LEDUP_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LEDUP_DATA_RAMr_fields[] = {
    { PARITY_BITf, 1, 8, 0 },
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_DATA_RAM_BCM56634_A0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LEDUP_STATUSr_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, 0 },
    { LEDUP_RUNNINGf, 1, 8, 0 },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_STATUS_BCM56634_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RES },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RES },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LED_CONTROLr_fields[] = {
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_3f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_2f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_1f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_0f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_13f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_12f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_11f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_10f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_18f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_17f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_16f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_15f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_23f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_22f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_21f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_20f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_28f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_27f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_26f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_25f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_33f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_32f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_31f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_30f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_38f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_37f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_36f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_35f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_43f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_42f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_41f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_40f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_48f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_47f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_46f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_45f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56524_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_53f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_52f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_51f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_50f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE|SOCF_RES },
    { REMAP_PORT_8f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_7f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_6f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_5f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_CMIC_LED_STATUSr_fields[] = {
    { INITf, 1, 9, 0 },
    { RUNNINGf, 1, 8, 0 },
    { CURPCf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LED_STATUS_BCM5675_A0r_fields[] = {
    { INITf, 1, 9, SOCF_RO },
    { RUNNINGf, 1, 8, SOCF_RO },
    { CURPCf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LINK_STATr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_LINK_STATUS_CHANGE_STICKYr_fields[] = {
    { CMIC_LINK_STATUS_CHANGE_STICKYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LINK_STAT_BCM56634_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_MIIM_ADDRESSr_fields[] = {
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_ADDRESS_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESSr_fields[] = {
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RES },
    { MIIM_FLIP_STATUS_BITf, 1, 27, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 22, SOCF_LE },
    { MIIM_DEVICE_ADDRESS_ENABLEf, 1, 21, 0 },
    { MIIM_DEVICE_ADDRESSf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM53314_A0r_fields[] = {
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RES },
    { MIIM_FLIP_STATUS_BITf, 1, 27, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 22, SOCF_LE },
    { MIIM_DEVICE_ADDRESS_ENABLEf, 1, 21, 0 },
    { MIIM_DEVICE_ADDRESSf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_8f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM53314_A0r_fields[] = {
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r_fields[] = {
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_8f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_11f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_10f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_9f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_8f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM53314_A0r_fields[] = {
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r_fields[] = {
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_15f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_14f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_13f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_12f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_16f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM53314_A0r_fields[] = {
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_16f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r_fields[] = {
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_16f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_16f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_19f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_18f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_17f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_16f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_20f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r_fields[] = {
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_20f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_20f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_23f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_22f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_21f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_20f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_24f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r_fields[] = {
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_24f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_24f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_27f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_26f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_25f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_24f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_fields[] = {
    { RESERVED_3f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_28f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r_fields[] = {
    { PHY_ID_31f, 5, 24, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_28f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_31f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_28f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_31f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_30f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_29f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_28f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields[] = {
    { PHY_ID_35f, 5, 24, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_32f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_35f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_32f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_35f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_34f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_33f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_32f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields[] = {
    { PHY_ID_39f, 5, 24, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_36f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_39f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_36f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_39f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_38f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_37f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_36f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM53314_A0r_fields[] = {
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r_fields[] = {
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_3f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_2f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_1f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_0f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields[] = {
    { PHY_ID_43f, 5, 24, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_40f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_43f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_40f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_43f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_42f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_41f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_40f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields[] = {
    { PHY_ID_47f, 5, 24, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_44f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_47f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_44f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_47f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_46f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_45f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_44f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields[] = {
    { PHY_ID_51f, 5, 24, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_48f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_51f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_48f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_51f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_50f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_49f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_48f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields[] = {
    { PHY_ID_55f, 5, 24, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_52f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_55f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_52f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_55f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_54f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_53f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_52f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields[] = {
    { PHY_ID_59f, 5, 24, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_56f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_59f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_56f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_59f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_58f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_57f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_56f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields[] = {
    { PHY_ID_63f, 5, 24, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_60f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_63f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_60f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_63f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_62f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_61f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_60f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { PHY_ID_4f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM53314_A0r_fields[] = {
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_4f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r_fields[] = {
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_4f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_4f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_ID_7f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { PHY_ID_6f, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { PHY_ID_5f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { PHY_ID_4f, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_MIIM_PARAMr_fields[] = {
    { PHY_REG_OFFSETf, 8, 24, SOCF_LE },
    { INTERNAL_SELf, 1, 23, 0 },
    { PHY_IDf, 7, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56601_A0r_fields[] = {
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { RESERVED_2f, 5, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { INTERNAL_SELf, 1, 23, 0 },
    { HG_SELf, 1, 22, 0 },
    { C45_SELf, 1, 21, 0 },
    { PHY_IDf, 5, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56624_A0r_fields[] = {
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { RESERVED_2f, 4, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUS2_SELf, 1, 24, 0 },
    { INTERNAL_SELf, 1, 23, 0 },
    { BUS0_1_SELf, 1, 22, 0 },
    { C45_SELf, 1, 21, 0 },
    { PHY_IDf, 5, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56634_A0r_fields[] = {
    { MIIM_CYCLEf, 3, 29, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 4, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUS2_SELf, 1, 24, SOCF_RES },
    { INTERNAL_SELf, 1, 23, SOCF_RES },
    { BUS0_1_SELf, 1, 22, SOCF_RES },
    { C45_SELf, 1, 21, SOCF_RES },
    { PHY_IDf, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_DATAf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM5665_A0r_fields[] = {
    { PHY_REG_OFFSETf, 8, 24, SOCF_LE },
    { MOD1_SELf, 1, 21, 0 },
    { PHY_IDf, 5, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM5670_A0r_fields[] = {
    { PHY_REG_OFFSETf, 8, 24, SOCF_LE },
    { PHY_IDf, 8, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM5673_A0r_fields[] = {
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { UNUSED1f, 5, 24, SOCF_LE },
    { INTERNAL_SELf, 1, 23, 0 },
    { UNUSED2f, 2, 21, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_PORT_TYPE_MAPr_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_MIIM_PROTOCOL_MAPr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATA_BCM56601_A0r_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATA_BCM5665_A0r_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_MIRRORED_PORTS_TXr_fields[] = {
    { PBMPf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_MIRRORED_PORTS_TX_BCM5673_A0r_fields[] = {
    { INGRESS_MIRRORf, 1, 31, 0 },
    { PBMPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_MIRRORED_PORTS_TX_MOD0r_fields[] = {
    { INGR_MIRRORf, 1, 31, 0 },
    { PBMPf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_MIRRORED_PORTS_TX_MOD1r_fields[] = {
    { PBMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_MIRROR_TO_PORTSr_fields[] = {
    { PBMPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MISC_CONTROLr_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56334_A0r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { L1_CLK1_RECOVERY_MUXf, 4, 14, SOCF_LE },
    { L1_CLK0_RECOVERY_MUXf, 4, 10, SOCF_LE },
    { S3MII_LOOPBACK_CTRLf, 3, 7, SOCF_LE },
    { CLKSRCSELf, 2, 5, SOCF_LE },
    { OSC_TEST_ENABLEf, 1, 4, 0 },
    { MDIO_SELf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MISC_STATUSr_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCIE_LINK_IN_L23f, 1, 5, SOCF_RO },
    { PCIE_LINK_UPf, 1, 4, SOCF_RO },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { CORE_PLL_CMIC_LOCKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MMUIRQ_MASKr_fields[] = {
    { MMU8f, 1, 8, 0 },
    { MMU7f, 1, 7, 0 },
    { MMU6f, 1, 6, 0 },
    { MMU5f, 1, 5, 0 },
    { MMU4f, 1, 4, 0 },
    { MMU3f, 1, 3, 0 },
    { MMU2f, 1, 2, 0 },
    { MMU1f, 1, 1, 0 },
    { MMU0f, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MMUIRQ_STATr_fields[] = {
    { MMU8f, 1, 8, SOCF_RO },
    { MMU7f, 1, 7, SOCF_RO },
    { MMU6f, 1, 6, SOCF_RO },
    { MMU5f, 1, 5, SOCF_RO },
    { MMU4f, 1, 4, SOCF_RO },
    { MMU3f, 1, 3, SOCF_RO },
    { MMU2f, 1, 2, SOCF_RO },
    { MMU1f, 1, 1, SOCF_RO },
    { MMU0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDRr_fields[] = {
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PORT_NUMf, 5, 3, SOCF_LE },
    { COSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 12, 0 },
    { PORT_NUMf, 6, 6, SOCF_LE },
    { COSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATAr_fields[] = {
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { COSLC_COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { COSLC_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_PAUSE_MIIM_ADDRESSr_fields[] = {
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { RX_PAUSE_BIT_POSf, 5, 26, SOCF_LE },
    { TX_PAUSE_BIT_POSf, 5, 21, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_PAUSE_SCAN_PORTSr_fields[] = {
    { PAUSE_SCAN_PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, 0 },
    { END_CRC_ERRORf, 1, 1, 0 },
    { LINK_CRC_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PCIE_MISCELr_fields[] = {
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RES },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_PCIE_MISCEL_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RES },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_PEAK_THERMAL_MON_RESULTr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { PEAK_TEMP_DATAf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_PIO_WAIT_CYCLESr_fields[] = {
    { PIO_WAIT_CYCLESf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_COSr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { COSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_COS_BCM56624_A0r_fields[] = {
    { COSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_CTRLr_fields[] = {
    { LMAC1_MATCHf, 1, 5, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { VLAN_MATCHf, 1, 3, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56224_A0r_fields[] = {
    { RESERVED_1f, 22, 10, SOCF_LE|SOCF_RES },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 9, 0 },
    { MH_TC_MAP_ENABLEf, 1, 8, 0 },
    { CPU_TC_ENABLEf, 1, 7, 0 },
    { MH_SRC_PID_ENABLEf, 1, 6, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { VLAN_MATCHf, 1, 3, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56624_A0r_fields[] = {
    { RESERVED_1f, 14, 18, SOCF_LE|SOCF_RES },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, 0 },
    { MH_TC_MAP_ENABLEf, 1, 16, 0 },
    { CPU_TC_ENABLEf, 1, 15, 0 },
    { MH_SRC_PID_ENABLEf, 1, 14, 0 },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE },
    { LMAC1_MATCHf, 1, 5, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { VLAN_MATCHf, 1, 3, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 14, 18, SOCF_LE|SOCF_RES },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, SOCF_RES },
    { MH_TC_MAP_ENABLEf, 1, 16, SOCF_RES },
    { CPU_TC_ENABLEf, 1, 15, SOCF_RES },
    { MH_SRC_PID_ENABLEf, 1, 14, SOCF_RES },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE|SOCF_RES },
    { LMAC1_MATCHf, 1, 5, SOCF_RES },
    { LMAC0_MATCHf, 1, 4, SOCF_RES },
    { VLAN_MATCHf, 1, 3, SOCF_RES },
    { ENABLE_TOCPU_PACKETf, 1, 2, SOCF_RES },
    { ENABLE_FROMCPU_PACKETf, 1, 1, SOCF_RES },
    { ENABLE_SCHAN_REQUESTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_ETHER_SIGr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { SIGNATUREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_PKT_HEADERr_fields[] = {
    { FORMATf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC0_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM56624_A0r_fields[] = {
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES },
    { MAC0_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_LOr_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC1_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM56624_A0r_fields[] = {
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES },
    { MAC1_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_LOr_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_PORTSr_fields[] = {
    { PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_PORTS_HIr_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLEr_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE },
    { MH_TCf, 4, 3, SOCF_LE },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_REASONr_fields[] = {
    { REASONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_RMACr_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_RMAC_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_RMH0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_RMH1r_fields[] = {
    { MH1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_RMH2r_fields[] = {
    { MH2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_PKT_VLANr_fields[] = {
    { TPIDf, 16, 16, SOCF_LE },
    { VLAN_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_QGPHY_QSGMII_CONTROLr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { QGPHY_MODE_SEL_DEFf, 2, 6, SOCF_LE },
    { EXT_QGPHY_CLK_SEL_CLK125f, 1, 5, 0 },
    { SEL_SWAP_LED_LINK_ACT_STATUSf, 1, 4, 0 },
    { SEL_LEDRAM_SERIAL_DATAf, 1, 3, 0 },
    { LINK_STATUS_SELf, 1, 2, 0 },
    { ENABLE_EXT_QGPHY_CLK_OUTf, 1, 1, 0 },
    { SEL_QSGMII_REF_CLK_SRCf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_RATE_ADJUSTr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56218_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56514_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56601_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56634_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_RES },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM5675_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56800_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_I2Cr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_RES },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_RX_PAUSE_CAPABILITYr_fields[] = {
    { RX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields[] = {
    { RX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_RX_PAUSE_STATr_fields[] = {
    { PAUSE_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAPr_fields[] = {
    { RING_NUM_SBUS_ID_15f, 2, 30, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 2, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 2, 26, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 2, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 2, 22, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 2, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 2, 18, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 2, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 2, 14, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 2, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 2, 10, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 2, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 2, 6, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 2, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 2, 2, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_5r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_6r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_7r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE|SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM88230_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM88230_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM88230_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM88230_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4_BCM88230_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_5_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_6_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_7_BCM56524_A0r_fields[] = {
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_BCM53314_A0r_fields[] = {
    { RING_NUM_SBUS_ID_15f, 2, 30, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 2, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 2, 26, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 2, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 2, 22, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 2, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 2, 18, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 2, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 2, 14, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 2, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 2, 10, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 2, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 2, 6, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 2, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 2, 2, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUTr_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM56601_C0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM56624_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM56634_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_SCAN_PORTSr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_SCAN_PORTS_BCM53314_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_5670_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SCAN_PORTS_BCM5670_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_SCAN_PORTS_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRLr_fields[] = {
    { NOT_USEDf, 12, 20, SOCF_LE|SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RO },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { GBP_OKf, 1, 15, SOCF_RO },
    { ARL_DMA_XFER_DONEf, 1, 13, SOCF_RO },
    { ARL_MSG_DROPPEDf, 1, 12, SOCF_RO },
    { ARL_MSG_RCV_OFFf, 1, 11, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STAT_MSGf, 1, 8, SOCF_RO },
    { ARL_DMA_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { ARL_DMA_ENf, 1, 6, SOCF_RO },
    { ARL_RDY_MSG3f, 1, 5, SOCF_RO },
    { ARL_RDY_MSG2f, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { ARL_RDY_MSG1f, 1, 3, SOCF_RO },
    { ARL_RDY_MSG0f, 1, 2, SOCF_RO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM53314_A0r_fields[] = {
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { MIIM_PAUSE_SCAN_ENf, 1, 20, 0 },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { RESERVED_4f, 1, 15, SOCF_RO|SOCF_RES },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 1, 13, SOCF_RO|SOCF_RES },
    { RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_RO },
    { TX_PAUSE_STATUS_CHANGEf, 1, 11, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56334_A0r_fields[] = {
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56524_A0r_fields[] = {
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, 0 },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56601_A0r_fields[] = {
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { RESERVED_5f, 1, 20, SOCF_RO|SOCF_RES },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { RESERVED_4f, 1, 15, SOCF_RO|SOCF_RES },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56624_A0r_fields[] = {
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { RESERVED_5f, 1, 20, SOCF_RO|SOCF_RES },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56634_A0r_fields[] = {
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO|SOCF_RES },
    { NACKf, 1, 21, SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 20, SOCF_RES },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RES },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO|SOCF_RES },
    { MIIM_WR_STARTf, 1, 17, SOCF_RES },
    { MIIM_RD_STARTf, 1, 16, SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, SOCF_RES },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO|SOCF_RES },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO|SOCF_RES },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { MSG_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { MSG_STARTf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM5665_A0r_fields[] = {
    { IGBP_OKf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { GBP_OKf, 1, 15, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STAT_MSGf, 1, 8, SOCF_RO },
    { ARL_DMA_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { ARL_DMA_ENf, 1, 6, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM5670_A0r_fields[] = {
    { NOT_USEDf, 12, 20, SOCF_LE|SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RO },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STAT_MSGf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM5673_A0r_fields[] = {
    { NOT_USEDf, 10, 22, SOCF_LE|SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RO },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { GBP_OKf, 1, 15, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STAT_MSGf, 1, 8, SOCF_RO },
    { ARL_DMA_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { ARL_DMA_ENf, 1, 6, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_SCHAN_ERRr_fields[] = {
    { VALIDf, 1, 31, 0 },
    { DST_PORTf, 8, 23, SOCF_LE },
    { SRC_PORTf, 8, 15, SOCF_LE },
    { OP_CODEf, 7, 8, SOCF_LE },
    { ERR_CODEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SCHAN_ERR_BCM56601_A0r_fields[] = {
    { OP_CODEf, 6, 26, SOCF_LE },
    { DST_PORTf, 6, 20, SOCF_LE },
    { SRC_PORTf, 6, 14, SOCF_LE },
    { DATA_LENf, 7, 7, SOCF_LE },
    { ERRBITf, 1, 6, 0 },
    { ERR_CODEf, 2, 4, SOCF_LE },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { NACKf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_SCHAN_ERR_BCM5665_A0r_fields[] = {
    { ERRBITf, 1, 31, 0 },
    { OP_CODEf, 6, 24, SOCF_LE },
    { DST_PORTf, 6, 16, SOCF_LE },
    { SRC_PORTf, 6, 8, SOCF_LE },
    { ERR_CODEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SCHAN_MESSAGEr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_END_ADDR_0r_fields[] = {
    { END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_FAIL_CNTr_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES },
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_FAIL_ENTRYr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDRr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { MEM_ADDRESSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { MEM_START_ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_PARITY_MODE_SELr_fields[] = {
    { RANGE_15_PARITY_BITSf, 2, 30, SOCF_LE },
    { RANGE_14_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_13_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_12_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_11_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_10_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_9_PARITY_BITSf, 2, 18, SOCF_LE },
    { RANGE_8_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_7_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_6_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_5_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_4_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_3_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_2_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_1_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_0_PARITY_BITSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_RANGE_BITMAPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56524_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_RANGE_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SKIP_STATS_CFGr_fields[] = {
    { SKIP_SOME_STAT_REGSf, 1, 31, 0 },
    { SKIP_L_STAT_REGf, 10, 16, SOCF_LE },
    { SKIP_F_STAT_REGf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFGr_fields[] = {
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE },
    { ORDERf, 1, 21, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFG_BCM56624_A0r_fields[] = {
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE },
    { ORDERf, 1, 21, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFG_BCM56634_A0r_fields[] = {
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE|SOCF_RES },
    { ORDERf, 1, 21, SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE|SOCF_RES },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, SOCF_RES },
    { ERRORf, 1, 3, SOCF_RES },
    { DONEf, 1, 2, SOCF_RES },
    { ABORTf, 1, 1, SOCF_RES },
    { ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r_fields[] = {
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE },
    { COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r_fields[] = {
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE|SOCF_RES },
    { COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_SOFT_RESET_REGr_fields[] = {
    { RESERVED_4f, 14, 18, SOCF_LE|SOCF_RES },
    { CMIC_SB1_DDR_RST_Lf, 1, 28, 0 },
    { CMIC_SB0_DDR_RST_Lf, 1, 27, 0 },
    { CMIC_XG_PLL_RST_Lf, 1, 17, 0 },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 2, 2, SOCF_LE|SOCF_RES },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2r_fields[] = {
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { NS_RST_Lf, 1, 6, SOCF_RES },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, SOCF_RES },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, SOCF_RES },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, SOCF_RES },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, SOCF_RES },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, SOCF_RES },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM56334_A0r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM56524_A0r_fields[] = {
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { NS_RST_Lf, 1, 6, 0 },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, 0 },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, 0 },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM53314_A0r_fields[] = {
    { RESERVED_1f, 15, 17, SOCF_LE|SOCF_RES },
    { CMIC_QSGMII2X0_RST_Lf, 1, 16, SOCF_RES },
    { CMIC_QSGMII2X1_RST_Lf, 1, 15, SOCF_RES },
    { CMIC_QGPHY0_RST_Lf, 1, 14, SOCF_RES },
    { CMIC_QGPHY1_RST_Lf, 1, 13, SOCF_RES },
    { CMIC_G2P53_RST_Lf, 1, 12, SOCF_RES },
    { CMIC_G2P52_RST_Lf, 1, 11, SOCF_RES },
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, SOCF_RES },
    { CMIC_G2P50_RST_Lf, 1, 4, SOCF_RES },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { CMIC_GX12_RST_Lf, 1, 2, SOCF_RES },
    { CMIC_FP_RST_Lf, 1, 1, SOCF_RES },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56218_A0r_fields[] = {
    { RESERVED_1f, 21, 11, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, 0 },
    { CMIC_G2P50_RST_Lf, 1, 4, 0 },
    { CMIC_GX2_RST_Lf, 1, 3, 0 },
    { CMIC_GX12_RST_Lf, 1, 2, 0 },
    { CMIC_FP_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56224_A0r_fields[] = {
    { RESERVED_1f, 19, 13, SOCF_LE|SOCF_RES },
    { CMIC_G2P53_RST_Lf, 1, 12, 0 },
    { CMIC_G2P52_RST_Lf, 1, 11, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, 0 },
    { CMIC_G2P50_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { CMIC_GX12_RST_Lf, 1, 2, 0 },
    { CMIC_FP_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56304_B0r_fields[] = {
    { RESERVED_4f, 14, 18, SOCF_LE|SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 17, 0 },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { CMIC_GXP_RST_Lf, 1, 3, 0 },
    { RESERVED_0f, 1, 2, SOCF_RES },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56334_A0r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { THERMAL_MON_RESETf, 1, 23, 0 },
    { THERMAL_MON_PWRDWNf, 1, 22, 0 },
    { CMIC_XG1_PLL_RST_Lf, 1, 21, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 20, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 19, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 18, 0 },
    { XQ0_HOTSWAP_RST_Lf, 1, 17, 0 },
    { NS_RST_Lf, 1, 16, 0 },
    { CMIC_OTPC_RST_Lf, 1, 15, 0 },
    { RESERVED_2f, 1, 14, SOCF_RES },
    { CMIC_XG0_PLL_RST_Lf, 1, 13, 0 },
    { CMIC_GX8_SERDES_2_RST_Lf, 1, 12, 0 },
    { CMIC_GX8_SERDES_1_RST_Lf, 1, 11, 0 },
    { CMIC_GX8_SERDES_0_RST_Lf, 1, 10, 0 },
    { CMIC_GP2_RST_Lf, 1, 9, 0 },
    { CMIC_GP1_RST_Lf, 1, 8, 0 },
    { CMIC_GP0_RST_Lf, 1, 7, 0 },
    { CMIC_EP_RST_Lf, 1, 6, 0 },
    { CMIC_IP_RST_Lf, 1, 5, 0 },
    { CMIC_MMU_RST_Lf, 1, 4, 0 },
    { CMIC_XQP3_RST_Lf, 1, 3, 0 },
    { CMIC_XQP2_RST_Lf, 1, 2, 0 },
    { CMIC_XQP1_RST_Lf, 1, 1, 0 },
    { CMIC_XQP0_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56504_A0r_fields[] = {
    { RESERVED_4f, 14, 18, SOCF_LE|SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 17, 0 },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 2, 2, SOCF_LE|SOCF_RES },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56524_A0r_fields[] = {
    { XQ5_RST_Lf, 1, 31, 0 },
    { SIRIUS__CHIP_RST_Nf, 1, 31, 0 },
    { XQ4_RST_Lf, 1, 30, 0 },
    { XQ3_RST_Lf, 1, 29, 0 },
    { SIRIUS__XP7_RST_Lf, 1, 29, 0 },
    { XQ2_RST_Lf, 1, 28, 0 },
    { SIRIUS__XP6_RST_Lf, 1, 28, 0 },
    { XQ1_RST_Lf, 1, 27, 0 },
    { SIRIUS__XP5_5ST_Lf, 1, 27, 0 },
    { XQ0_RST_Lf, 1, 26, 0 },
    { SIRIUS__XP4_RST_Lf, 1, 26, 0 },
    { EXT_TCAM_RSTf, 1, 25, 0 },
    { XG_PLL2_RST_Lf, 1, 24, 0 },
    { QGP_RST_Lf, 1, 23, 0 },
    { CMIC_DDR1_RST_Lf, 1, 22, 0 },
    { CMIC_DDR0_RST_Lf, 1, 21, 0 },
    { CMIC_PVT_RST_Lf, 1, 20, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, 0 },
    { CMIC_GX9_RST_Lf, 1, 17, 0 },
    { CMIC_GX8_2_RST_Lf, 1, 16, 0 },
    { CMIC_GX8_1_RST_Lf, 1, 15, 0 },
    { CMIC_GX8_0_RST_Lf, 1, 14, 0 },
    { RESERVEDf, 2, 12, SOCF_LE|SOCF_RES },
    { CMIC_GP1_RST_Lf, 1, 11, 0 },
    { CMIC_GP0_RST_Lf, 1, 10, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_TCAM_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_ESM_RST_Lf, 1, 5, 0 },
    { CMIC_SP_RST_Lf, 1, 4, 0 },
    { CMIC_XP3_RST_Lf, 1, 3, 0 },
    { CMIC_XP2_RST_Lf, 1, 2, 0 },
    { CMIC_XP1_RST_Lf, 1, 1, 0 },
    { CMIC_XP0_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RES },
    { EXT_TCAM_RSTf, 1, 25, 0 },
    { XG_PLL2_RST_Lf, 1, 24, 0 },
    { QGP_RST_Lf, 1, 23, 0 },
    { CMIC_DDR1_RST_Lf, 1, 22, 0 },
    { CMIC_DDR0_RST_Lf, 1, 21, 0 },
    { CMIC_PVT_RST_Lf, 1, 20, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, 0 },
    { CMIC_GX9_RST_Lf, 1, 17, 0 },
    { CMIC_GX8_2_RST_Lf, 1, 16, 0 },
    { CMIC_GX8_1_RST_Lf, 1, 15, 0 },
    { CMIC_GX8_0_RST_Lf, 1, 14, 0 },
    { CMIC_XGP3_RST_Lf, 1, 13, 0 },
    { CMIC_XGP2_RST_Lf, 1, 12, 0 },
    { CMIC_XGP1_RST_Lf, 1, 11, 0 },
    { CMIC_XGP0_RST_Lf, 1, 10, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_TCAM_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_ESM_RST_Lf, 1, 5, 0 },
    { CMIC_SP_RST_Lf, 1, 4, 0 },
    { CMIC_XP3_RST_Lf, 1, 3, 0 },
    { CMIC_XP2_RST_Lf, 1, 2, 0 },
    { CMIC_XP1_RST_Lf, 1, 1, 0 },
    { CMIC_XP0_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56634_A0r_fields[] = {
    { XQ5_RST_Lf, 1, 31, SOCF_RES },
    { SIRIUS__CHIP_RST_Nf, 1, 31, SOCF_RES },
    { XQ4_RST_Lf, 1, 30, SOCF_RES },
    { XQ3_RST_Lf, 1, 29, SOCF_RES },
    { SIRIUS__XP7_RST_Lf, 1, 29, SOCF_RES },
    { XQ2_RST_Lf, 1, 28, SOCF_RES },
    { SIRIUS__XP6_RST_Lf, 1, 28, SOCF_RES },
    { XQ1_RST_Lf, 1, 27, SOCF_RES },
    { SIRIUS__XP5_5ST_Lf, 1, 27, SOCF_RES },
    { XQ0_RST_Lf, 1, 26, SOCF_RES },
    { SIRIUS__XP4_RST_Lf, 1, 26, SOCF_RES },
    { EXT_TCAM_RSTf, 1, 25, SOCF_RES },
    { XG_PLL2_RST_Lf, 1, 24, SOCF_RES },
    { QGP_RST_Lf, 1, 23, SOCF_RES },
    { CMIC_DDR1_RST_Lf, 1, 22, SOCF_RES },
    { CMIC_DDR0_RST_Lf, 1, 21, SOCF_RES },
    { CMIC_PVT_RST_Lf, 1, 20, SOCF_RES },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, SOCF_RES },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, SOCF_RES },
    { CMIC_GX9_RST_Lf, 1, 17, SOCF_RES },
    { CMIC_GX8_2_RST_Lf, 1, 16, SOCF_RES },
    { CMIC_GX8_1_RST_Lf, 1, 15, SOCF_RES },
    { CMIC_GX8_0_RST_Lf, 1, 14, SOCF_RES },
    { RESERVEDf, 2, 12, SOCF_LE|SOCF_RES },
    { CMIC_GP1_RST_Lf, 1, 11, SOCF_RES },
    { CMIC_GP0_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, SOCF_RES },
    { CMIC_TCAM_RST_Lf, 1, 8, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, SOCF_RES },
    { CMIC_MMU_RST_Lf, 1, 6, SOCF_RES },
    { CMIC_ESM_RST_Lf, 1, 5, SOCF_RES },
    { CMIC_SP_RST_Lf, 1, 4, SOCF_RES },
    { CMIC_XP3_RST_Lf, 1, 3, SOCF_RES },
    { CMIC_XP2_RST_Lf, 1, 2, SOCF_RES },
    { CMIC_XP1_RST_Lf, 1, 1, SOCF_RES },
    { CMIC_XP0_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56800_A0r_fields[] = {
    { RESERVED_4f, 13, 19, SOCF_LE|SOCF_RES },
    { CMIC_XG_PLL1_RST_Lf, 1, 18, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 17, 0 },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 2, 2, SOCF_LE|SOCF_RES },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROLr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56334_A0r_fields[] = {
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCIE_RX_FIFO_TMf, 2, 24, SOCF_LE },
    { PCIE_TX_FIFO_TMf, 2, 22, SOCF_LE },
    { LED_MEM_TMf, 2, 20, SOCF_LE },
    { FIFO_DMA3_MEM_TMf, 2, 18, SOCF_LE },
    { FIFO_DMA2_MEM_TMf, 2, 16, SOCF_LE },
    { FIFO_DMA1_MEM_TMf, 2, 14, SOCF_LE },
    { FIFO_DMA0_MEM_TMf, 2, 12, SOCF_LE },
    { STDMA_MEM_TMf, 2, 10, SOCF_LE },
    { TBDMA_MEM_TMf, 2, 8, SOCF_LE },
    { SLDMA_MEM_TMf, 2, 6, SOCF_LE },
    { PRI_MAP_MEM_TMf, 2, 4, SOCF_LE },
    { SER_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56524_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_15_8r_fields[] = {
    { SBUS_BLKNUM_15f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_14f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_13f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_12f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_11f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_10f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_9f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_23_16r_fields[] = {
    { SBUS_BLKNUM_23f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_22f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_21f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_20f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_19f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_18f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_17f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_31_24r_fields[] = {
    { SBUS_BLKNUM_31f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_30f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_29f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_28f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_27f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_26f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_25f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_32r_fields[] = {
    { SBUS_BLKNUM_39f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_38f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_37f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_36f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_35f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_34f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_33f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_32f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_47_40r_fields[] = {
    { SBUS_BLKNUM_47f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_46f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_45f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_44f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_43f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_42f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_41f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_40f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_55_48r_fields[] = {
    { SBUS_BLKNUM_55f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_54f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_53f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_52f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_51f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_50f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_49f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_48f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_56r_fields[] = {
    { SBUS_BLKNUM_63f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_62f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_61f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_60f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_59f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_58f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_57f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_56f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60_BCM56524_A0r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_7_0r_fields[] = {
    { SBUS_BLKNUM_7f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_6f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_5f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_4f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_3f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_2f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_1f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56524_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_CURRENTr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFGr_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_ETH_BLK_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFGr_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_ETH_BLK_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFGr_fields[] = {
    { RESERVED_4f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPU_STATS_PORT_NUMf, 5, 24, SOCF_LE },
    { RESERVED_3f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { MAC_X_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAC_G_STAT_COUNTERS_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56224_A0r_fields[] = {
    { RESERVED_2f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { RESERVED_1f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56524_A0r_fields[] = {
    { RESERVED_1f, 2, 30, SOCF_LE|SOCF_RES },
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 2, 30, SOCF_LE|SOCF_RES },
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE|SOCF_RES },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56800_A0r_fields[] = {
    { RESERVED_4f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPU_STATS_PORT_NUMf, 5, 24, SOCF_LE },
    { RESERVED_3f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_STAT_DMA_MMU_PORTS0r_fields[] = {
    { MMU_STATS_PORTS_BMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_STAT_DMA_MMU_SETUPr_fields[] = {
    { MMU_STATS_ENf, 1, 31, 0 },
    { MMU_PP_PC_STATS_REGS_BMAPf, 2, 16, SOCF_LE },
    { MMU_STATS_COS_BMAPf, 8, 8, SOCF_LE },
    { MMU_PP_NONPC_STATS_REGS_BMAPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_6r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_11f, 5, 25, SOCF_LE },
    { SBUS_PORTNUM_10f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_9f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_8f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_7f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_6f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_fields[] = {
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_8r_fields[] = {
    { SBUS_PORTNUM_15f, 4, 28, SOCF_LE },
    { SBUS_PORTNUM_14f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_13f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_12f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_10f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_9f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_fields[] = {
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_17_12r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_17f, 5, 25, SOCF_LE },
    { SBUS_PORTNUM_16f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_15f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_14f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_13f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_fields[] = {
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_16r_fields[] = {
    { SBUS_PORTNUM_23f, 4, 28, SOCF_LE },
    { SBUS_PORTNUM_22f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_21f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_20f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_18f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_17f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_18r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_23f, 5, 25, SOCF_LE },
    { SBUS_PORTNUM_22f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_21f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_20f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_19f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_18f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_fields[] = {
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_fields[] = {
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_24r_fields[] = {
    { SBUS_PORTNUM_31f, 4, 28, SOCF_LE },
    { SBUS_PORTNUM_30f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_29f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_28f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_26f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_25f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_fields[] = {
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_fields[] = {
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_fields[] = {
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_fields[] = {
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_fields[] = {
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_fields[] = {
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_fields[] = {
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_fields[] = {
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_fields[] = {
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_5_0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_5f, 5, 25, SOCF_LE },
    { SBUS_PORTNUM_4f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_3f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_2f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_1f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_fields[] = {
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_0r_fields[] = {
    { SBUS_PORTNUM_7f, 4, 28, SOCF_LE },
    { SBUS_PORTNUM_6f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_5f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_4f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_2f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_1f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_fields[] = {
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56524_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_A0r_fields[] = {
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTSr_fields[] = {
    { BITMAPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTS_BCM5670_A0r_fields[] = {
    { BITMAPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTS_BCM5673_A0r_fields[] = {
    { BITMAPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTS_MOD0r_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SBUS_START_ADDRESSr_fields[] = {
    { RESERVED_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_START_ADDRESS_XPORTf, 12, 12, SOCF_LE },
    { SBUS_START_ADDRESS_GPORTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUPr_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { TIME_VALf, 14, 16, SOCF_LE },
    { L_STAT_REGf, 8, 8, SOCF_LE },
    { F_STAT_REGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM56601_A0r_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { TIME_VALf, 14, 16, SOCF_LE },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM56634_A0r_fields[] = {
    { ENf, 1, 31, SOCF_RES },
    { E_Tf, 1, 30, SOCF_RES },
    { TIME_VALf, 14, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM5673_A0r_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { TIME_VALf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_STRAP_OPTIONSr_fields[] = {
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { STRAP_OPTIONSf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_STRAP_OPTIONS_BCM53314_A0r_fields[] = {
    { RESERVED_1f, 12, 20, SOCF_LE|SOCF_RES },
    { STRAP_OPTIONSf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLEr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_FEATURE_ENf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56634_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields[] = {
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEAT_COUNTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFGr_fields[] = {
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56524_A0r_fields[] = {
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 13, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56624_A0r_fields[] = {
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56634_A0r_fields[] = {
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 13, SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE|SOCF_RES },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, SOCF_RES },
    { ERRORf, 1, 3, SOCF_RES },
    { DONEf, 1, 2, SOCF_RES },
    { ABORTf, 1, 1, SOCF_RES },
    { ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_5650_C0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56685_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_STARTr_fields[] = {
    { START_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_CMIC_TAP_CONTROLr_fields[] = {
    { TDOf, 1, 4, 0 },
    { TRSTf, 1, 3, 0 },
    { TCKf, 1, 2, 0 },
    { TMSf, 1, 1, 0 },
    { TDIf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_TAP_CONTROL_BCM56601_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TDOf, 1, 4, SOCF_RO },
    { TRSTf, 1, 3, 0 },
    { TCKf, 1, 2, 0 },
    { TMSf, 1, 1, 0 },
    { TDIf, 1, 0, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_TAP_CONTROL_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TDOf, 1, 4, SOCF_RO|SOCF_RES },
    { TRSTf, 1, 3, SOCF_RES },
    { TCKf, 1, 2, SOCF_RES },
    { TMSf, 1, 1, SOCF_RES },
    { TDIf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0)
soc_field_info_t soc_CMIC_TAP_CONTROL_BCM5673_A0r_fields[] = {
    { TDOf, 1, 4, SOCF_RO },
    { TRSTf, 1, 3, 0 },
    { TCKf, 1, 2, 0 },
    { TMSf, 1, 1, 0 },
    { TDIf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CTRLr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { I_TEMPMON_CTRLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_RESULTr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_TIMESYNC_CONTROLr_fields[] = {
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { TIMESYNC_MODEf, 2, 20, SOCF_LE },
    { TIMESYNC_ATTRIBUTESf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TIMERr_fields[] = {
    { TIMESYNC_TIMERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_CONTROL_1r_fields[] = {
    { TESTA_ENf, 1, 31, 0 },
    { TESTD_SELf, 3, 28, SOCF_LE },
    { TESTD_ENf, 1, 27, 0 },
    { KVCO_XSf, 3, 24, SOCF_LE },
    { KVCO_XFf, 3, 21, SOCF_LE },
    { VCO_RNGf, 2, 19, SOCF_LE },
    { VC_ENf, 1, 18, 0 },
    { RXf, 2, 16, SOCF_LE },
    { ICPXf, 6, 10, SOCF_LE },
    { FREQ_DET_DISf, 1, 9, 0 },
    { PH_DET_DISf, 1, 8, 0 },
    { P2_DIVIDERf, 4, 4, SOCF_LE },
    { P1_DIVIDERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields[] = {
    { PWRDN_CK_DRIVERf, 1, 31, 0 },
    { RESERVEDf, 27, 4, SOCF_LE|SOCF_RES },
    { DIV_BY_2f, 1, 3, 0 },
    { ATTEN_FREFf, 1, 2, 0 },
    { TESTA_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r_fields[] = {
    { TESTA_ENf, 1, 31, 0 },
    { TESTD_SELf, 3, 28, SOCF_LE },
    { TESTD_ENf, 1, 27, 0 },
    { KVCO_XSf, 3, 24, SOCF_LE },
    { KVCO_XFf, 3, 21, SOCF_LE },
    { VCO_RNGf, 2, 19, SOCF_LE },
    { VC_ENf, 1, 18, 0 },
    { RXf, 2, 16, SOCF_LE },
    { ICPXf, 6, 10, SOCF_LE },
    { FREQ_DET_DISf, 1, 9, 0 },
    { PH_DET_DISf, 1, 8, 0 },
    { P2_DIVIDERf, 4, 4, SOCF_LE },
    { P1_DIVIDERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_TX_PAUSE_CAPABILITYr_fields[] = {
    { TX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields[] = {
    { TX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1r_fields[] = {
    { CAPSELECT_3_0f, 4, 28, SOCF_LE },
    { CAPSELECTM_ENf, 1, 27, 0 },
    { CAPRESTARTf, 1, 26, 0 },
    { PLLFORCECAPPASSf, 1, 25, 0 },
    { PLLFORCECAPPASS_ENf, 1, 24, 0 },
    { PLLFORCECAPDONEf, 1, 23, 0 },
    { PLLFORCECAPDONE_ENf, 1, 22, 0 },
    { PLLFORCEFPASSf, 1, 21, 0 },
    { PLLFORCEFDONEf, 1, 20, 0 },
    { PLLFORCEDONE_ENf, 1, 19, 0 },
    { FREQDETRETRY_ENf, 1, 18, 0 },
    { FREQDETRESTART_ENf, 1, 17, 0 },
    { FREQ_MONITOR_ENf, 1, 16, 0 },
    { CAP_RETRY_ENf, 1, 15, 0 },
    { RESERVED_0f, 1, 14, SOCF_RES },
    { PLL_SEQSTARTf, 1, 13, 0 },
    { VTH_CTRLf, 2, 11, SOCF_LE },
    { PLL_OBSERVEf, 3, 8, SOCF_LE },
    { BIAS_CTRLf, 2, 6, SOCF_LE },
    { LCP_CTRLf, 3, 3, SOCF_LE },
    { OACf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2r_fields[] = {
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { CMIC_XGPLL_LOCKf, 1, 25, SOCF_RO },
    { XGPLL_STATUSf, 16, 9, SOCF_LE|SOCF_RO },
    { XGPLL_CONTROL_PWRDNf, 1, 8, 0 },
    { XGPLL_BYPASS_CLK156f, 1, 7, 0 },
    { XGPLL_BYPASS_CMOSf, 1, 6, 0 },
    { XGPLL_BYPASS_CMLf, 1, 5, 0 },
    { XGPLL_EN125f, 1, 4, 0 },
    { SLOWDOWN_XORf, 1, 3, 0 },
    { CAPFORCESLOWDOWNf, 1, 2, 0 },
    { CAPFORCESLOWDOWN_ENf, 1, 1, 0 },
    { CAPSELECT_4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_STATUSr_fields[] = {
    { CMIC_XGPLL_LOCKf, 1, 31, SOCF_RO },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r_fields[] = {
    { CMIC_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS1_PLL_CONTROL_2r_fields[] = {
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { CMIC_XGPLL_LOCKf, 1, 25, SOCF_RO },
    { XGPLL_STATUSf, 16, 9, SOCF_LE|SOCF_RO },
    { XGPLL_CONTROL_PWRDNf, 1, 8, 0 },
    { XGPLL_BYPASS_CLK156f, 1, 7, 0 },
    { XGPLL_BYPASS_CMOSf, 1, 6, 0 },
    { XGPLL_BYPASS_CMLf, 1, 5, 0 },
    { XGPLL_EN125f, 1, 4, 0 },
    { SLOWDOWN_XORf, 1, 3, 0 },
    { CAPFORCESLOWDOWNf, 1, 2, 0 },
    { CAPFORCESLOWDOWN_ENf, 1, 1, 0 },
    { CAPSELECT_4f, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0r_fields[] = {
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, 0 },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields[] = {
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, 0 },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, SOCF_RES },
    { MD_DEVADf, 5, 8, SOCF_LE|SOCF_RES },
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1r_fields[] = {
    { PLL_CONTROL_31_14f, 18, 14, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { PLL_CONTROL_13f, 1, 13, 0 },
    { PLL_CONTROL_12f, 1, 12, 0 },
    { PLL_CONTROL_11f, 1, 11, 0 },
    { PLL_CONTROL_10f, 1, 10, 0 },
    { PLL_CONTROL_9_0f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_2r_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { PLL_STATUSf, 18, 13, SOCF_LE|SOCF_RO },
    { PLL_SM_FREQ_PASSf, 1, 14, SOCF_RO },
    { XGPLL_CONTROL_PWRDN_INDEXf, 1, 12, 0 },
    { PLL_CONTROL_43_32f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_3r_fields[] = {
    { PLL_CONTROL_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_4r_fields[] = {
    { LCPLL_PWRDWNf, 1, 31, 0 },
    { RESERVEDf, 2, 29, SOCF_LE|SOCF_RES },
    { PLL_CONTROL_124_96f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM53314_A0r_fields[] = {
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE },
    { PLL_CONTROL_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56218_A0r_fields[] = {
    { PLL_CONTROL_31_14f, 18, 14, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { PLL_CONTROL_13f, 1, 13, SOCF_RES },
    { PLL_CONTROL_12f, 1, 12, SOCF_RES },
    { PLL_CONTROL_11f, 1, 11, SOCF_RES },
    { PLL_CONTROL_10f, 1, 10, SOCF_RES },
    { PLL_CONTROL_9_1f, 9, 1, SOCF_LE },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_A0r_fields[] = {
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE },
    { SEL_DIFF_CLOCKf, 1, 0, 0 },
    { PLL_CONTROL_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_B0r_fields[] = {
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_2_BCM56224_A0r_fields[] = {
    { PLL_CONTROL_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_STATUSr_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { RESERVED_1f, 15, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_STATUS_BCM53314_A0r_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { QGPHY1_PLL_LOCKf, 1, 30, SOCF_RO },
    { QGPHY0_PLL_LOCKf, 1, 29, SOCF_RO },
    { RESERVED_1f, 13, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CNG0COSDROPRATEr_fields[] = {
    { DROPRATEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSCELLLIMIT0r_fields[] = {
    { CNGCELLSETLIMITf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_CNGCOSPKTLIMITr_fields[] = {
    { CNGPKTSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT1r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT0_BCM56224_A0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT0_BCM56514_A0r_fields[] = {
    { CNGPKTSETLIMIT0f, 9, 2, SOCF_LE },
    { CNGPKTSETLIMITf, 9, 2, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT1_BCM56224_A0r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT1_BCM56514_A0r_fields[] = {
    { CNGPKTSETLIMIT1f, 9, 2, SOCF_LE },
    { CNGPKTSETLIMITf, 9, 2, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT_BCM5695_A0r_fields[] = {
    { CNGPKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CNGDROPCOUNTr_fields[] = {
    { DROPPKTCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0)
soc_field_info_t soc_CNGDROPCOUNT_BCM5673_A0r_fields[] = {
    { DROPPKTCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CNGDROPCOUNT_BCM5674_A0r_fields[] = {
    { DROPPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGDYNCELLLIMIT0r_fields[] = {
    { CNGDYNCELLLIMITf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGPORTPKTLIMIT0r_fields[] = {
    { CNGPORTPKTLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGPORTPKTLIMIT1r_fields[] = {
    { CNGPORTPKTLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGTOTALDYNCELLLIMIT0r_fields[] = {
    { CNGTOTALDYNCELLLIMITf, 16, 3, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CNG_MAPr_fields[] = {
    { PRIORITY0_CNGf, 2, 18, SOCF_LE },
    { PRIORITY1_CNGf, 2, 16, SOCF_LE },
    { PRIORITY2_CNGf, 2, 14, SOCF_LE },
    { PRIORITY3_CNGf, 2, 12, SOCF_LE },
    { PRIORITY4_CNGf, 2, 10, SOCF_LE },
    { PRIORITY5_CNGf, 2, 8, SOCF_LE },
    { PRIORITY6_CNGf, 2, 6, SOCF_LE },
    { PRIORITY7_CNGf, 2, 4, SOCF_LE },
    { CFI0_CNGf, 2, 2, SOCF_LE },
    { CFI1_CNGf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CNG_MAP_BCM56504_A0r_fields[] = {
    { CFI1_CNGf, 2, 18, SOCF_LE },
    { CFI0_CNGf, 2, 16, SOCF_LE },
    { PRIORITY7_CNGf, 2, 14, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY0_CNGf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CNG_MAP_BCM56514_A0r_fields[] = {
    { PRIORITY7_CNGf, 2, 14, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY0_CNGf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CNTX_AGING_LIMITr_fields[] = {
    { SPEEDUP_MODEf, 1, 15, 0 },
    { RESERVED_BITSf, 2, 13, SOCF_LE|SOCF_RES },
    { AGING_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CNTX_LRU_ENr_fields[] = {
    { LRU_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_COLOR_AWAREr_fields[] = {
    { ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_COMMAND_CONFIGr_fields[] = {
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { LOOP_ENAf, 1, 15, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { HD_ENAf, 1, 10, 0 },
    { TX_ADDR_INSf, 1, 9, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { RX_ENAf, 1, 1, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM53314_A0r_fields[] = {
    { LATE_COL_FIXf, 1, 31, SOCF_RO|SOCF_SC },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { LOOP_ENAf, 1, 15, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { HD_ENAf, 1, 10, 0 },
    { TX_ADDR_INSf, 1, 9, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { RX_ENAf, 1, 1, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56334_A0r_fields[] = {
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { OVERFLOW_ENf, 1, 12, 0 },
    { HD_ENAf, 1, 10, 0 },
    { TX_ADDR_INSf, 1, 9, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { RX_ENAf, 1, 1, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56634_A0r_fields[] = {
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { OVERFLOW_ENf, 1, 12, 0 },
    { HD_ENAf, 1, 10, 0 },
    { TX_ADDR_INSf, 1, 9, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { RX_ENAf, 1, 1, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56820_A0r_fields[] = {
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { MAC_LOOP_CONf, 1, 16, SOCF_RES },
    { LOOP_ENAf, 1, 15, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { OVERFLOW_ENf, 1, 12, SOCF_RES },
    { HD_ENAf, 1, 10, 0 },
    { TX_ADDR_INSf, 1, 9, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { RX_ENAf, 1, 1, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_CONFIGr_fields[] = {
    { RESERVED_EOFHf, 7, 25, SOCF_LE|SOCF_RES },
    { LEARN_LOCALf, 1, 24, 0 },
    { SPEED_SELECTf, 2, 22, SOCF_LE },
    { SRC_IP_CFGf, 1, 21, 0 },
    { ST_MCNTf, 5, 16, SOCF_LE },
    { ST_SIMPLEXf, 1, 15, 0 },
    { ST_MODULEf, 1, 14, 0 },
    { L3SH_ENf, 1, 13, 0 },
    { PRESERVE_FMTf, 1, 12, 0 },
    { FLOOD_BPDUf, 1, 11, 0 },
    { IPMC_ENABLEf, 1, 10, 0 },
    { MY_MODIDf, 5, 5, SOCF_LE },
    { PORT_TYPEf, 2, 3, SOCF_LE },
    { L2DH_ENf, 1, 2, 0 },
    { JAM_ENf, 1, 1, 0 },
    { FIL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0)
soc_field_info_t soc_CONFIG_BCM5673_A0r_fields[] = {
    { DMUX_ENABLEf, 1, 25, 0 },
    { PRESERVE_FMTf, 1, 12, 0 },
    { FLOOD_BPDUf, 1, 11, 0 },
    { IPMC_ENABLEf, 1, 10, 0 },
    { MY_MODIDf, 5, 5, SOCF_LE },
    { PORT_TYPEf, 2, 3, SOCF_LE },
    { FFP_STP_MASK_ENABLEf, 1, 1, 0 },
    { FIL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_CONFIG_BCM5674_A0r_fields[] = {
    { Tf, 1, 31, 0 },
    { MY_TGIDf, 5, 26, SOCF_LE },
    { DMUX_ENABLEf, 1, 25, 0 },
    { PRESERVE_FMTf, 1, 12, 0 },
    { FLOOD_BPDUf, 1, 11, 0 },
    { IPMC_ENABLEf, 1, 10, 0 },
    { MY_MODIDf, 5, 5, SOCF_LE },
    { PORT_TYPEf, 2, 3, SOCF_LE },
    { FFP_STP_MASK_ENABLEf, 1, 1, 0 },
    { FIL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CONFIG_BCM5695_A0r_fields[] = {
    { RESERVED_EOFHf, 6, 26, SOCF_LE|SOCF_RES },
    { DT_MODEf, 1, 25, 0 },
    { LEARN_LOCALf, 1, 24, 0 },
    { SPEED_SELECTf, 2, 22, SOCF_LE },
    { TRUNKS128f, 1, 21, 0 },
    { ST_MCNTf, 5, 16, SOCF_LE },
    { ST_SIMPLEXf, 1, 15, 0 },
    { ST_MODULEf, 1, 14, 0 },
    { L3SH_ENf, 1, 13, 0 },
    { PRESERVE_FMTf, 1, 12, 0 },
    { FLOOD_BPDUf, 1, 11, 0 },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { PORT_TYPEf, 2, 3, SOCF_LE },
    { L2DH_ENf, 1, 2, 0 },
    { JAM_ENf, 1, 1, 0 },
    { FIL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CONFIG_EVENT_FIFOr_fields[] = {
    { ENQDEQ_FIFO_DEPTHf, 3, 8, SOCF_LE },
    { SHAPER_EVENT_FIFO_DEPTHf, 4, 4, SOCF_LE },
    { BAA_EVENT_FIFO_DEPTHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CONFIG_QPP_EVENT_BLOCKr_fields[] = {
    { ACR_BLOCK_AGER_1_IN_2f, 1, 5, 0 },
    { ACR_BLOCK_AFTER_DEQ_DONEf, 3, 2, SOCF_LE },
    { BLOCK23f, 1, 1, 0 },
    { BLOCK01f, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CONFIG_QPP_PUP_BPr_fields[] = {
    { ENABLE1f, 1, 3, 0 },
    { ENABLE2f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_COPYCOUNTCTLr_fields[] = {
    { LIMITEDf, 1, 1, 0 },
    { INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_COPYCOUNTCTL_BCM56601_A0r_fields[] = {
    { LIMITEDf, 1, 1, 0 },
    { INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_COPYCOUNT_PARITYr_fields[] = {
    { PTR_ERRORSf, 8, 8, SOCF_LE|SOCF_RO },
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_COPYCOUNT_PARITY_BCM56601_A0r_fields[] = {
    { PTRERRORSf, 8, 8, SOCF_LE|SOCF_RO },
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_COSARBSELr_fields[] = {
    { PORTCPU_COSARBf, 2, 26, SOCF_LE },
    { PORTIPIC_COSARBf, 2, 24, SOCF_LE },
    { PORT11_COSARBf, 2, 22, SOCF_LE },
    { PORT10_COSARBf, 2, 20, SOCF_LE },
    { PORT9_COSARBf, 2, 18, SOCF_LE },
    { PORT8_COSARBf, 2, 16, SOCF_LE },
    { PORT7_COSARBf, 2, 14, SOCF_LE },
    { PORT6_COSARBf, 2, 12, SOCF_LE },
    { PORT5_COSARBf, 2, 10, SOCF_LE },
    { PORT4_COSARBf, 2, 8, SOCF_LE },
    { PORT3_COSARBf, 2, 6, SOCF_LE },
    { PORT2_COSARBf, 2, 4, SOCF_LE },
    { PORT1_COSARBf, 2, 2, SOCF_LE },
    { PORT0_COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_COSARBSEL_BCM5673_A0r_fields[] = {
    { PORTCPU_COSARBf, 2, 4, SOCF_LE },
    { PORTIPIC_COSARBf, 2, 2, SOCF_LE },
    { PORT0_COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_COSLCCOUNTr_fields[] = {
    { LCCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_COSLCCOUNT_BCM56218_A0r_fields[] = {
    { LCCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_COSLCCOUNT_BCM56504_A0r_fields[] = {
    { LCCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_COSMASKr_fields[] = {
    { COSMASKRXENf, 1, 10, 0 },
    { COSMASKf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_COSMASK_CPUr_fields[] = {
    { COSMASKRXENf, 1, 48, 0 },
    { COSMASKf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_COSMASK_CPU1r_fields[] = {
    { COSMASKf, 22, 10, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_COSPKTCOUNTr_fields[] = {
    { PKTCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_COSPKTCOUNT_BCM5695_A0r_fields[] = {
    { PKTCOUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_COSWEIGHTSr_fields[] = {
    { COSWEIGHTSf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_COS_MAP_SELr_fields[] = {
    { SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_COS_SELr_fields[] = {
    { COS7f, 3, 21, SOCF_LE },
    { COS6f, 3, 18, SOCF_LE },
    { COS5f, 3, 15, SOCF_LE },
    { COS4f, 3, 12, SOCF_LE },
    { COS3f, 3, 9, SOCF_LE },
    { COS2f, 3, 6, SOCF_LE },
    { COS1f, 3, 3, SOCF_LE },
    { COS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_COS_SEL_2r_fields[] = {
    { COS15f, 4, 28, SOCF_LE },
    { COS14f, 4, 24, SOCF_LE },
    { COS13f, 4, 20, SOCF_LE },
    { COS12f, 4, 16, SOCF_LE },
    { COS11f, 4, 12, SOCF_LE },
    { COS10f, 4, 8, SOCF_LE },
    { COS9f, 4, 4, SOCF_LE },
    { COS8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_COS_SEL_2_BCM53314_A0r_fields[] = {
    { COS15f, 3, 21, SOCF_LE|SOCF_RES },
    { COS14f, 3, 18, SOCF_LE|SOCF_RES },
    { COS13f, 3, 15, SOCF_LE|SOCF_RES },
    { COS12f, 3, 12, SOCF_LE|SOCF_RES },
    { COS11f, 3, 9, SOCF_LE|SOCF_RES },
    { COS10f, 3, 6, SOCF_LE|SOCF_RES },
    { COS9f, 3, 3, SOCF_LE|SOCF_RES },
    { COS8f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_COS_SEL_2_BCM56218_A0r_fields[] = {
    { COS15f, 3, 21, SOCF_LE },
    { COS14f, 3, 18, SOCF_LE },
    { COS13f, 3, 15, SOCF_LE },
    { COS12f, 3, 12, SOCF_LE },
    { COS11f, 3, 9, SOCF_LE },
    { COS10f, 3, 6, SOCF_LE },
    { COS9f, 3, 3, SOCF_LE },
    { COS8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_COS_SEL_BCM53314_A0r_fields[] = {
    { COS7f, 3, 21, SOCF_LE },
    { COS6f, 3, 18, SOCF_LE },
    { COS5f, 3, 15, SOCF_LE },
    { COS4f, 3, 12, SOCF_LE },
    { COS3f, 3, 9, SOCF_LE },
    { COS2f, 3, 6, SOCF_LE },
    { COS1f, 3, 3, SOCF_LE },
    { COS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_COS_SEL_BCM56601_A0r_fields[] = {
    { COS0f, 3, 21, SOCF_LE },
    { COS1f, 3, 18, SOCF_LE },
    { COS2f, 3, 15, SOCF_LE },
    { COS3f, 3, 12, SOCF_LE },
    { COS4f, 3, 9, SOCF_LE },
    { COS5f, 3, 6, SOCF_LE },
    { COS6f, 3, 3, SOCF_LE },
    { COS7f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_COS_SEL_BCM56800_A0r_fields[] = {
    { COS7f, 4, 28, SOCF_LE },
    { COS6f, 4, 24, SOCF_LE },
    { COS5f, 4, 20, SOCF_LE },
    { COS4f, 4, 16, SOCF_LE },
    { COS3f, 4, 12, SOCF_LE },
    { COS2f, 4, 8, SOCF_LE },
    { COS1f, 4, 4, SOCF_LE },
    { COS0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CPATHBISRDBGRDDATAr_fields[] = {
    { BISRRDDATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CPUMAXBUCKETr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { PKT_MAX_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CPUMAXBUCKETCONFIG_64r_fields[] = {
    { PARITYf, 1, 34, 0 },
    { MODEf, 1, 33, 0 },
    { MAX_REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MAX_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTMAXBUCKETr_fields[] = {
    { OUT_PROFILE_FLAGf, 1, 24, 0 },
    { IN_PROFILE_FLAGf, 1, 24, 0 },
    { PARITYf, 1, 23, 0 },
    { PKT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTMAXBUCKETCONFIGr_fields[] = {
    { PARITYf, 1, 31, 0 },
    { PKT_MAX_REFRESHf, 20, 11, SOCF_LE },
    { PKT_MAX_THD_SELf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTPORTMAXBUCKETr_fields[] = {
    { OUT_PROFILE_FLAGf, 1, 23, 0 },
    { IN_PROFILE_FLAGf, 1, 23, 0 },
    { PKT_PORT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTPORTMAXBUCKETCONFIGr_fields[] = {
    { PKT_PORT_MAX_REFRESHf, 20, 11, SOCF_LE },
    { PKT_PORT_MAX_THD_SELf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CPUPORTMAXBUCKETr_fields[] = {
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MAX_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CPUPORTMAXBUCKETCONFIG_64r_fields[] = {
    { MODEf, 1, 33, 0 },
    { MAX_REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MAX_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPUSLOTMINTIMERr_fields[] = {
    { CPUSLOTMINTIMERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_BWr_fields[] = {
    { NOP_CLOCKSf, 10, 8, SOCF_LE },
    { CLOCKSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_CPU_CONTROLr_fields[] = {
    { IPMCPORTMISS_TOCPUf, 1, 20, 0 },
    { L3DSTMISS_TOCPUf, 1, 19, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 18, 0 },
    { UVLAN_TOCPUf, 1, 17, 0 },
    { L3ERR_TOCPUf, 1, 16, 0 },
    { UUCAST_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 14, 0 },
    { UIPMC_TOCPUf, 1, 13, 0 },
    { STATICMOVE_TOCPUf, 1, 12, 0 },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_CPU_CONTROL_0r_fields[] = {
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_CPU_CONTROL_1r_fields[] = {
    { L3SRC_URPF_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TO_CPUf, 1, 19, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { IPMC_TTL_ERROR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { STATICMOVE_TOCPUf, 1, 1, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CPU_CONTROL_2r_fields[] = {
    { CPU_MIRROR_PRIORITYf, 3, 24, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 3, 21, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_DEFAULT_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 3, SOCF_LE },
    { GRE_SOURCE_ROUTING_TOCPUf, 1, 2, 0 },
    { ENIFILTER_DROP_TOCPUf, 1, 1, 0 },
    { MPLSERR_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CPU_CONTROL_3r_fields[] = {
    { RESERVED_CTLf, 1, 24, SOCF_RES },
    { RESERVED_PRIORITYf, 3, 21, SOCF_LE|SOCF_RES },
    { CPU_PROTO_BPDU_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CPU_CONTROL_4r_fields[] = {
    { CPU_PROTO_MMRP_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_SRP_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_PROTO_TS_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56634_A0r_fields[] = {
    { EHG_NONHG_TOCPUf, 1, 5, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM53314_A0r_fields[] = {
    { L3_MTU_FAIL_TOCPUf, 1, 29, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 27, SOCF_SC },
    { MACLMT_STNMV_TOCPUf, 1, 26, 0 },
    { NIP_L3ERR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, SOCF_SC },
    { MC_INDEX_ERROR_TOCPUf, 1, 23, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 22, SOCF_SC },
    { RESERVED0f, 1, 21, SOCF_RES },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, SOCF_SC },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, SOCF_SC },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 10, SOCF_SC },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { IPMCERR_TOCPUf, 1, 5, SOCF_SC },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56218_A0r_fields[] = {
    { MACLMT_STNMV_TOCPUf, 1, 27, 0 },
    { NIP_L3ERR_TOCPUf, 1, 26, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 25, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 23, 0 },
    { IPMC_TUNNEL_TO_CPUf, 1, 22, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56224_A0r_fields[] = {
    { L3_MTU_FAIL_TOCPUf, 1, 29, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 26, 0 },
    { NIP_L3ERR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 23, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 22, 0 },
    { RESERVED0f, 1, 21, SOCF_RES },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 10, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { IPMCERR_TOCPUf, 1, 5, 0 },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56304_B0r_fields[] = {
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56504_A0r_fields[] = {
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56504_B0r_fields[] = {
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56514_A0r_fields[] = {
    { URPF_MISS_TOCPUf, 1, 27, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 26, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 23, 0 },
    { NIP_L3ERR_TOCPUf, 1, 22, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 21, 0 },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 10, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { IPMCERR_TOCPUf, 1, 5, 0 },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56601_B0r_fields[] = {
    { NIP_L3ERR_TOCPUf, 1, 22, 0 },
    { L3SRC_URPF_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TO_CPUf, 1, 19, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { IPMC_TTL_ERROR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { STATICMOVE_TOCPUf, 1, 1, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56624_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 31, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { RESERVED_29f, 1, 29, SOCF_RES },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { RESERVED_7f, 1, 7, SOCF_RES },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56800_A0r_fields[] = {
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56820_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 31, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 29, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_CPU_CONTROL_2_BCM56504_A0r_fields[] = {
    { CPU_MIRROR_PRIORITYf, 3, 21, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_2_BCM56514_A0r_fields[] = {
    { CPU_VFPCOPY_PRIORITYf, 3, 24, SOCF_LE },
    { CPU_MIRROR_PRIORITYf, 3, 21, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_2_BCM56800_A0r_fields[] = {
    { CPU_MIRROR_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_DEFAULT_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_MH_CONTROL_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CPU_CONTROL_3_BCM56218_A0r_fields[] = {
    { CPU_MAC_LIMIT_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_PROTO_BPDU_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_3_BCM56514_A0r_fields[] = {
    { CPU_PROTO_BPDU_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_3_BCM56800_A0r_fields[] = {
    { CPU_PROTO_BPDU_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_CPU_CONTROL_BCM5665_A0r_fields[] = {
    { VCLABELMISS_TOCPUf, 1, 21, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 20, 0 },
    { L3DSTMISS_TOCPUf, 1, 19, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 18, 0 },
    { UVLAN_TOCPUf, 1, 17, 0 },
    { L3ERR_TOCPUf, 1, 16, 0 },
    { UUCAST_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 14, 0 },
    { UIPMC_TOCPUf, 1, 13, 0 },
    { STATICMOVE_TOCPUf, 1, 12, 0 },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_CPU_CONTROL_BCM5695_A0r_fields[] = {
    { SRCROUTE_TOCPUf, 1, 22, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 21, 0 },
    { L3DSTMISS_TOCPUf, 1, 20, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 19, 0 },
    { UVLAN_TOCPUf, 1, 18, 0 },
    { IPMCERR_TOCPUf, 1, 17, 0 },
    { L3ERR_TOCPUf, 1, 16, 0 },
    { UUCAST_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 14, 0 },
    { UIPMC_TOCPUf, 1, 13, 0 },
    { STATICMOVE_TOCPUf, 1, 12, 0 },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_CONTROL_Mr_fields[] = {
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56334_A0r_fields[] = {
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 11, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { WCD_DA_MISSf, 1, 8, SOCF_RES },
    { WCD_SA_MISSf, 1, 7, SOCF_RES },
    { MAC_BIND_FAILf, 1, 6, SOCF_RES },
    { WLAN_ROAM_ERRORf, 1, 5, SOCF_RES },
    { WLAN_DOT1X_DROPf, 1, 4, SOCF_RES },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56634_A0r_fields[] = {
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { WCD_DA_MISSf, 1, 8, 0 },
    { WCD_SA_MISSf, 1, 7, 0 },
    { MAC_BIND_FAILf, 1, 6, 0 },
    { WLAN_ROAM_ERRORf, 1, 5, 0 },
    { WLAN_DOT1X_DROPf, 1, 4, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_CAM_BIST_CONFIGr_fields[] = {
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_WO|SOCF_RES },
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_CAM_BIST_STATUSr_fields[] = {
    { CAM_BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_CAM_DBGCTRLr_fields[] = {
    { DEBUG_ENf, 1, 1, SOCF_RES },
    { BIST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_CPU_PRIORITY_SELr_fields[] = {
    { PRI7f, 3, 21, SOCF_LE },
    { PRI6f, 3, 18, SOCF_LE },
    { PRI5f, 3, 15, SOCF_LE },
    { PRI4f, 3, 12, SOCF_LE },
    { PRI3f, 3, 9, SOCF_LE },
    { PRI2f, 3, 6, SOCF_LE },
    { PRI1f, 3, 3, SOCF_LE },
    { PRI0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_2r_fields[] = {
    { PRI15f, 4, 28, SOCF_LE },
    { PRI14f, 4, 24, SOCF_LE },
    { PRI13f, 4, 20, SOCF_LE },
    { PRI12f, 4, 16, SOCF_LE },
    { PRI11f, 4, 12, SOCF_LE },
    { PRI10f, 4, 8, SOCF_LE },
    { PRI9f, 4, 4, SOCF_LE },
    { PRI8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_2_BCM53314_A0r_fields[] = {
    { PRI15f, 4, 28, SOCF_LE|SOCF_RES },
    { PRI14f, 4, 24, SOCF_LE|SOCF_RES },
    { PRI13f, 4, 20, SOCF_LE|SOCF_RES },
    { PRI12f, 4, 16, SOCF_LE|SOCF_RES },
    { PRI11f, 4, 12, SOCF_LE|SOCF_RES },
    { PRI10f, 4, 8, SOCF_LE|SOCF_RES },
    { PRI9f, 4, 4, SOCF_LE|SOCF_RES },
    { PRI8f, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_BCM56800_A0r_fields[] = {
    { PRI7f, 4, 28, SOCF_LE },
    { PRI6f, 4, 24, SOCF_LE },
    { PRI5f, 4, 20, SOCF_LE },
    { PRI4f, 4, 16, SOCF_LE },
    { PRI3f, 4, 12, SOCF_LE },
    { PRI2f, 4, 8, SOCF_LE },
    { PRI1f, 4, 4, SOCF_LE },
    { PRI0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_SLOT_COUNTr_fields[] = {
    { COUNT_VALUEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_CPU_TS_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 8, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_CSE_CONFIGr_fields[] = {
    { EXT_TCAM_SLOWf, 1, 4, SOCF_SC },
    { EXT_TCAM_INT_POLf, 1, 3, 0 },
    { EXT_PARITY_DISf, 1, 2, 0 },
    { EXT_TCAM_NONIPf, 1, 1, 0 },
    { EXT_TCAM_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_CONFIG_BCM56601_B0r_fields[] = {
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { ECAM_UPDATE_A0f, 1, 6, 0 },
    { GREEN_TO_PIDf, 1, 5, 0 },
    { EXT_TCAM_SLOWf, 1, 4, SOCF_SC },
    { EXT_TCAM_INT_POLf, 1, 3, 0 },
    { EXT_PARITY_DISf, 1, 2, 0 },
    { EXT_TCAM_NONIPf, 1, 1, 0 },
    { EXT_TCAM_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_ATE_STS0r_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { RESERVED0f, 17, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { NOW_LOCKEDf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_ATE_STS1r_fields[] = {
    { ERR_BITMAPf, 7, 16, SOCF_LE|SOCF_RO },
    { RESERVED0f, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_DONEf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_ATE_STS2r_fields[] = {
    { GOT_LOCKf, 7, 16, SOCF_LE|SOCF_RO },
    { RESERVED0f, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { LOST_LOCKf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_ATE_TMODEr_fields[] = {
    { ERR_THRESHf, 8, 9, SOCF_LE },
    { CLR_STICKYf, 1, 8, 0 },
    { FORCE_ERRf, 1, 7, 0 },
    { BIST_ENf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_LTE_ADR0r_fields[] = {
    { DTU_LTE_ADR0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_LTE_ADR1r_fields[] = {
    { DTU_LTE_ADR1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D0F_0r_fields[] = {
    { DTU_LTE_D0F_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D0F_1r_fields[] = {
    { DTU_LTE_D0F_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D0R_0r_fields[] = {
    { DTU_LTE_D0R_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D0R_1r_fields[] = {
    { DTU_LTE_D0R_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D1F_0r_fields[] = {
    { DTU_LTE_D1F_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D1F_1r_fields[] = {
    { DTU_LTE_D1F_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D1R_0r_fields[] = {
    { DTU_LTE_D1R_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_D1R_1r_fields[] = {
    { DTU_LTE_D1R_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_LTE_STS_DONEr_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { RESERVED1f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERR_BITMAPf, 4, 16, SOCF_LE|SOCF_RO },
    { RESERVED0f, 15, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_LTE_STS_ERR_ADRr_fields[] = {
    { ERR_ADRf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_STS_ERR_DF_0r_fields[] = {
    { ERR_DF_0f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_STS_ERR_DF_1r_fields[] = {
    { ERR_DF_1f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_STS_ERR_DR_0r_fields[] = {
    { ERR_DR_0f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_STS_ERR_DR_1r_fields[] = {
    { ERR_DR_1f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_CSE_DTU_LTE_TMODE0r_fields[] = {
    { START_LAB_TESTf, 1, 15, 0 },
    { CLR_STATUSf, 1, 14, 0 },
    { RESERVED1f, 1, 13, SOCF_RES },
    { LOOP_MODEf, 2, 11, SOCF_LE },
    { ADR_MODEf, 2, 9, SOCF_LE },
    { EM_IF_TYPE_QDR2f, 1, 8, 0 },
    { CMP_EM_RDAT_FRf, 1, 7, 0 },
    { FOREVERf, 1, 6, 0 },
    { EM_LATENCY7f, 1, 5, 0 },
    { RESERVED0f, 1, 4, SOCF_RES },
    { W2R_NOPSf, 2, 2, SOCF_LE },
    { R2W_NOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_LTE_TMODE1r_fields[] = {
    { WDOEBRf, 2, 10, SOCF_LE },
    { WDOEBFf, 2, 8, SOCF_LE },
    { WDMRf, 2, 6, SOCF_LE },
    { WDMFf, 2, 4, SOCF_LE },
    { RDMRf, 2, 2, SOCF_LE },
    { RDMFf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_CSE_DTU_MODEr_fields[] = {
    { DTU_ENf, 1, 1, 0 },
    { SEL_LTEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ACE_BYTE_THRESHOLDr_fields[] = {
    { BYTE_THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ACE_CTRLr_fields[] = {
    { EJECT_MODE_LINKf, 1, 31, 0 },
    { THRESHOLD_EJECT_ENf, 1, 30, 0 },
    { SMALL_CNTRSf, 1, 29, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ACE_EVENT_THRESHOLDr_fields[] = {
    { EVENT_THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ACE_RANDOM_SEEDr_fields[] = {
    { SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_BRICK_TMr_fields[] = {
    { TMf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_COLLISION_ERRORr_fields[] = {
    { BRICK0_COLLISION_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK1_COLLISION_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK2_COLLISION_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK3_COLLISION_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_COLLISION_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_COLLISION_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_COLLISION_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_COLLISION_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_COLLISION_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_COLLISION_ERRORf, 1, 22, SOCF_W1TC },
    { BRICK10_COLLISION_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_COLLISION_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_COLLISION_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_COLLISION_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_COLLISION_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_COLLISION_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_COLLISION_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_COLLISION_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_COLLISION_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_COLLISION_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK20_COLLISION_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_COLLISION_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_COLLISION_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_COLLISION_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_COLLISION_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_COLLISION_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_COLLISION_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_COLLISION_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_COLLISION_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_COLLISION_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK30_COLLISION_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_COLLISION_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_COLLISION_ERROR_MASKr_fields[] = {
    { BRICK0_COLLISION_ERROR_DISINTf, 1, 31, 0 },
    { BRICK1_COLLISION_ERROR_DISINTf, 1, 30, 0 },
    { BRICK2_COLLISION_ERROR_DISINTf, 1, 29, 0 },
    { BRICK3_COLLISION_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_COLLISION_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_COLLISION_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_COLLISION_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_COLLISION_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_COLLISION_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_COLLISION_ERROR_DISINTf, 1, 22, 0 },
    { BRICK10_COLLISION_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_COLLISION_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_COLLISION_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_COLLISION_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_COLLISION_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_COLLISION_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_COLLISION_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_COLLISION_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_COLLISION_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_COLLISION_ERROR_DISINTf, 1, 12, 0 },
    { BRICK20_COLLISION_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_COLLISION_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_COLLISION_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_COLLISION_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_COLLISION_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_COLLISION_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_COLLISION_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_COLLISION_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_COLLISION_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_COLLISION_ERROR_DISINTf, 1, 2, 0 },
    { BRICK30_COLLISION_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_COLLISION_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_CONFIG0r_fields[] = {
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_CONFIG_BACKGROUND_ENABLEr_fields[] = {
    { BACKGROUND_EJECT_ENABLEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_CONFIG_BACKGROUND_RATEr_fields[] = {
    { BACKGROUND_EJECT_RATEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_CONFIG_SHIFT_SEG15_TO_SEG0r_fields[] = {
    { SHIFT_SEG15f, 2, 30, SOCF_LE },
    { SHIFT_SEG14f, 2, 28, SOCF_LE },
    { SHIFT_SEG13f, 2, 26, SOCF_LE },
    { SHIFT_SEG12f, 2, 24, SOCF_LE },
    { SHIFT_SEG11f, 2, 22, SOCF_LE },
    { SHIFT_SEG10f, 2, 20, SOCF_LE },
    { SHIFT_SEG9f, 2, 18, SOCF_LE },
    { SHIFT_SEG8f, 2, 16, SOCF_LE },
    { SHIFT_SEG7f, 2, 14, SOCF_LE },
    { SHIFT_SEG6f, 2, 12, SOCF_LE },
    { SHIFT_SEG5f, 2, 10, SOCF_LE },
    { SHIFT_SEG4f, 2, 8, SOCF_LE },
    { SHIFT_SEG3f, 2, 6, SOCF_LE },
    { SHIFT_SEG2f, 2, 4, SOCF_LE },
    { SHIFT_SEG1f, 2, 2, SOCF_LE },
    { SHIFT_SEG0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_CONFIG_SHIFT_SEG31_TO_SEG16r_fields[] = {
    { SHIFT_SEG31f, 2, 30, SOCF_LE },
    { SHIFT_SEG30f, 2, 28, SOCF_LE },
    { SHIFT_SEG29f, 2, 26, SOCF_LE },
    { SHIFT_SEG28f, 2, 24, SOCF_LE },
    { SHIFT_SEG27f, 2, 22, SOCF_LE },
    { SHIFT_SEG26f, 2, 20, SOCF_LE },
    { SHIFT_SEG25f, 2, 18, SOCF_LE },
    { SHIFT_SEG24f, 2, 16, SOCF_LE },
    { SHIFT_SEG23f, 2, 14, SOCF_LE },
    { SHIFT_SEG22f, 2, 12, SOCF_LE },
    { SHIFT_SEG21f, 2, 10, SOCF_LE },
    { SHIFT_SEG20f, 2, 8, SOCF_LE },
    { SHIFT_SEG19f, 2, 6, SOCF_LE },
    { SHIFT_SEG18f, 2, 4, SOCF_LE },
    { SHIFT_SEG17f, 2, 2, SOCF_LE },
    { SHIFT_SEG16f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUGr_fields[] = {
    { CS_BOND_MAX_COUNTERf, 2, 1, SOCF_LE|SOCF_RO },
    { CS_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR0_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields[] = {
    { AMOUNT_HIGHf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields[] = {
    { AMOUNT_LOWf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields[] = {
    { EVENT_HIGHf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields[] = {
    { EVENT_LOWf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR_HALTr_fields[] = {
    { ENABLEf, 4, 28, SOCF_LE },
    { HALT_EVf, 4, 24, SOCF_LE|SOCF_W1TC },
    { HALT_SEGMENTf, 5, 17, SOCF_LE },
    { HALT_CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECTr_fields[] = {
    { INJECT_EP1f, 1, 31, SOCF_PUNCH },
    { INJECT_EP0f, 1, 30, SOCF_PUNCH },
    { INJECT_QM1f, 1, 29, SOCF_PUNCH },
    { INJECT_QM0f, 1, 28, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr_fields[] = {
    { SEGMENTf, 5, 17, SOCF_LE },
    { CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECT_VALUESr_fields[] = {
    { PKT_AMOUNTf, 8, 16, SOCF_LE },
    { BYTE_AMOUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DEBUG_CNTR_UPDATEr_fields[] = {
    { ADDRf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DMA_FIFO_CONFIGr_fields[] = {
    { DMA_NUM_PADSf, 8, 24, SOCF_LE|SOCF_RES },
    { DMA_FIFO_STALE_TIMERf, 8, 16, SOCF_LE|SOCF_RES },
    { DMA_FIFO_FORCE_BACKPRESSUREf, 1, 12, SOCF_RES },
    { DMA_FIFO_BACKPRESSURE_ENf, 1, 11, SOCF_RES },
    { DMA_FIFO_THRESHOLDf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DMA_FIFO_CTRLr_fields[] = {
    { DMA_FIFO_RESETf, 1, 31, SOCF_PUNCH },
    { MAX_FIFO_ENTRIESf, 11, 16, SOCF_LE|SOCF_RO },
    { MAX_FIFO_DEPTHf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DMA_FIFO_TMr_fields[] = {
    { TM4f, 4, 16, SOCF_LE },
    { TM3f, 4, 12, SOCF_LE },
    { TM2f, 4, 8, SOCF_LE },
    { TM1f, 4, 4, SOCF_LE },
    { TM0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DMA_MESSAGE_SIZEr_fields[] = {
    { DW_CNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DROP_ERRORr_fields[] = {
    { DROP_ERRORf, 4, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_DROP_ERROR_MASKr_fields[] = {
    { DROP_ERROR_DISINTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_DEBUG0r_fields[] = {
    { BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { BUFFER_MEM_ENABLE_ECCf, 1, 12, 0 },
    { DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DMA_FIFO1_ENABLE_ECCf, 1, 10, 0 },
    { DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DMA_FIFO0_ENABLE_ECCf, 1, 8, 0 },
    { CU_BUF3_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { CU_BUF3_ENABLE_ECCf, 1, 6, 0 },
    { CU_BUF2_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { CU_BUF2_ENABLE_ECCf, 1, 4, 0 },
    { CU_BUF1_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { CU_BUF1_ENABLE_ECCf, 1, 2, 0 },
    { CU_BUF0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { CU_BUF0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_ERRORr_fields[] = {
    { BUFFER_MEM_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { BUFFER_MEM_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DMA_FIFO1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DMA_FIFO1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DMA_FIFO0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DMA_FIFO0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { CU_BUF3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { CU_BUF3_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { CU_BUF2_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { CU_BUF2_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { CU_BUF1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CU_BUF1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CU_BUF0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CU_BUF0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS0r_fields[] = {
    { BRICK0_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK1_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS1r_fields[] = {
    { BRICK2_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK3_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS2r_fields[] = {
    { BRICK4_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK5_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS3r_fields[] = {
    { BRICK6_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK7_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS4r_fields[] = {
    { BRICK8_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK9_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS5r_fields[] = {
    { BRICK10_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK11_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS6r_fields[] = {
    { BRICK12_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK13_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS7r_fields[] = {
    { BRICK14_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK15_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS8r_fields[] = {
    { BRICK16_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK17_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS9r_fields[] = {
    { BRICK18_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK19_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS10r_fields[] = {
    { BRICK20_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK21_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS11r_fields[] = {
    { BRICK22_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK23_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS12r_fields[] = {
    { BRICK24_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK25_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS13r_fields[] = {
    { BRICK26_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK27_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS14r_fields[] = {
    { BRICK28_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK29_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS15r_fields[] = {
    { BRICK30_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK31_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS16r_fields[] = {
    { CU_BUF3_ECC_ERROR_ADDRESSf, 6, 18, SOCF_LE|SOCF_RWBW },
    { CU_BUF2_ECC_ERROR_ADDRESSf, 6, 12, SOCF_LE|SOCF_RWBW },
    { CU_BUF1_ECC_ERROR_ADDRESSf, 6, 6, SOCF_LE|SOCF_RWBW },
    { CU_BUF0_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_ECC_STATUS17r_fields[] = {
    { BUFFER_MEM_ECC_ERROR_ADDRESSf, 6, 16, SOCF_LE|SOCF_RWBW },
    { DMA_FIFO1_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { DMA_FIFO0_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_EJECT_OVERFLOW_ERRORr_fields[] = {
    { BRICK0_EJECT_OVERFLOW_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK1_EJECT_OVERFLOW_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK2_EJECT_OVERFLOW_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK3_EJECT_OVERFLOW_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_EJECT_OVERFLOW_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_EJECT_OVERFLOW_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_EJECT_OVERFLOW_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_EJECT_OVERFLOW_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_EJECT_OVERFLOW_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_EJECT_OVERFLOW_ERRORf, 1, 22, SOCF_W1TC },
    { BRICK10_EJECT_OVERFLOW_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_EJECT_OVERFLOW_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_EJECT_OVERFLOW_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_EJECT_OVERFLOW_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_EJECT_OVERFLOW_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_EJECT_OVERFLOW_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_EJECT_OVERFLOW_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_EJECT_OVERFLOW_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_EJECT_OVERFLOW_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_EJECT_OVERFLOW_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK20_EJECT_OVERFLOW_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_EJECT_OVERFLOW_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_EJECT_OVERFLOW_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_EJECT_OVERFLOW_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_EJECT_OVERFLOW_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_EJECT_OVERFLOW_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_EJECT_OVERFLOW_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_EJECT_OVERFLOW_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_EJECT_OVERFLOW_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_EJECT_OVERFLOW_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK30_EJECT_OVERFLOW_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_EJECT_OVERFLOW_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_EJECT_OVERFLOW_ERROR_MASKr_fields[] = {
    { BRICK0_EJECT_OVERFLOW_ERROR_DISINTf, 1, 31, 0 },
    { BRICK1_EJECT_OVERFLOW_ERROR_DISINTf, 1, 30, 0 },
    { BRICK2_EJECT_OVERFLOW_ERROR_DISINTf, 1, 29, 0 },
    { BRICK3_EJECT_OVERFLOW_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_EJECT_OVERFLOW_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_EJECT_OVERFLOW_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_EJECT_OVERFLOW_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_EJECT_OVERFLOW_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_EJECT_OVERFLOW_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_EJECT_OVERFLOW_ERROR_DISINTf, 1, 22, 0 },
    { BRICK10_EJECT_OVERFLOW_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_EJECT_OVERFLOW_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_EJECT_OVERFLOW_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_EJECT_OVERFLOW_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_EJECT_OVERFLOW_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_EJECT_OVERFLOW_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_EJECT_OVERFLOW_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_EJECT_OVERFLOW_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_EJECT_OVERFLOW_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_EJECT_OVERFLOW_ERROR_DISINTf, 1, 12, 0 },
    { BRICK20_EJECT_OVERFLOW_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_EJECT_OVERFLOW_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_EJECT_OVERFLOW_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_EJECT_OVERFLOW_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_EJECT_OVERFLOW_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_EJECT_OVERFLOW_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_EJECT_OVERFLOW_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_EJECT_OVERFLOW_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_EJECT_OVERFLOW_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_EJECT_OVERFLOW_ERROR_DISINTf, 1, 2, 0 },
    { BRICK30_EJECT_OVERFLOW_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_EJECT_OVERFLOW_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_EJECT_THRESH_ERRORr_fields[] = {
    { BRICK0_EJECT_THRESH_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK1_EJECT_THRESH_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK2_EJECT_THRESH_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK3_EJECT_THRESH_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_EJECT_THRESH_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_EJECT_THRESH_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_EJECT_THRESH_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_EJECT_THRESH_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_EJECT_THRESH_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_EJECT_THRESH_ERRORf, 1, 22, SOCF_W1TC },
    { BRICK10_EJECT_THRESH_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_EJECT_THRESH_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_EJECT_THRESH_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_EJECT_THRESH_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_EJECT_THRESH_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_EJECT_THRESH_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_EJECT_THRESH_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_EJECT_THRESH_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_EJECT_THRESH_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_EJECT_THRESH_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK20_EJECT_THRESH_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_EJECT_THRESH_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_EJECT_THRESH_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_EJECT_THRESH_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_EJECT_THRESH_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_EJECT_THRESH_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_EJECT_THRESH_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_EJECT_THRESH_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_EJECT_THRESH_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_EJECT_THRESH_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK30_EJECT_THRESH_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_EJECT_THRESH_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_EJECT_THRESH_ERROR_MASKr_fields[] = {
    { BRICK0_EJECT_THRESH_ERROR_DISINTf, 1, 31, 0 },
    { BRICK1_EJECT_THRESH_ERROR_DISINTf, 1, 30, 0 },
    { BRICK2_EJECT_THRESH_ERROR_DISINTf, 1, 29, 0 },
    { BRICK3_EJECT_THRESH_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_EJECT_THRESH_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_EJECT_THRESH_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_EJECT_THRESH_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_EJECT_THRESH_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_EJECT_THRESH_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_EJECT_THRESH_ERROR_DISINTf, 1, 22, 0 },
    { BRICK10_EJECT_THRESH_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_EJECT_THRESH_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_EJECT_THRESH_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_EJECT_THRESH_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_EJECT_THRESH_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_EJECT_THRESH_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_EJECT_THRESH_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_EJECT_THRESH_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_EJECT_THRESH_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_EJECT_THRESH_ERROR_DISINTf, 1, 12, 0 },
    { BRICK20_EJECT_THRESH_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_EJECT_THRESH_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_EJECT_THRESH_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_EJECT_THRESH_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_EJECT_THRESH_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_EJECT_THRESH_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_EJECT_THRESH_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_EJECT_THRESH_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_EJECT_THRESH_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_EJECT_THRESH_ERROR_DISINTf, 1, 2, 0 },
    { BRICK30_EJECT_THRESH_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_EJECT_THRESH_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_COMMIT_TIMERr_fields[] = {
    { EJECT_RATEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG0r_fields[] = {
    { SEGMENTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG1r_fields[] = {
    { START_CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG2r_fields[] = {
    { END_CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG3r_fields[] = {
    { EJECT_RATEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MANUAL_EJECT_CTRLr_fields[] = {
    { GOf, 1, 31, SOCF_PUNCH },
    { INITIALIZEf, 1, 30, 0 },
    { EJECT_DONEf, 1, 29, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MESSAGE_READYr_fields[] = {
    { MESSAGE_READYf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_MESSAGE_READY_MASKr_fields[] = {
    { MESSAGE_READY_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_PARITY_DEBUG0r_fields[] = {
    { BRICK_0_FORCE_PARITY_ERRORf, 1, 31, 0 },
    { BRICK_0_ENABLE_PARITYf, 1, 30, 0 },
    { BRICK_1_FORCE_PARITY_ERRORf, 1, 29, 0 },
    { BRICK_1_ENABLE_PARITYf, 1, 28, 0 },
    { BRICK_2_FORCE_PARITY_ERRORf, 1, 27, 0 },
    { BRICK_2_ENABLE_PARITYf, 1, 26, 0 },
    { BRICK_3_FORCE_PARITY_ERRORf, 1, 25, 0 },
    { BRICK_3_ENABLE_PARITYf, 1, 24, 0 },
    { BRICK_4_FORCE_PARITY_ERRORf, 1, 23, 0 },
    { BRICK_4_ENABLE_PARITYf, 1, 22, 0 },
    { BRICK_5_FORCE_PARITY_ERRORf, 1, 21, 0 },
    { BRICK_5_ENABLE_PARITYf, 1, 20, 0 },
    { BRICK_6_FORCE_PARITY_ERRORf, 1, 19, 0 },
    { BRICK_6_ENABLE_PARITYf, 1, 18, 0 },
    { BRICK_7_FORCE_PARITY_ERRORf, 1, 17, 0 },
    { BRICK_7_ENABLE_PARITYf, 1, 16, 0 },
    { BRICK_8_FORCE_PARITY_ERRORf, 1, 15, 0 },
    { BRICK_8_ENABLE_PARITYf, 1, 14, 0 },
    { BRICK_9_FORCE_PARITY_ERRORf, 1, 13, 0 },
    { BRICK_9_ENABLE_PARITYf, 1, 12, 0 },
    { BRICK_10_FORCE_PARITY_ERRORf, 1, 11, 0 },
    { BRICK_10_ENABLE_PARITYf, 1, 10, 0 },
    { BRICK_11_FORCE_PARITY_ERRORf, 1, 9, 0 },
    { BRICK_11_ENABLE_PARITYf, 1, 8, 0 },
    { BRICK_12_FORCE_PARITY_ERRORf, 1, 7, 0 },
    { BRICK_12_ENABLE_PARITYf, 1, 6, 0 },
    { BRICK_13_FORCE_PARITY_ERRORf, 1, 5, 0 },
    { BRICK_13_ENABLE_PARITYf, 1, 4, 0 },
    { BRICK_14_FORCE_PARITY_ERRORf, 1, 3, 0 },
    { BRICK_14_ENABLE_PARITYf, 1, 2, 0 },
    { BRICK_15_FORCE_PARITY_ERRORf, 1, 1, 0 },
    { BRICK_15_ENABLE_PARITYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_PARITY_DEBUG1r_fields[] = {
    { BRICK_16_FORCE_PARITY_ERRORf, 1, 31, 0 },
    { BRICK_16_ENABLE_PARITYf, 1, 30, 0 },
    { BRICK_17_FORCE_PARITY_ERRORf, 1, 29, 0 },
    { BRICK_17_ENABLE_PARITYf, 1, 28, 0 },
    { BRICK_18_FORCE_PARITY_ERRORf, 1, 27, 0 },
    { BRICK_18_ENABLE_PARITYf, 1, 26, 0 },
    { BRICK_19_FORCE_PARITY_ERRORf, 1, 25, 0 },
    { BRICK_19_ENABLE_PARITYf, 1, 24, 0 },
    { BRICK_20_FORCE_PARITY_ERRORf, 1, 23, 0 },
    { BRICK_20_ENABLE_PARITYf, 1, 22, 0 },
    { BRICK_21_FORCE_PARITY_ERRORf, 1, 21, 0 },
    { BRICK_21_ENABLE_PARITYf, 1, 20, 0 },
    { BRICK_22_FORCE_PARITY_ERRORf, 1, 19, 0 },
    { BRICK_22_ENABLE_PARITYf, 1, 18, 0 },
    { BRICK_23_FORCE_PARITY_ERRORf, 1, 17, 0 },
    { BRICK_23_ENABLE_PARITYf, 1, 16, 0 },
    { BRICK_24_FORCE_PARITY_ERRORf, 1, 15, 0 },
    { BRICK_24_ENABLE_PARITYf, 1, 14, 0 },
    { BRICK_25_FORCE_PARITY_ERRORf, 1, 13, 0 },
    { BRICK_25_ENABLE_PARITYf, 1, 12, 0 },
    { BRICK_26_FORCE_PARITY_ERRORf, 1, 11, 0 },
    { BRICK_26_ENABLE_PARITYf, 1, 10, 0 },
    { BRICK_27_FORCE_PARITY_ERRORf, 1, 9, 0 },
    { BRICK_27_ENABLE_PARITYf, 1, 8, 0 },
    { BRICK_28_FORCE_PARITY_ERRORf, 1, 7, 0 },
    { BRICK_28_ENABLE_PARITYf, 1, 6, 0 },
    { BRICK_29_FORCE_PARITY_ERRORf, 1, 5, 0 },
    { BRICK_29_ENABLE_PARITYf, 1, 4, 0 },
    { BRICK_30_FORCE_PARITY_ERRORf, 1, 3, 0 },
    { BRICK_30_ENABLE_PARITYf, 1, 2, 0 },
    { BRICK_31_FORCE_PARITY_ERRORf, 1, 1, 0 },
    { BRICK_31_ENABLE_PARITYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_PARITY_ERRORr_fields[] = {
    { BRICK0_PARITY_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK1_PARITY_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK2_PARITY_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK3_PARITY_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_PARITY_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_PARITY_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_PARITY_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_PARITY_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_PARITY_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_PARITY_ERRORf, 1, 22, SOCF_W1TC },
    { BRICK10_PARITY_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_PARITY_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_PARITY_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_PARITY_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_PARITY_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_PARITY_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_PARITY_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_PARITY_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_PARITY_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_PARITY_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK20_PARITY_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_PARITY_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_PARITY_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_PARITY_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_PARITY_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_PARITY_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_PARITY_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_PARITY_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_PARITY_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK30_PARITY_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_PARITY_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_PARITY_ERROR_MASKr_fields[] = {
    { BRICK0_PARITY_ERROR_DISINTf, 1, 31, 0 },
    { BRICK1_PARITY_ERROR_DISINTf, 1, 30, 0 },
    { BRICK2_PARITY_ERROR_DISINTf, 1, 29, 0 },
    { BRICK3_PARITY_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_PARITY_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_PARITY_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_PARITY_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_PARITY_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_PARITY_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_PARITY_ERROR_DISINTf, 1, 22, 0 },
    { BRICK10_PARITY_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_PARITY_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_PARITY_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_PARITY_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_PARITY_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_PARITY_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_PARITY_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_PARITY_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_PARITY_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_PARITY_ERROR_DISINTf, 1, 12, 0 },
    { BRICK20_PARITY_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_PARITY_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_PARITY_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_PARITY_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_PARITY_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_PARITY_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_PARITY_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_PARITY_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_PARITY_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_PARITY_ERROR_DISINTf, 1, 2, 0 },
    { BRICK30_PARITY_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_PARITY_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_THRESHOLD_EVENTr_fields[] = {
    { THRESHOLD_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_THRESHOLD_EVENT_MASKr_fields[] = {
    { THRESHOLD_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_UNMAPPED_ERRORr_fields[] = {
    { UNMAPPED_ERRORf, 4, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_UNMAPPED_ERROR_MASKr_fields[] = {
    { UNMAPPED_ERROR_DISINTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DDR72_CONFIG_REG1_ISr_fields[] = {
    { DLL90_OFFSET_TXf, 4, 28, SOCF_LE },
    { DLL90_OFFSET3f, 4, 24, SOCF_LE },
    { DLL90_OFFSET2f, 4, 20, SOCF_LE },
    { DLL90_OFFSET1f, 4, 16, SOCF_LE },
    { DLL90_OFFSET0_QKf, 4, 12, SOCF_LE },
    { LOOPBACK_ENf, 1, 11, 0 },
    { DLL_TEST_MODEf, 1, 10, 0 },
    { SEL_FILT_CNT_1f, 1, 9, 0 },
    { SEL_FILT_CNT_0f, 1, 8, 0 },
    { SEL_AVG_ALGf, 1, 7, 0 },
    { CLEAR_STATUSf, 1, 6, 0 },
    { SRAM_MODEf, 1, 5, 0 },
    { FCRAM_MODEf, 1, 4, 0 },
    { ENABLE_DQ_ODTf, 1, 3, 0 },
    { ENABLE_QK_ODTf, 1, 2, 0 },
    { RELOCK_DLLf, 1, 1, 0 },
    { ENABLE_DDRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DDR72_CONFIG_REG2_ISr_fields[] = {
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { PVT_RESTARTf, 1, 28, 0 },
    { SEL_EARLY2_3f, 1, 27, 0 },
    { SEL_EARLY1_3f, 1, 26, 0 },
    { SEL_EARLY2_2f, 1, 25, 0 },
    { SEL_EARLY1_2f, 1, 24, 0 },
    { SEL_EARLY2_1f, 1, 23, 0 },
    { SEL_EARLY1_1f, 1, 22, 0 },
    { SEL_EARLY2_0f, 1, 21, 0 },
    { SEL_EARLY1_0f, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_SLEW_PVTf, 1, 2, 0 },
    { OVRD_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_DDR72_CONFIG_REG3_ISr_fields[] = {
    { RESERVED1f, 5, 27, SOCF_LE|SOCF_RES },
    { DLL_MON_SELf, 2, 25, SOCF_LE },
    { MON_DLL_MODEf, 1, 24, 0 },
    { DLL90_OFFSET_QKBf, 4, 20, SOCF_LE },
    { RESERVED0f, 2, 18, SOCF_LE|SOCF_RES },
    { DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { PHASE_SEL3f, 2, 10, SOCF_LE },
    { PHASE_SEL2f, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { OVRD_SM3_ENf, 1, 3, 0 },
    { OVRD_SM2_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DDR72_CONFIG_REG3_IS_BCM56601_B0r_fields[] = {
    { RESERVED1f, 5, 27, SOCF_LE|SOCF_RES },
    { DLL_MON_SELf, 2, 25, SOCF_LE },
    { MON_DLL_MODEf, 1, 24, 0 },
    { DLL90_OFFSET_QKBf, 4, 20, SOCF_LE },
    { RESERVED0f, 2, 18, SOCF_LE|SOCF_RES },
    { A0_DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { PHASE_SEL3f, 2, 10, SOCF_LE },
    { PHASE_SEL2f, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { OVRD_SM3_ENf, 1, 3, 0 },
    { OVRD_SM2_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DDR72_STATUS_REG1_ISr_fields[] = {
    { SEL_HIST1f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HIST0f, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM3_STATEf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM2_STATEf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM1_STATEf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM0_STATEf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX3_SAMP_ERRf, 1, 7, SOCF_RO|SOCF_RES },
    { RX2_SAMP_ERRf, 1, 6, SOCF_RO|SOCF_RES },
    { RX1_SAMP_ERRf, 1, 5, SOCF_RO|SOCF_RES },
    { RX0_SAMP_ERRf, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED0f, 1, 3, SOCF_RO|SOCF_RES },
    { ODT_PVT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { NDRIVER_PVT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PDRIVER_PVT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DDR72_STATUS_REG2_ISr_fields[] = {
    { SEL_HIST3f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HIST2f, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { QK_DLL90_LOCKEDf, 1, 19, SOCF_RO|SOCF_RES },
    { QK_DLLDSKW_LOCKEDf, 1, 18, SOCF_RO|SOCF_RES },
    { TX_DLL90_LOCKEDf, 1, 17, SOCF_RO|SOCF_RES },
    { TX_DLLDSKW_LOCKEDf, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_DEBUG0r_fields[] = {
    { RESVf, 24, 8, SOCF_LE|SOCF_RES },
    { TM_CTRf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_DEBUG1r_fields[] = {
    { RESVf, 24, 8, SOCF_LE|SOCF_RES },
    { TM_EXPf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEBUG0_BCM56820_A0r_fields[] = {
    { RESVf, 20, 12, SOCF_LE|SOCF_RES },
    { WWf, 1, 11, SOCF_RES },
    { TM_CTRf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEBUG1_BCM56820_A0r_fields[] = {
    { RESVf, 20, 12, SOCF_LE|SOCF_RES },
    { WWf, 1, 11, SOCF_RES },
    { TM_EXPf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_DEBUGCONFIGr_fields[] = {
    { MEMFAIL_SHUTDOWNf, 1, 4, 0 },
    { ENABLE_MEM_CG1f, 2, 2, SOCF_LE },
    { ENABLE_MEM_CG0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DEBUGCONFIG_BCM56601_A0r_fields[] = {
    { DISABLE_CELL_SEQUENCE_PTR_DROPf, 1, 4, 0 },
    { DISABLE_MCU_SIZE_PTR_DROPf, 1, 3, 0 },
    { MEMFAIL_SHUTDOWNf, 1, 2, 0 },
    { ENABLE_MEM_CG0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_DEBUG_BSEr_fields[] = {
    { DEBUG_SELf, 3, 2, SOCF_LE|SOCF_SC|SOCF_RES },
    { PARITY_DISf, 1, 1, SOCF_SC|SOCF_RES },
    { DISABLE_SCBf, 1, 0, SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DEBUG_BSE_BCM56601_B0r_fields[] = {
    { RESERVEf, 26, 6, SOCF_LE|SOCF_SC|SOCF_RES },
    { MGMT_UPDATE_HITf, 1, 5, SOCF_SC|SOCF_RES },
    { DEBUG_SELf, 3, 2, SOCF_LE|SOCF_SC|SOCF_RES },
    { PARITY_DISf, 1, 1, SOCF_SC|SOCF_RES },
    { DISABLE_SCBf, 1, 0, SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DEBUG_CSEr_fields[] = {
    { DEBUG_SELf, 3, 0, SOCF_LE|SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DEBUG_HSEr_fields[] = {
    { DEBUG_SELf, 3, 1, SOCF_LE|SOCF_SC|SOCF_RES },
    { DISABLE_SCBf, 1, 0, SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
soc_field_info_t soc_DEF_VLAN_CONTROLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES },
    { IGNORE_PKT_TAGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_DEF_VLAN_CONTROL_BCM56601_C0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES },
    { QINQ_PROXYf, 1, 3, 0 },
    { MPLS_PER_VLAN_ENABLEf, 1, 2, 0 },
    { MPLS_LSR_PEf, 1, 1, 0 },
    { IGNORE_PKT_TAGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_DEQ_AGINGMASKr_fields[] = {
    { AGINGMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_DEQ_AGINGMASK_64r_fields[] = {
    { AGINGMASKf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_AGINGMASK_BCM56820_A0r_fields[] = {
    { AGINGMASKf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_AGINGMASK_CPU_PORTr_fields[] = {
    { AGINGMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_DEQ_BYPASSMMUr_fields[] = {
    { BYPASSMMUf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_CBPERRPTRr_fields[] = {
    { CBPERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_DEQ_CBPERRPTR_BCM56624_A0r_fields[] = {
    { CBPERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_LENGTHERRPTRr_fields[] = {
    { LENGTHERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_PKTHDR0ERRPTRr_fields[] = {
    { PH0ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_DEQ_PKTHDR0ERRPTR_BCM56334_A0r_fields[] = {
    { PH0ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_DEQ_PKTHDR2ERRPTRr_fields[] = {
    { PH2ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_DEQ_PKTHDR2ERRPTR_BCM56334_A0r_fields[] = {
    { PH2ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_DEQ_RDEHDRERRPTRr_fields[] = {
    { RDEERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_DEQ_SPAREr_fields[] = {
    { SPAREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_DLF_TRUNK_BLOCK_MASKr_fields[] = {
    { BLOCK_MASKf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DLF_TRUNK_BLOCK_MASK_BCM5665_A0r_fields[] = {
    { BLOCK_MASK_1f, 25, 32, SOCF_LE },
    { BLOCK_MASK_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_DLF_TRUNK_BLOCK_MASK_BCM5673_A0r_fields[] = {
    { BLOCK_MASKf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_DMUX_TRUNKSELr_fields[] = {
    { EN_MACSAf, 1, 11, 0 },
    { EN_MACDAf, 1, 10, 0 },
    { EN_TYPEf, 1, 9, 0 },
    { EN_VIDf, 1, 8, 0 },
    { EN_IPMACSAf, 1, 7, 0 },
    { EN_IPMACDAf, 1, 6, 0 },
    { EN_IPTYPEf, 1, 5, 0 },
    { EN_IPVIDf, 1, 4, 0 },
    { EN_IPSAf, 1, 3, 0 },
    { EN_IPDAf, 1, 2, 0 },
    { EN_L4SSf, 1, 1, 0 },
    { EN_L4DSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_DOS_CONTROLr_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 23, 0 },
    { ICMP_CHECK_ENABLEf, 1, 22, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 21, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 20, 0 },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 19, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 18, 0 },
    { MIN_TCPHDR_SIZEf, 8, 10, SOCF_LE },
    { BIG_ICMP_PKTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DOS_CONTROL_2r_fields[] = {
    { ICMPV6_CHECK_ENABLEf, 1, 16, 0 },
    { BIG_ICMPV6_PKTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM53314_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 16, SOCF_LE },
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56218_A0r_fields[] = {
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56504_B0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56624_A0r_fields[] = {
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 25, 0 },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_DOS_CONTROL_BCM53314_A0r_fields[] = {
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 16, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 15, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 14, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 13, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 12, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 11, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 10, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 9, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 8, 0 },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 7, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 6, 0 },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 5, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 3, 0 },
    { RESERVED2f, 1, 2, SOCF_RES },
    { RESERVED1f, 1, 1, SOCF_RES },
    { RESERVED0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DOS_CONTROL_BCM56218_A0r_fields[] = {
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 31, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 30, 0 },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { MIN_TCPHDR_SIZEf, 8, 21, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 5, SOCF_LE },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 3, 0 },
    { RESERVED2f, 1, 2, SOCF_RES },
    { RESERVED1f, 1, 1, SOCF_RES },
    { RESERVED0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56504_A0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 23, 0 },
    { MIN_TCPHDR_SIZEf, 8, 15, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 10, 5, SOCF_LE },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 3, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 2, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 1, 0 },
    { ICMP_CHECK_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56504_B0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { MIN_TCPHDR_SIZEf, 8, 21, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 5, SOCF_LE },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 3, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 2, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 1, 0 },
    { ICMP_CHECK_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56514_A0r_fields[] = {
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DOS_CONTROL_BCM56601_B0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { ICMP_CHECK_ENABLEf, 1, 28, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 27, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 26, 0 },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 25, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 24, 0 },
    { MIN_TCPHDR_SIZEf, 8, 16, SOCF_LE },
    { BIG_ICMP_PKTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56624_A0r_fields[] = {
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_DROPPEDCELLCOUNTr_fields[] = {
    { DROPPEDCELLCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_DROPPEDCELLCOUNT_BCM5674_A0r_fields[] = {
    { DROPPEDCELLCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_DROPPEDPKTCOUNTr_fields[] = {
    { DROPPEDPKTCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_DROPPEDPKTCOUNT_BCM5674_A0r_fields[] = {
    { DROPPEDPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_DROP_CONTROL_0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 1, 0 },
    { WLAN_ROAM_ERROR_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_DROP_CONTROL_0_BCM56334_A0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_5650_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_DROP_PORT_EGRPKTUSECOSr_fields[] = {
    { PKTCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DROP_XQ_PARITYr_fields[] = {
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DSCP_TABLE_PARITY_STATUSr_fields[] = {
    { ERR_ADDRf, 15, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_DT_CONFIG1r_fields[] = {
    { INNER_TPIDf, 16, 16, SOCF_LE },
    { DUMMYTAG_ENABLEf, 1, 4, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_DYNCELLCOUNTr_fields[] = {
    { DYNAMICCELLCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM56218_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM56504_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_DYNCELLLIMITr_fields[] = {
    { DYNCELLRESETLIMITSELf, 3, 13, SOCF_LE },
    { DYNCELLLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM53314_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 12, 12, SOCF_LE },
    { DYNCELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56218_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 12, 12, SOCF_LE },
    { DYNCELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56224_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56314_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 13, 13, SOCF_LE },
    { DYNCELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56504_A0r_fields[] = {
    { DYNCELLRESETLIMITSELf, 3, 14, SOCF_LE },
    { DYNCELLLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56504_B0r_fields[] = {
    { DYNCELLRESETLIMITSELf, 3, 14, SOCF_LE },
    { DYNCELLLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56514_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DYNPKTCNTPORTr_fields[] = {
    { DYNPKTCNTPORTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DYNRESETLIMPORTr_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_DYNRESETLIMPORT_BCM53314_A0r_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DYNXQCNTPORTr_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_DYNXQCNTPORT_BCM53314_A0r_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_E2ECC_HOL_PBMr_fields[] = {
    { HG_PBMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2ECC_HOL_PBM_BCM56334_A0r_fields[] = {
    { HG_PBMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2ECC_HOL_PBM_BCM56634_A0r_fields[] = {
    { HG_PBMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_E2ECC_MAX_TX_TIMERr_fields[] = {
    { LGf, 1, 10, 0 },
    { TIMERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2ECC_PORT_MAPPINGr_fields[] = {
    { MAPPED_PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2ECC_PORT_MAPPING_CONFIGr_fields[] = {
    { PORT_MAPPING_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_E2ECONFIGr_fields[] = {
    { SEND_RX_E2E_BKP_ENf, 1, 24, 0 },
    { REMOTE_SRCMODIDf, 6, 18, SOCF_LE },
    { E2E_MAXTIMER_SELf, 4, 14, SOCF_LE },
    { E2E_MINTIMER_SELf, 4, 10, SOCF_LE },
    { XPORT27_SEND_E2E_HOLf, 1, 9, 0 },
    { XPORT26_SEND_E2E_HOLf, 1, 8, 0 },
    { XPORT25_SEND_E2E_HOLf, 1, 7, 0 },
    { XPORT24_SEND_E2E_HOLf, 1, 6, 0 },
    { E2E_HOL_ENf, 1, 5, 0 },
    { XPORT27_SEND_E2E_IBPf, 1, 4, 0 },
    { XPORT26_SEND_E2E_IBPf, 1, 3, 0 },
    { XPORT25_SEND_E2E_IBPf, 1, 2, 0 },
    { XPORT24_SEND_E2E_IBPf, 1, 1, 0 },
    { E2E_IBP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_E2ECONFIG_BCM56514_A0r_fields[] = {
    { RX_E2E_MAXTIMER_SELf, 4, 27, SOCF_LE },
    { SEND_EARLY_E2E_CC_SELf, 2, 25, SOCF_LE },
    { SEND_RX_E2E_BKP_ENf, 1, 24, 0 },
    { REMOTE_SRCMODIDf, 6, 18, SOCF_LE },
    { E2E_MAXTIMER_SELf, 4, 14, SOCF_LE },
    { E2E_MINTIMER_SELf, 4, 10, SOCF_LE },
    { XPORT27_SEND_E2E_HOLf, 1, 9, 0 },
    { XPORT26_SEND_E2E_HOLf, 1, 8, 0 },
    { XPORT25_SEND_E2E_HOLf, 1, 7, 0 },
    { XPORT24_SEND_E2E_HOLf, 1, 6, 0 },
    { E2E_HOL_ENf, 1, 5, 0 },
    { XPORT27_SEND_E2E_IBPf, 1, 4, 0 },
    { XPORT26_SEND_E2E_IBPf, 1, 3, 0 },
    { XPORT25_SEND_E2E_IBPf, 1, 2, 0 },
    { XPORT24_SEND_E2E_IBPf, 1, 1, 0 },
    { E2E_IBP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CNT_ATTRr_fields[] = {
    { Vf, 1, 8, 0 },
    { RMOD_PTRf, 2, 6, SOCF_LE },
    { RMT_SRC_PORT_IDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CNT_DISC_LIMITr_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_DISC_LIMITf, 14, 15, SOCF_LE },
    { CELL_DISC_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_CNT_DISC_LIMIT_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_DISC_LIMITf, 13, 14, SOCF_LE },
    { CELL_DISC_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_E2EFC_CNT_RESET_LIMITr_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_RESET_LIMITf, 14, 15, SOCF_LE },
    { CELL_RESET_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_CNT_RESET_LIMIT_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_RESET_LIMITf, 13, 14, SOCF_LE },
    { CELL_RESET_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CNT_RESET_LIMIT_BCM56634_A0r_fields[] = {
    { PKT_RESET_LIMITf, 14, 15, SOCF_LE },
    { CELL_RESET_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CNT_SET_LIMITr_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_SET_LIMITf, 14, 15, SOCF_LE },
    { CELL_SET_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_CNT_SET_LIMIT_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 29, 0 },
    { PKT_SET_LIMITf, 13, 14, SOCF_LE },
    { CELL_SET_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CNT_VALr_fields[] = {
    { PKT_COUNTf, 14, 15, SOCF_LE },
    { CELL_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_CNT_VAL_BCM56334_A0r_fields[] = {
    { PKT_COUNTf, 13, 14, SOCF_LE },
    { CELL_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_CONFIGr_fields[] = {
    { DUAL_MODID_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_E2EFC_IBP_HG_RMODr_fields[] = {
    { TX_HG_RMOD3f, 3, 9, SOCF_LE },
    { TX_HG_RMOD2f, 3, 6, SOCF_LE },
    { TX_HG_RMOD1f, 3, 3, SOCF_LE },
    { TX_HG_RMOD0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_IBP_HG_RMOD_BCM56334_A0r_fields[] = {
    { TX_HG_RMOD3f, 2, 6, SOCF_LE },
    { TX_HG_RMOD2f, 2, 4, SOCF_LE },
    { TX_HG_RMOD1f, 2, 2, SOCF_LE },
    { TX_HG_RMOD0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_IBP_HG_RMOD_BCM56634_A0r_fields[] = {
    { TX_HG_RMOD3f, 4, 12, SOCF_LE },
    { TX_HG_RMOD2f, 4, 8, SOCF_LE },
    { TX_HG_RMOD1f, 4, 4, SOCF_LE },
    { TX_HG_RMOD0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_PARITYERRORPTRr_fields[] = {
    { INSTf, 2, 6, SOCF_LE|SOCF_RO },
    { PTRf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_RX_RMODIDr_fields[] = {
    { V3f, 1, 31, 0 },
    { RMOD_ID3f, 7, 24, SOCF_LE },
    { V2f, 1, 23, 0 },
    { RMOD_ID2f, 7, 16, SOCF_LE },
    { V1f, 1, 15, 0 },
    { RMOD_ID1f, 7, 8, SOCF_LE },
    { V0f, 1, 7, 0 },
    { RMOD_ID0f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_RX_RMT_IBP0r_fields[] = {
    { RMT_IBP_BMP0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_E2EFC_RX_RMT_IBP1r_fields[] = {
    { RMT_IBP_BMP1f, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_E2EFC_RX_RMT_IBP0_BCM56334_A0r_fields[] = {
    { RMT_IBP_BMP0f, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_RX_RMT_IBP1_BCM56634_A0r_fields[] = {
    { RMT_IBP_BMP1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_RX_RMT_TIMEOUTr_fields[] = {
    { LGf, 1, 10, 0 },
    { TIMEOUTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_TX_RMT_DISC0r_fields[] = {
    { RMT_DISC_BMP0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_TX_RMT_DISC1r_fields[] = {
    { RMT_DISC_BMP1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_TX_RMT_IBP0r_fields[] = {
    { RMT_IBP_BMP0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_E2EFC_TX_RMT_IBP1r_fields[] = {
    { RMT_IBP_BMP1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EHOLCCDEBUG0r_fields[] = {
    { E2EHOLCCSTATUS_P3f, 8, 24, SOCF_LE },
    { E2EHOLCCSTATUS_P2f, 8, 16, SOCF_LE },
    { E2EHOLCCSTATUS_P1f, 8, 8, SOCF_LE },
    { E2EHOLCCSTATUS_P0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EHOLCCDEBUG1r_fields[] = {
    { E2EHOLCCSTATUS_P7f, 8, 24, SOCF_LE },
    { E2EHOLCCSTATUS_P6f, 8, 16, SOCF_LE },
    { E2EHOLCCSTATUS_P5f, 8, 8, SOCF_LE },
    { E2EHOLCCSTATUS_P4f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EHOLCCDEBUG2r_fields[] = {
    { E2EHOLCCSTATUS_P11f, 8, 24, SOCF_LE },
    { E2EHOLCCSTATUS_P10f, 8, 16, SOCF_LE },
    { E2EHOLCCSTATUS_P9f, 8, 8, SOCF_LE },
    { E2EHOLCCSTATUS_P8f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EHOLCCDEBUG3r_fields[] = {
    { E2EHOLCCDONEf, 1, 31, SOCF_RES },
    { E2EHOLCCSTARTf, 1, 30, 0 },
    { E2EHOLCCSTATUS_P13f, 8, 8, SOCF_LE },
    { E2EHOLCCSTATUS_P12f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_E2EIBPCELLCOUNTr_fields[] = {
    { CELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPCELLCOUNT1r_fields[] = {
    { CELLCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPCELLRESETLIMIT1r_fields[] = {
    { PORT11_RESETLIMITf, 2, 22, SOCF_LE },
    { PORT10_RESETLIMITf, 2, 20, SOCF_LE },
    { PORT9_RESETLIMITf, 2, 18, SOCF_LE },
    { PORT8_RESETLIMITf, 2, 16, SOCF_LE },
    { PORT7_RESETLIMITf, 2, 14, SOCF_LE },
    { PORT6_RESETLIMITf, 2, 12, SOCF_LE },
    { PORT5_RESETLIMITf, 2, 10, SOCF_LE },
    { PORT4_RESETLIMITf, 2, 8, SOCF_LE },
    { PORT3_RESETLIMITf, 2, 6, SOCF_LE },
    { PORT2_RESETLIMITf, 2, 4, SOCF_LE },
    { PORT1_RESETLIMITf, 2, 2, SOCF_LE },
    { PORT0_RESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_E2EIBPCELLSETLIMITr_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPCELLSETLIMIT1r_fields[] = {
    { CELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_E2EIBPDISCARDSETLIMITr_fields[] = {
    { DISCARDSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPFCBITMAP1r_fields[] = {
    { E2EIBPFCBITMAP1f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPFCBITMAP2r_fields[] = {
    { E2EIBPFCBITMAP2f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPFCBITMAP3r_fields[] = {
    { E2EIBPFCBITMAP3f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPFCDEBUGr_fields[] = {
    { E2EIBPFCDONEf, 1, 31, 0 },
    { E2EIBPFCSTARTf, 1, 30, 0 },
    { E2EIBPFCMODf, 6, 12, SOCF_LE },
    { E2EIBPFCSTATUSf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_E2EIBPPKTCOUNTr_fields[] = {
    { PKTCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_E2EIBPPKTSETLIMITr_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { PKTSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_E2EIBPPKTSETLIMIT1r_fields[] = {
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_E2E_HOL_ENr_fields[] = {
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_E2E_HOL_PBMr_fields[] = {
    { PORT_BITMAPf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_E2E_HOL_PBM_BCM56820_A0r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_E2E_LOCAL_BMPr_fields[] = {
    { IBP_BMPf, 2, 2, SOCF_LE },
    { HOL_BMPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_E2E_MAX_TX_TIMERr_fields[] = {
    { CODEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_E2E_MODULE_CONFIGr_fields[] = {
    { MY_MODULE_IDf, 6, 2, SOCF_LE },
    { PKT_CNT_MODEf, 1, 1, 0 },
    { MOD_64_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_E2E_RX_BP_STATUSr_fields[] = {
    { STATUSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_E2E_XQ_CTRLr_fields[] = {
    { E2E_XQ_ENABLEf, 1, 30, 0 },
    { E2E_RESETf, 10, 20, SOCF_LE },
    { E2E_MARGINf, 10, 10, SOCF_LE },
    { E2E_DIFFf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EAVBUCKETCONFIG_EXTr_fields[] = {
    { CLASSA_THD_SEL_6LSBf, 6, 6, SOCF_LE|SOCF_SC },
    { CLASSB_THD_SEL_6LSBf, 6, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EAV_MAXBUCKET_64r_fields[] = {
    { ENABLEf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EAV_MAXBUCKET_24Qr_fields[] = {
    { P54f, 2, 28, SOCF_LE },
    { P51f, 2, 26, SOCF_LE },
    { P50f, 2, 24, SOCF_LE },
    { P46f, 2, 22, SOCF_LE },
    { P43f, 2, 20, SOCF_LE },
    { P42f, 2, 18, SOCF_LE },
    { P39f, 2, 16, SOCF_LE },
    { P38f, 2, 14, SOCF_LE },
    { P34f, 2, 12, SOCF_LE },
    { P31f, 2, 10, SOCF_LE },
    { P30f, 2, 8, SOCF_LE },
    { P29f, 2, 6, SOCF_LE },
    { P28f, 2, 4, SOCF_LE },
    { P27f, 2, 2, SOCF_LE },
    { P26f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_AGING_DFT_CNTr_fields[] = {
    { DEFAULT_COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_AGING_MASK0r_fields[] = {
    { FIFO_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_AGING_MASK16r_fields[] = {
    { FIFO_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CCP_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CELL_DATA_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CFAP_CONFIGr_fields[] = {
    { START_CFAP_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CFAP_RD_PTRr_fields[] = {
    { POINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CONFIGr_fields[] = {
    { EB_TREX2_DEBUG_ENABLEf, 1, 5, 0 },
    { EB_ENABLEf, 1, 4, 0 },
    { SLAM_ENf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_CTR_PARITY_STATUSr_fields[] = {
    { ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_ECCP_DEBUG0r_fields[] = {
    { EXP_ENABLE_PARITYf, 1, 5, 0 },
    { CTR_ENABLE_PARITYf, 1, 4, 0 },
    { CCP_ENABLE_ECCf, 1, 3, 0 },
    { CFAP_ENABLE_ECCf, 1, 2, 0 },
    { CELL_DATA_ENABLE_ECCf, 1, 1, 0 },
    { CELL_HDR_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_ECCP_DEBUG1r_fields[] = {
    { EXP_FORCE_PARITY_ERRORf, 1, 5, 0 },
    { CTR_FORCE_PARITY_ERRORf, 1, 4, 0 },
    { CCP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { CFAP_FORCE_UNCORRECTABLE_ERRORf, 1, 2, 0 },
    { CELL_DATA_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { CELL_HDR_FORCE_UNCORRECTABLE_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_ERRORr_fields[] = {
    { CFAP_MEM_FAILf, 1, 11, SOCF_W1TC },
    { ENQ_NO_FREE_PTR_ERRORf, 1, 10, SOCF_W1TC },
    { CTR_UNCORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { EXP_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { CCP_UNCORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { CFAP_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { CELL_DATA_UNCORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { CELL_HDR_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { CCP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CFAP_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CELL_DATA_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CELL_HDR_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_ERROR_MASKr_fields[] = {
    { CFAP_MEM_FAIL_DISINTf, 1, 11, 0 },
    { ENQ_NO_FREE_PTR_ERROR_DISINTf, 1, 10, 0 },
    { CTR_UNCORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { EXP_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { CCP_UNCORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { CFAP_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { CELL_DATA_UNCORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { CELL_HDR_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { CCP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CFAP_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CELL_DATA_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CELL_HDR_CORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_SW_AGINGr_fields[] = {
    { EXPf, 1, 5, SOCF_W1TC },
    { LIMITf, 4, 1, SOCF_LE },
    { STARTf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_CAPT_0r_fields[] = {
    { PTRf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_CONTROLr_fields[] = {
    { SELECTf, 1, 18, 0 },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 },
    { HALT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_FIELD_MASK0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_STATUSr_fields[] = {
    { STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EB_TRACE_IF_STATUS_MASKr_fields[] = {
    { STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ECCP_1B_ERR_INT_STATr_fields[] = {
    { CFAP_1B_ERRf, 1, 12, 0 },
    { TOQ1_PKTHDR1_ERRf, 1, 11, 0 },
    { TOQ0_PKTHDR1_ERRf, 1, 10, 0 },
    { TOQ1_PKTLINK_ERRf, 1, 9, 0 },
    { TOQ0_PKTLINK_ERRf, 1, 8, 0 },
    { TOQ1_CELLHDR_ERRf, 1, 7, 0 },
    { TOQ0_CELLHDR_ERRf, 1, 6, 0 },
    { TOQ1_CELLLINK_ERRf, 1, 5, 0 },
    { TOQ0_CELLLINK_ERRf, 1, 4, 0 },
    { DEQ1_CELLCRC_ERRf, 1, 3, 0 },
    { DEQ0_CELLCRC_ERRf, 1, 2, 0 },
    { CCP1_1B_ERRf, 1, 1, 0 },
    { CCP0_1B_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ECC_SINGLE_BIT_ERRORSr_fields[] = {
    { CNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ECN_CONFIGr_fields[] = {
    { ECN_MARKING_ENABLEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ECN_CONFIG_BCM56820_A0r_fields[] = {
    { ECN_MARKING_ENABLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ECRCr_fields[] = {
    { COUNTf, 4, 0, SOCF_LE|SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ECRC_BCM56624_A0r_fields[] = {
    { COUNTf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ECRC_LIMITr_fields[] = {
    { DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_DBG_SFT_RESETr_fields[] = {
    { LB_RESETf, 1, 14, 0 },
    { CM_RESETf, 1, 13, 0 },
    { SP_RESETf, 1, 12, 0 },
    { XP3_RESETf, 1, 11, 0 },
    { XP2_RESETf, 1, 10, 0 },
    { XP1_RESETf, 1, 9, 0 },
    { XP0_RESETf, 1, 8, 0 },
    { XQP5_RESETf, 1, 7, 0 },
    { XQP4_RESETf, 1, 6, 0 },
    { XQP3_RESETf, 1, 5, 0 },
    { XQP2_RESETf, 1, 4, 0 },
    { XQP1_RESETf, 1, 3, 0 },
    { XQP0_RESETf, 1, 2, 0 },
    { GP1_RESETf, 1, 1, 0 },
    { GP0_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_MIN_STARTCNTr_fields[] = {
    { CM_STARTCNTf, 5, 25, SOCF_LE },
    { SP_STARTCNTf, 5, 20, SOCF_LE },
    { XP_STARTCNTf, 7, 13, SOCF_LE },
    { XQP_STARTCNTf, 8, 5, SOCF_LE },
    { GP_STARTCNTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_PARITY_CONTROLr_fields[] = {
    { SVCCTR_PAR_ENf, 1, 20, SOCF_RES },
    { VINTFCTR_PAR_ENf, 1, 19, SOCF_RES },
    { STATS_PAR_ENf, 1, 18, SOCF_RES },
    { LB_ECC_ENf, 1, 17, SOCF_RES },
    { CM_ECC_ENf, 1, 16, SOCF_RES },
    { SP_ECC_ENf, 1, 15, SOCF_RES },
    { XP3_ECC_ENf, 1, 14, SOCF_RES },
    { XP2_ECC_ENf, 1, 13, SOCF_RES },
    { XP1_ECC_ENf, 1, 12, SOCF_RES },
    { XP0_ECC_ENf, 1, 11, SOCF_RES },
    { XQP5_ECC_ENf, 1, 10, SOCF_RES },
    { XQP4_ECC_ENf, 1, 9, SOCF_RES },
    { XQP3_ECC_ENf, 1, 8, SOCF_RES },
    { XQP2_ECC_ENf, 1, 7, SOCF_RES },
    { XQP1_ECC_ENf, 1, 6, SOCF_RES },
    { XQP0_ECC_ENf, 1, 5, SOCF_RES },
    { GP1_ECC_ENf, 1, 4, SOCF_RES },
    { GP0_ECC_ENf, 1, 3, SOCF_RES },
    { RESIDBUF_ECC_ENf, 1, 2, SOCF_RES },
    { PERQ_PAR_ENf, 1, 1, SOCF_RES },
    { EFPCTR_PAR_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EDATABUF_RAM_CONTROLr_fields[] = {
    { EP_GP_CTRL_BUF_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { EP_GP_DATA_BUF_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { EP_XP_DATA_BUF_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { EP_RESI_BUF_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { EFP_COUNTER_TABLE_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { EGR_PERQ_XMT_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { EGR_PW_INIT_COUNTERS_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL2r_fields[] = {
    { RESIDBUF_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL3r_fields[] = {
    { GP1_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { GP0_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL4r_fields[] = {
    { XQP1_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { XQP0_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL5r_fields[] = {
    { XQP3_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { XQP2_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL6r_fields[] = {
    { XQP5_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { XQP4_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL7r_fields[] = {
    { XP1_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { XP0_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL8r_fields[] = {
    { XP3_TMf, 16, 16, SOCF_LE|SOCF_RES },
    { XP2_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL9r_fields[] = {
    { SP_TMf, 6, 22, SOCF_LE|SOCF_RES },
    { CM_TMf, 6, 16, SOCF_LE|SOCF_RES },
    { LB_TMf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL10r_fields[] = {
    { SVC_CTR_TMf, 24, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL11r_fields[] = {
    { VINTF_CTR_TMf, 24, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_RAM_CONTROL_BCM56634_A0r_fields[] = {
    { EFP_COUNTER_TABLE_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { EGR_PERQ_XMT_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { EGR_PW_INIT_COUNTERS_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EDATABUF_RAM_DBGCTRLr_fields[] = {
    { EFP_COUNTER_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EDATABUF_XQP_FLEXPORT_CONFIGr_fields[] = {
    { EGR_XQP_PORT_MODEf, 6, 6, SOCF_LE },
    { EGR_XQP_PORT_INT_RESETf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EDATABUF_XQP_FLEXPORT_CONFIG_BCM56334_A0r_fields[] = {
    { EGR_XQP3_MMU_INT_RESETf, 1, 7, 0 },
    { EGR_XQP2_MMU_INT_RESETf, 1, 6, 0 },
    { EGR_XQP1_MMU_INT_RESETf, 1, 5, 0 },
    { EGR_XQP0_MMU_INT_RESETf, 1, 4, 0 },
    { EGR_XQP3_PORT_INT_RESETf, 1, 3, 0 },
    { EGR_XQP2_PORT_INT_RESETf, 1, 2, 0 },
    { EGR_XQP1_PORT_INT_RESETf, 1, 1, 0 },
    { EGR_XQP0_PORT_INT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EFP_CAM_BIST_CONFIGr_fields[] = {
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_WO|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_WO|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_WO|SOCF_RES },
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_CAM_BIST_CONTROLr_fields[] = {
    { CAM_DEBUG_ENABLE_SLICE_3f, 1, 7, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2f, 1, 6, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1f, 1, 5, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0f, 1, 4, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EFP_CAM_BIST_DBG_DATAr_fields[] = {
    { DBG_DATAf, 32, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_ENABLEr_fields[] = {
    { CAM_BIST_SKIP_COUNTf, 8, 8, SOCF_LE|SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_3f, 1, 7, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2f, 1, 6, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1f, 1, 5, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0f, 1, 4, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S10_STATUSr_fields[] = {
    { CAM_S10_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S12_STATUSr_fields[] = {
    { CAM_S12_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S14_STATUSr_fields[] = {
    { CAM_S14_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S15_STATUSr_fields[] = {
    { CAM_S15_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S2_STATUSr_fields[] = {
    { CAM_S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S3_STATUSr_fields[] = {
    { CAM_S3_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S5_STATUSr_fields[] = {
    { CAM_S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S6_STATUSr_fields[] = {
    { CAM_S6_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_S8_STATUSr_fields[] = {
    { CAM_S8_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_BIST_STATUSr_fields[] = {
    { CAM_BIST_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { CAM_BIST_GOf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields[] = {
    { CAM_BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_CAM_CONTROL_3_THRU_0r_fields[] = {
    { CAM_CONTROL_SLICE_3f, 3, 9, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_2f, 3, 6, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_1f, 3, 3, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EFP_METER_CONTROLr_fields[] = {
    { EFP_REFRESH_ENABLEf, 1, 5, 0 },
    { PACKET_IFG_BYTESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EFP_METER_CONTROL_2r_fields[] = {
    { PACKET_IFG_BYTESf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EFP_METER_CONTROL_BCM56624_B0r_fields[] = {
    { MAX_TICK_COUNTf, 4, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { EFP_REFRESH_ENABLEf, 1, 5, 0 },
    { PACKET_IFG_BYTESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EFP_METER_CONTROL_BCM56634_A0r_fields[] = {
    { MAX_TICK_COUNTf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { EFP_REFRESH_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EFP_RAM_CONTROLr_fields[] = {
    { EFP_POLICY_SLICE_3_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { EFP_POLICY_SLICE_2_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { EFP_POLICY_SLICE_1_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EFP_POLICY_SLICE_0_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EFP_CAM_SLICE_3_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { EFP_CAM_SLICE_2_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { EFP_CAM_SLICE_1_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { EFP_CAM_SLICE_0_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { EFP_CAM_TM_7_THRU_0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_RAM_CONTROL_BCM56820_A0r_fields[] = {
    { EFP_POLICY_WWf, 1, 15, SOCF_RES },
    { EFP_POLICY_TMf, 4, 11, SOCF_LE|SOCF_RES },
    { EFP_CAM_SAMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_SLICE_CONTROLr_fields[] = {
    { SLICE_3_MODEf, 2, 14, SOCF_LE },
    { SLICE_2_MODEf, 2, 12, SOCF_LE },
    { SLICE_1_MODEf, 2, 10, SOCF_LE },
    { SLICE_0_MODEf, 2, 8, SOCF_LE },
    { LOOKUP_ENABLE_SLICE_3f, 1, 7, 0 },
    { LOOKUP_ENABLE_SLICE_2f, 1, 6, 0 },
    { LOOKUP_ENABLE_SLICE_1f, 1, 5, 0 },
    { LOOKUP_ENABLE_SLICE_0f, 1, 4, 0 },
    { SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_SLICE_CONTROL_BCM56624_A0r_fields[] = {
    { SLICE_3_IPV6_KEY_MODEf, 2, 26, SOCF_LE },
    { SLICE_2_IPV6_KEY_MODEf, 2, 24, SOCF_LE },
    { SLICE_1_IPV6_KEY_MODEf, 2, 22, SOCF_LE },
    { SLICE_0_IPV6_KEY_MODEf, 2, 20, SOCF_LE },
    { SLICE_3_MODEf, 3, 17, SOCF_LE },
    { SLICE_2_MODEf, 3, 14, SOCF_LE },
    { SLICE_1_MODEf, 3, 11, SOCF_LE },
    { SLICE_0_MODEf, 3, 8, SOCF_LE },
    { LOOKUP_ENABLE_SLICE_3f, 1, 7, 0 },
    { LOOKUP_ENABLE_SLICE_2f, 1, 6, 0 },
    { LOOKUP_ENABLE_SLICE_1f, 1, 5, 0 },
    { LOOKUP_ENABLE_SLICE_0f, 1, 4, 0 },
    { SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_SLICE_MAPr_fields[] = {
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 2, 14, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 2, 12, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 2, 10, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 2, 8, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 2, 6, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 2, 4, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 2, 2, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGRCELLLIMITCG0COSr_fields[] = {
    { CELLSETLIMITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRCELLLIMITCOSr_fields[] = {
    { CELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRCELLLIMIT_E2Er_fields[] = {
    { SUBTRACTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_EGRESSCELLREQUESTCOUNTr_fields[] = {
    { REQUESTCOUNTf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGRESSCELLREQUESTCOUNT_BCM56218_A0r_fields[] = {
    { REQUESTCOUNTf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_EGRESSCELLREQUESTCOUNT_BCM56504_A0r_fields[] = {
    { REQUESTCOUNTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGRESSCELLREQUESTCOUNT_BCM56514_A0r_fields[] = {
    { REQUESTCOUNTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_EGRFREEPTRr_fields[] = {
    { WR_PTRf, 13, 13, SOCF_LE|SOCF_RO },
    { RD_PTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGRMETERINGBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGRMETERINGBUCKET_BCM56800_A0r_fields[] = {
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGRMETERINGCONFIGr_fields[] = {
    { REFRESHf, 18, 4, SOCF_LE },
    { THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGRMETERINGCONFIG1r_fields[] = {
    { REFRESHf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGRMETERINGCONFIG_64r_fields[] = {
    { REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGRMETERINGCONFIG_64_BCM56634_A0r_fields[] = {
    { MODEf, 1, 33, 0 },
    { REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGRMETERINGCONFIG_BCM56514_A0r_fields[] = {
    { REFRESHf, 18, 12, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGRMETERINGCONFIG_BCM56820_A0r_fields[] = {
    { METER_GRANf, 3, 12, SOCF_LE },
    { THRESHOLDf, 12, 0, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGRPKTLIMITCNGCOSr_fields[] = {
    { PKTSETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRPKTLIMITCOSr_fields[] = {
    { XQREDLIMITf, 8, 24, SOCF_LE },
    { XQYELLIMITf, 8, 16, SOCF_LE },
    { XQSETLIMITf, 8, 8, SOCF_LE },
    { XQMINENTRYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRPKTRESETCOSr_fields[] = {
    { RESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRPOINTERCOSr_fields[] = {
    { WR_PTRf, 13, 13, SOCF_LE|SOCF_RO },
    { RD_PTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGRSHAPEPARITYERRORPTRr_fields[] = {
    { INSTANCE_NUMf, 2, 6, SOCF_LE|SOCF_RO },
    { PTRf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGRSHAPEPARITYERRORPTR_BCM56624_A0r_fields[] = {
    { INSTANCE_NUMf, 5, 6, SOCF_LE|SOCF_RO },
    { PTRf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGRSHAPEPARITYERRORPTR_BCM56820_A0r_fields[] = {
    { INSTANCE_NUMf, 4, 5, SOCF_LE },
    { PTRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_EGRTXPKTCTRr_fields[] = {
    { TXPKTCOUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRTXPKTCTRCONFIGr_fields[] = {
    { TXPKTCOUNT_ENf, 1, 7, 0 },
    { TXCOSNUMf, 3, 4, SOCF_LE },
    { TXPORTNUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGRTXPKTCTRCONFIG0r_fields[] = {
    { TXPKTCOUNT_SELf, 2, 13, SOCF_LE },
    { TXCOSNUMf, 3, 10, SOCF_LE },
    { TXIPORTNUMf, 5, 5, SOCF_LE },
    { TXEPORTNUMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGRTXPKTCTRCONFIG_BCM56218_A0r_fields[] = {
    { TXPKTCOUNT_SELf, 2, 15, SOCF_LE },
    { TXCOSNUMf, 3, 12, SOCF_LE },
    { TXIPORTNUMf, 6, 6, SOCF_LE },
    { TXEPORTNUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_ACCU_8BEATSr_fields[] = {
    { ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_ARB_TIMEOUT_CONTROLr_fields[] = {
    { IPFIX_TIMEOUT_CNTf, 15, 17, SOCF_LE },
    { IPFIX_TIMEOUT_ENf, 1, 16, 0 },
    { SBUS_TIMEOUT_CNTf, 15, 1, SOCF_LE },
    { SBUS_TIMEOUT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_EGR_BUCKET_COUNT_READr_fields[] = {
    { BUCKET_COUNTf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_BUFFER_PARITYr_fields[] = {
    { HG_ERRORSf, 8, 8, SOCF_LE|SOCF_RO },
    { NHG_ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_BYPASS_CTRLr_fields[] = {
    { EFP_BYPASSf, 1, 2, SOCF_RES },
    { EVXLT_BYPASSf, 1, 1, SOCF_RES },
    { EL3_BYPASSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_CAPWAP_FRAG_CONTROLr_fields[] = {
    { FIRST_FRAG_SIZEf, 4, 14, SOCF_LE },
    { MTUf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_CM_DBUF_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 4, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0)
soc_field_info_t soc_EGR_CONFIGr_fields[] = {
    { RING_MODEf, 1, 7, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 6, 0 },
    { DT_MODEf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { VFI_GROUPf, 3, 1, SOCF_LE },
    { CFI_AS_CNGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_EGR_CONFIG2r_fields[] = {
    { DISCARD_TIMERf, 23, 9, SOCF_LE|SOCF_SC },
    { CMIC_TDM_CONTROLf, 2, 7, SOCF_LE|SOCF_SC },
    { MMU_CREDIT_DELAYf, 7, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_CONFIG3r_fields[] = {
    { PARITY_DIAG_ENABLEf, 1, 18, SOCF_SC },
    { CPORT_THRESHOLDf, 5, 13, SOCF_LE|SOCF_SC },
    { GPORT_THRESHOLDf, 5, 8, SOCF_LE|SOCF_SC },
    { XPORT_THRESHOLDf, 8, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_CONFIG2_BCM56601_B0r_fields[] = {
    { ECN_RFC3168f, 1, 31, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 30, 0 },
    { RESERVEDf, 13, 17, SOCF_LE|SOCF_SC|SOCF_RES },
    { P0XG_BURST_ENABLEf, 1, 16, SOCF_SC },
    { P0XG_BURST_THRESHOLDf, 4, 12, SOCF_LE|SOCF_SC },
    { MASK_CELL_ERRORf, 1, 11, SOCF_SC },
    { CMIC_TDM_CONTROLf, 4, 7, SOCF_LE|SOCF_SC },
    { RESERVED_BIT6f, 1, 6, SOCF_SC|SOCF_RES },
    { ALWAYS_SET_HG_HDR_DONOT_LEARNf, 1, 5, 0 },
    { MMU_CREDIT_DELAYf, 5, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_EGR_CONFIG_1r_fields[] = {
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM53314_A0r_fields[] = {
    { DISABLE_MIRROR_CHECKSf, 1, 9, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 8, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 7, SOCF_SC },
    { MIRROR_INVALID_VLAN_DROPf, 1, 6, 0 },
    { RESERVED_5f, 1, 5, SOCF_RES },
    { IPMC_ROUTE_SAME_VLANf, 1, 4, SOCF_SC },
    { MH_PFMf, 2, 2, SOCF_LE|SOCF_SC },
    { FORCE_STATIC_MH_PFMf, 1, 1, SOCF_SC },
    { RING_MODEf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56218_A0r_fields[] = {
    { BPDU_INVALID_VLAN_DROPf, 1, 8, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 7, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 6, 0 },
    { RESERVED_5_4f, 2, 4, SOCF_LE|SOCF_RES },
    { MH_PFMf, 2, 2, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56224_A0r_fields[] = {
    { DISABLE_MIRROR_CHECKSf, 1, 9, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 8, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 7, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 6, 0 },
    { RESERVED_5f, 1, 5, SOCF_RES },
    { IPMC_ROUTE_SAME_VLANf, 1, 4, 0 },
    { MH_PFMf, 2, 2, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56334_A0r_fields[] = {
    { VT_SYS_PORT_OVERRIDEf, 1, 23, 0 },
    { RESERVED_1f, 1, 22, SOCF_RES },
    { DISABLE_PPD0_PRESERVE_QOSf, 1, 21, 0 },
    { DISABLE_PPD2_PRESERVE_QOSf, 1, 20, 0 },
    { RESERVED_0f, 1, 19, SOCF_RES },
    { PPD2_ADD_SYSTEM_SRC_PORTf, 1, 18, 0 },
    { PPD0_ADD_SYSTEM_SRC_PORTf, 1, 17, 0 },
    { UPDATE_HG_FABRIC_SRC_FOR_L3f, 1, 16, 0 },
    { UPDATE_HG_FABRIC_SRC_FOR_L2f, 1, 15, 0 },
    { SET_PPD2_OPCODEf, 1, 14, 0 },
    { DISABLE_MIRROR_CHECKSf, 1, 13, 0 },
    { DISABLE_VT_IF_IFP_CHANGE_VLANf, 1, 12, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 11, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 10, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { IGNORE_HG_LAG_FAILOVERf, 1, 8, 0 },
    { STRIP_PAD_ENf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56504_B0r_fields[] = {
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56514_A0r_fields[] = {
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 8, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56624_A0r_fields[] = {
    { SET_PPD2_OPCODEf, 1, 14, 0 },
    { DISABLE_MIRROR_CHECKSf, 1, 13, 0 },
    { DISABLE_VT_IF_IFP_CHANGE_VLANf, 1, 12, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 11, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 10, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { IGNORE_HG_LAG_FAILOVERf, 1, 8, 0 },
    { STRIP_PAD_ENf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56634_A0r_fields[] = {
    { VT_SYS_PORT_OVERRIDEf, 1, 23, 0 },
    { HA_FA_ENABLEf, 1, 22, 0 },
    { DISABLE_PPD0_PRESERVE_QOSf, 1, 21, 0 },
    { DISABLE_PPD2_PRESERVE_QOSf, 1, 20, 0 },
    { DISABLE_PPD3_PRESERVE_QOSf, 1, 19, 0 },
    { PPD2_ADD_SYSTEM_SRC_PORTf, 1, 18, 0 },
    { PPD0_ADD_SYSTEM_SRC_PORTf, 1, 17, 0 },
    { UPDATE_HG_FABRIC_SRC_FOR_L3f, 1, 16, 0 },
    { UPDATE_HG_FABRIC_SRC_FOR_L2f, 1, 15, 0 },
    { SET_PPD2_OPCODEf, 1, 14, 0 },
    { DISABLE_MIRROR_CHECKSf, 1, 13, 0 },
    { DISABLE_VT_IF_IFP_CHANGE_VLANf, 1, 12, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 11, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 10, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { IGNORE_HG_LAG_FAILOVERf, 1, 8, 0 },
    { STRIP_PAD_ENf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56800_A0r_fields[] = {
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { IGNORE_HG_LAG_FAILOVERf, 1, 8, 0 },
    { STRIP_PAD_ENf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_CONFIG_1_BCM56820_A0r_fields[] = {
    { DISABLE_MIRROR_CHECKSf, 1, 13, 0 },
    { DISABLE_VT_IF_IFP_CHANGE_VLANf, 1, 12, 0 },
    { BPDU_INVALID_VLAN_DROPf, 1, 11, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 10, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 9, 0 },
    { IGNORE_HG_LAG_FAILOVERf, 1, 8, 0 },
    { STRIP_PAD_ENf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { MH_PFMf, 2, 3, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 2, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_CONFIG_BCM53314_A0r_fields[] = {
    { INNER_TPIDf, 16, 14, SOCF_LE },
    { LEARN_VIDf, 12, 2, SOCF_LE },
    { USE_LEARN_VIDf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_CONFIG_BCM56218_A0r_fields[] = {
    { INNER_TPIDf, 16, 15, SOCF_LE },
    { LEARN_VIDf, 12, 3, SOCF_LE },
    { USE_LEARN_VIDf, 1, 2, 0 },
    { CFI_AS_CNGf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_CONFIG_BCM56224_A0r_fields[] = {
    { INNER_TPIDf, 16, 14, SOCF_LE },
    { LEARN_VIDf, 12, 2, SOCF_LE },
    { USE_LEARN_VIDf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_EGR_CONFIG_BCM56504_A0r_fields[] = {
    { INNER_TPIDf, 16, 16, SOCF_LE },
    { LEARN_VIDf, 12, 4, SOCF_LE },
    { USE_LEARN_VIDf, 1, 3, 0 },
    { CFI_AS_CNGf, 1, 2, 0 },
    { DRACO1_5_MIRRORf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_CONFIG_BCM56514_A0r_fields[] = {
    { SNAP_OTHER_DECODE_ENABLEf, 1, 31, 0 },
    { INNER_TPIDf, 16, 15, SOCF_LE },
    { LEARN_VIDf, 12, 3, SOCF_LE },
    { USE_LEARN_VIDf, 1, 2, 0 },
    { DRACO1_5_MIRRORf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_CONFIG_BCM56601_C0r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_SC|SOCF_RES },
    { QINQ_PROXY_UNTAG_AS_TWO_TAGf, 1, 17, 0 },
    { RESERVED1f, 1, 16, SOCF_SC|SOCF_RES },
    { STATIC_L3MC_PFMf, 1, 15, 0 },
    { L3MC_MH_PFMf, 2, 13, SOCF_LE },
    { STATIC_MH_PFMf, 1, 12, 0 },
    { MH_PFMf, 2, 10, SOCF_LE },
    { MPLS_PER_VLAN_ENABLEf, 1, 9, SOCF_SC },
    { MIRROR_CHECKS_DISABLEf, 1, 8, 0 },
    { RING_MODEf, 1, 7, 0 },
    { IPMC_ROUTE_SAME_VLANf, 1, 6, 0 },
    { DT_MODEf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { VFI_GROUPf, 3, 1, SOCF_LE },
    { CFI_AS_CNGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_CONFIG_BCM56624_A0r_fields[] = {
    { INNER_TPIDf, 16, 16, SOCF_LE },
    { LEARN_VIDf, 12, 4, SOCF_LE },
    { USE_LEARN_VIDf, 1, 3, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 2, 0 },
    { DRACO1_5_MIRRORf, 1, 1, 0 },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_COUNTER_CONTROLr_fields[] = {
    { PACKET_IFG_BYTES_2f, 7, 7, SOCF_LE },
    { PACKET_IFG_BYTESf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_CPU_CONTROLr_fields[] = {
    { WLAN_SVP_MISS_TOCPUf, 1, 12, 0 },
    { WLAN_MOVE_DROPf, 1, 11, 0 },
    { WLAN_MOVE_TOCPUf, 1, 10, 0 },
    { PRUNE_TOCPUf, 1, 9, 0 },
    { HIGIG_TOCPUf, 1, 8, 0 },
    { MTU_TOCPUf, 1, 7, 0 },
    { TTL_DROP_TOCPUf, 1, 6, 0 },
    { L3PKT_ERR_TOCPUf, 1, 5, 0 },
    { L3ERR_TOCPUf, 1, 4, 0 },
    { TUNNEL_TOCPUf, 1, 3, 0 },
    { VXLT_TOCPUf, 1, 2, 0 },
    { STG_TOCPUf, 1, 1, 0 },
    { VLAN_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_CPU_COS_CONTROL_2r_fields[] = {
    { EFP_CPU_COSf, 6, 12, SOCF_LE },
    { WLAN_SVP_MISS_CPU_COSf, 6, 6, SOCF_LE },
    { WLAN_MOVE_CPU_COSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_CPU_COS_CONTROL_1_64r_fields[] = {
    { PRUNE_CPU_COSf, 6, 54, SOCF_LE },
    { HIGIG_CPU_COSf, 6, 48, SOCF_LE },
    { MTU_CPU_COSf, 6, 42, SOCF_LE },
    { TTL_DROP_CPU_COSf, 6, 36, SOCF_LE },
    { L3PKT_ERR_CPU_COSf, 6, 30, SOCF_LE },
    { L3ERR_CPU_COSf, 6, 24, SOCF_LE },
    { TUNNEL_CPU_COSf, 6, 18, SOCF_LE },
    { VXLT_CPU_COSf, 6, 12, SOCF_LE },
    { STG_CPU_COSf, 6, 6, SOCF_LE },
    { VLAN_CPU_COSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_DATAPATH_STATUS_INTR_0r_fields[] = {
    { ECC_MULTI_MGRP_9f, 1, 29, 0 },
    { ECC_ERR_2B_MGRP_9f, 1, 28, 0 },
    { ECC_ERR_MGRP_9f, 1, 27, 0 },
    { ECC_MULTI_MGRP_8f, 1, 26, 0 },
    { ECC_ERR_2B_MGRP_8f, 1, 25, 0 },
    { ECC_ERR_MGRP_8f, 1, 24, 0 },
    { ECC_MULTI_MGRP_7f, 1, 23, 0 },
    { ECC_ERR_2B_MGRP_7f, 1, 22, 0 },
    { ECC_ERR_MGRP_7f, 1, 21, 0 },
    { ECC_MULTI_MGRP_6f, 1, 20, 0 },
    { ECC_ERR_2B_MGRP_6f, 1, 19, 0 },
    { ECC_ERR_MGRP_6f, 1, 18, 0 },
    { ECC_MULTI_MGRP_5f, 1, 17, 0 },
    { ECC_ERR_2B_MGRP_5f, 1, 16, 0 },
    { ECC_ERR_MGRP_5f, 1, 15, 0 },
    { ECC_MULTI_MGRP_4f, 1, 14, 0 },
    { ECC_ERR_2B_MGRP_4f, 1, 13, 0 },
    { ECC_ERR_MGRP_4f, 1, 12, 0 },
    { ECC_MULTI_MGRP_3f, 1, 11, 0 },
    { ECC_ERR_2B_MGRP_3f, 1, 10, 0 },
    { ECC_ERR_MGRP_3f, 1, 9, 0 },
    { ECC_MULTI_MGRP_2f, 1, 8, 0 },
    { ECC_ERR_2B_MGRP_2f, 1, 7, 0 },
    { ECC_ERR_MGRP_2f, 1, 6, 0 },
    { ECC_MULTI_MGRP_1f, 1, 5, 0 },
    { ECC_ERR_2B_MGRP_1f, 1, 4, 0 },
    { ECC_ERR_MGRP_1f, 1, 3, 0 },
    { ECC_MULTI_MGRP_0f, 1, 2, 0 },
    { ECC_ERR_2B_MGRP_0f, 1, 1, 0 },
    { ECC_ERR_MGRP_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_DATAPATH_STATUS_INTR_1r_fields[] = {
    { ECC_MULTI_MGRP_15f, 1, 17, 0 },
    { ECC_ERR_2B_MGRP_15f, 1, 16, 0 },
    { ECC_ERR_MGRP_15f, 1, 15, 0 },
    { ECC_MULTI_MGRP_14f, 1, 14, 0 },
    { ECC_ERR_2B_MGRP_14f, 1, 13, 0 },
    { ECC_ERR_MGRP_14f, 1, 12, 0 },
    { ECC_MULTI_MGRP_13f, 1, 11, 0 },
    { ECC_ERR_2B_MGRP_13f, 1, 10, 0 },
    { ECC_ERR_MGRP_13f, 1, 9, 0 },
    { ECC_MULTI_MGRP_12f, 1, 8, 0 },
    { ECC_ERR_2B_MGRP_12f, 1, 7, 0 },
    { ECC_ERR_MGRP_12f, 1, 6, 0 },
    { ECC_MULTI_MGRP_11f, 1, 5, 0 },
    { ECC_ERR_2B_MGRP_11f, 1, 4, 0 },
    { ECC_ERR_MGRP_11f, 1, 3, 0 },
    { ECC_MULTI_MGRP_10f, 1, 2, 0 },
    { ECC_ERR_2B_MGRP_10f, 1, 1, 0 },
    { ECC_ERR_MGRP_10f, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_EGR_DBGr_fields[] = {
    { DEBUG_RESERVEDf, 28, 4, SOCF_LE },
    { RESURRECTf, 1, 3, 0 },
    { DISABLE_CRC_REGENf, 1, 2, 0 },
    { ALWAYS_CRC_REGENf, 1, 1, 0 },
    { DEBUG_RESERVED_BIT0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_DBG_BCM56504_A0r_fields[] = {
    { ALWAYS_CRC_REGENf, 1, 2, 0 },
    { DISABLE_CRC_REGENf, 1, 1, 0 },
    { RESURRECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_DBG_BCM56601_B0r_fields[] = {
    { DEBUG_RESERVEDf, 15, 17, SOCF_LE|SOCF_SC },
    { XG_PKTBUF_READ_PROTECT_DISABLEf, 1, 16, SOCF_SC },
    { DEBUG_RESERVED_BIT15TO14f, 2, 14, SOCF_LE|SOCF_SC },
    { XG_PKTBUF_DELAYf, 10, 4, SOCF_LE|SOCF_SC },
    { RESURRECTf, 1, 3, 0 },
    { DISABLE_CRC_REGENf, 1, 2, 0 },
    { ALWAYS_CRC_REGENf, 1, 1, 0 },
    { DEBUG_RESERVED_BIT0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_DROP_VECTORr_fields[] = {
    { DROP_VECTORf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_DROP_VECTOR_BCM56624_A0r_fields[] = {
    { DROP_VECTORf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_DROP_VECTOR_BCM56634_A0r_fields[] = {
    { DROP_VECTORf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_DROP_VECTOR_BCM56820_A0r_fields[] = {
    { DROP_VECTORf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_DROP_VEC_DBGr_fields[] = {
    { DROP_VECTORf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_EAV_CLASSr_fields[] = {
    { REMAP_CLASS_Bf, 3, 9, SOCF_LE },
    { REMAP_CLASS_Af, 3, 6, SOCF_LE },
    { CLASS_Bf, 3, 3, SOCF_LE },
    { CLASS_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_ECC_STATUSr_fields[] = {
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EHCPM_ECC_PARITY_CONTROLr_fields[] = {
    { INITBUF_ECC_ENf, 1, 2, SOCF_RES },
    { MOD_MAP_PARITY_ENf, 1, 1, SOCF_RES },
    { FRAG_PACKET_ECC_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EHCPM_RAM_CONTROLr_fields[] = {
    { MOD_MAP_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { FRAG_PACKET_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 12, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EIPT_ECC_CONTROLr_fields[] = {
    { FRAG_HEADER_ECC_ENf, 1, 2, SOCF_RES },
    { EHG_QOS_MAPPING_ECC_ENf, 1, 1, SOCF_RES },
    { FRAGMENT_ID_ECC_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EIPT_RAM_CONTROLr_fields[] = {
    { FRAG_HEADER_TMf, 10, 12, SOCF_LE|SOCF_RES },
    { EHG_QOS_MAPPING_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { FRAGMENT_ID_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EL3_PARITY_CONTROLr_fields[] = {
    { EGR_IPMC_PARITY_ENf, 1, 6, 0 },
    { EGR_VFI_PARITY_ENf, 1, 5, 0 },
    { EGR_WLAN_DVP_PARITY_ENf, 1, 4, 0 },
    { EGR_MAC_DA_PROFILE_PARITY_ENf, 1, 3, 0 },
    { EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf, 1, 2, 0 },
    { EGR_L3_INTF_PARITY_ENf, 1, 1, 0 },
    { EGR_L3_NEXT_HOP_PARITY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EL3_RAM_CONTROLr_fields[] = {
    { EGR_IPMC_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { EGR_VFI_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_WLAN_DVP_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EGR_MAC_DA_PROFILE_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_MPLS_VC_AND_SWAP_LABEL_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_L3_INTF_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EGR_L3_NEXT_HOP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 6, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_EM_MTP_INDEXr_fields[] = {
    { MTP_DST_MODIDf, 6, 5, SOCF_LE },
    { MTP_DST_PORTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_ENABLEr_fields[] = {
    { PRT_ENABLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_ENABLE_SELECTr_fields[] = {
    { ENABLE_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EPMOD_ECC_CONTROLr_fields[] = {
    { EMOP_BUFFER_ECC_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EPMOD_RAM_CONTROLr_fields[] = {
    { EMOP_BUFFER_TMf, 24, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_EVENT_DEBUGr_fields[] = {
    { TSIPLf, 1, 20, 0 },
    { TMIRRf, 1, 19, 0 },
    { TPKTDf, 1, 18, 0 },
    { TL2MCDf, 1, 17, 0 },
    { TAGEDf, 1, 16, 0 },
    { TSTGDf, 1, 15, 0 },
    { TVXLTMDf, 1, 14, 0 },
    { TVLANDf, 1, 13, 0 },
    { TVLANf, 1, 12, 0 },
    { TCFIDf, 1, 11, 0 },
    { TTTLDf, 1, 10, 0 },
    { TTNLEf, 1, 9, 0 },
    { TTNLf, 1, 8, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TGIPMC6f, 1, 6, 0 },
    { TIPD6f, 1, 5, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIPMCD4f, 1, 3, 0 },
    { TGIPMC4f, 1, 2, 0 },
    { TIPD4f, 1, 1, 0 },
    { TGIP4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields[] = {
    { PROTOCOL_IDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_EGR_FLOWCTL_BUCKET_COUNTr_fields[] = {
    { BUCKET_COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_EGR_FLOWCTL_CFGr_fields[] = {
    { REFCOUNTf, 10, 8, SOCF_LE },
    { BKT_SIZEf, 3, 1, SOCF_LE },
    { FLOW_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_FLOWCTL_CFG_BCM5665_A0r_fields[] = {
    { REFCOUNTf, 16, 4, SOCF_LE },
    { BKT_SIZEf, 3, 1, SOCF_LE },
    { FLOW_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGR_FLOWCTL_CFG_BCM5673_A0r_fields[] = {
    { REFCOUNTf, 14, 5, SOCF_LE },
    { BKT_SIZEf, 4, 1, SOCF_LE },
    { FLOW_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_EGR_FLOWCTL_CFG_BCM5695_A0r_fields[] = {
    { REFCOUNTf, 14, 8, SOCF_LE },
    { BKT_SIZEf, 3, 1, SOCF_LE },
    { FLOW_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGR_FLOWCTL_COUNTr_fields[] = {
    { BUCKET_COUNTf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_FP_COUNTER_TABLE_DEBUGr_fields[] = {
    { CT2f, 1, 4, SOCF_RES },
    { CT1f, 1, 3, SOCF_RES },
    { CT0f, 1, 2, SOCF_RES },
    { SAMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_FRAGMENT_ID_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 10, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_FUSE_REGS_ADDRr_fields[] = {
    { MEM_SELf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_FUSE_REGS_DATAr_fields[] = {
    { S_RFf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_GRE_VERr_fields[] = {
    { VERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_0r_fields[] = {
    { START_ADDRESSf, 20, 6, SOCF_LE },
    { STAGE_NUMBERf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_1r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_1_BCM53314_A0r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_1_BCM56624_A0r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_INGRESS_PORT_TPID_SELECTr_fields[] = {
    { TPID_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_INITBUF_ECC_CONTROLr_fields[] = {
    { ECC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_INITBUF_ECC_STATUS_DBEr_fields[] = {
    { ENTRY_IDXf, 5, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { DOUBLE_BIT_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_INITBUF_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 5, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_INITBUF_ECC_STATUS_SBEr_fields[] = {
    { SYNDROMEf, 12, 7, SOCF_LE },
    { ENTRY_IDXf, 5, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { SINGLE_BIT_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_INT_LOOPBACK_MAX_FRr_fields[] = {
    { CELL_COUNTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_AGE_CONTROLr_fields[] = {
    { CLK_GRANf, 1, 27, 0 },
    { AGE_MAXCNTf, 11, 16, SOCF_LE },
    { AGE_ENABLEf, 1, 15, 0 },
    { AGE_PERIODf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_AGE_CONTROL_BCM56634_A0r_fields[] = {
    { CLK_GRANf, 1, 27, 0 },
    { AGE_MAXCNTf, 11, 16, SOCF_LE },
    { AGE_ENABLEf, 1, 15, 0 },
    { AGE_PERIODf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_CONFIGr_fields[] = {
    { DISABLE_ALLf, 1, 2, 0 },
    { FIFO_MODEf, 1, 1, 0 },
    { PREMATURE_EXPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_CONFIG_BCM56634_A0r_fields[] = {
    { FLOW_RATE_ENABLEf, 1, 3, 0 },
    { DISABLE_ALLf, 1, 2, 0 },
    { FIFO_MODEf, 1, 1, 0 },
    { PREMATURE_EXPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_CURRENT_TIMEr_fields[] = {
    { TIMERf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFO_COUNTERr_fields[] = {
    { COUNTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 9, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields[] = {
    { ADRSf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_HASH_CONTROLr_fields[] = {
    { HASH_SELECT_Bf, 3, 3, SOCF_LE },
    { HASH_SELECT_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields[] = {
    { MAX_IDLE_AGEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_fields[] = {
    { MAX_RECORD_LIFEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields[] = {
    { MIN_RECORD_LIFEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_MIRROR_CONTROL_64r_fields[] = {
    { BKT_FULL_MIRRORf, 1, 34, 0 },
    { NON_FRAGMENT_MASKf, 1, 33, 0 },
    { FRAGMENT_MASKf, 1, 32, 0 },
    { TCP_FLAG_MASKf, 6, 26, SOCF_LE },
    { TTL_RANGE_VALf, 5, 21, SOCF_LE },
    { TTL_RANGE_CHECK_ENABLEf, 1, 20, 0 },
    { MIRROR_COUNTf, 8, 12, SOCF_LE },
    { MTP_INDEX3f, 2, 10, SOCF_LE },
    { MTP_INDEX2f, 2, 8, SOCF_LE },
    { MTP_INDEX1f, 2, 6, SOCF_LE },
    { MTP_INDEX0f, 2, 4, SOCF_LE },
    { MIRRORf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_PORT_CONFIGr_fields[] = {
    { DISCARDED_FLOWS_MODEf, 2, 24, SOCF_LE },
    { IPFIX_SAMPLE_MODEf, 1, 23, 0 },
    { TCP_END_DETECT_ENABLEf, 1, 22, 0 },
    { L2_TAGGED_ENABLEf, 1, 21, 0 },
    { L2_ETH_TYPE_ENABLEf, 1, 20, 0 },
    { L2_VLAN_PRI_ENABLEf, 1, 19, 0 },
    { L2_VLAN_ID_ENABLEf, 1, 18, 0 },
    { L2_MAC_SA_ENABLEf, 1, 17, 0 },
    { L2_MAC_DA_ENABLEf, 1, 16, 0 },
    { IP_TUNNEL_ID_ENABLEf, 1, 15, 0 },
    { IP_IPV6_LABEL_ENABLEf, 1, 14, 0 },
    { IP_ICMP_CODE_ENABLEf, 1, 13, 0 },
    { IP_ICMP_TYPE_ENABLEf, 1, 12, 0 },
    { IP_TCP_DEST_PORT_ENABLEf, 1, 11, 0 },
    { IP_TCP_SRC_PORT_ENABLEf, 1, 10, 0 },
    { IP_ECN_ENABLEf, 1, 9, 0 },
    { IP_DSCP_ENABLEf, 1, 8, 0 },
    { IP_PROTOCOL_ENABLEf, 1, 7, 0 },
    { IP_DIP_ENABLEf, 1, 6, 0 },
    { IP_SIP_ENABLEf, 1, 5, 0 },
    { IPFIX_KEY_SELECTf, 2, 3, SOCF_LE },
    { IPFIX_ENABLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PORT_CONFIG_BCM56634_A0r_fields[] = {
    { TCP_FLAG_MODEf, 1, 27, 0 },
    { FLOW_BKT_FULL_MODEf, 1, 26, 0 },
    { DISCARDED_FLOWS_MODEf, 2, 24, SOCF_LE },
    { IPFIX_SAMPLE_MODEf, 1, 23, 0 },
    { TCP_END_DETECT_ENABLEf, 1, 22, 0 },
    { L2_TAGGED_ENABLEf, 1, 21, 0 },
    { L2_ETH_TYPE_ENABLEf, 1, 20, 0 },
    { L2_VLAN_PRI_ENABLEf, 1, 19, 0 },
    { L2_VLAN_ID_ENABLEf, 1, 18, 0 },
    { L2_MAC_SA_ENABLEf, 1, 17, 0 },
    { L2_MAC_DA_ENABLEf, 1, 16, 0 },
    { IP_IPFIX_INTF_ENABLEf, 1, 15, 0 },
    { IP_IPV6_LABEL_ENABLEf, 1, 14, 0 },
    { IP_ICMP_CODE_ENABLEf, 1, 13, 0 },
    { IP_ICMP_TYPE_ENABLEf, 1, 12, 0 },
    { IP_TCP_DEST_PORT_ENABLEf, 1, 11, 0 },
    { IP_TCP_SRC_PORT_ENABLEf, 1, 10, 0 },
    { IP_ECN_ENABLEf, 1, 9, 0 },
    { IP_DSCP_ENABLEf, 1, 8, 0 },
    { IP_PROTOCOL_ENABLEf, 1, 7, 0 },
    { IP_DIP_ENABLEf, 1, 6, 0 },
    { IP_SIP_ENABLEf, 1, 5, 0 },
    { IPFIX_KEY_SELECTf, 2, 3, SOCF_LE },
    { IPFIX_ENABLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PORT_LIMIT_STATUSr_fields[] = {
    { VALIDf, 1, 6, 0 },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PORT_RECORD_COUNTr_fields[] = {
    { COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_fields[] = {
    { ENTRY_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PORT_SAMPLING_COUNTERr_fields[] = {
    { COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_RAM_CONTROLr_fields[] = {
    { EXPORT_TM1f, 8, 24, SOCF_LE|SOCF_RES },
    { EXPORT_TM0f, 8, 16, SOCF_LE|SOCF_RES },
    { SESSION_TM1f, 8, 8, SOCF_LE|SOCF_RES },
    { SESSION_TM0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_SAMPLING_LIMIT_SETr_fields[] = {
    { SAMPLING_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_SESSION_PARITY_STATUSr_fields[] = {
    { BUCKET_IDX_1f, 9, 18, SOCF_LE },
    { BUCKET_IDX_0f, 9, 9, SOCF_LE },
    { MULTIPLE_ERRf, 1, 8, 0 },
    { PARITY_ERR_BMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields[] = {
    { BUCKET_IDXf, 9, 5, SOCF_LE },
    { MULTIPLE_ERRf, 1, 4, 0 },
    { PARITY_ERR_BMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_EGR_IPMC_CFG0r_fields[] = {
    { SA_BYTE5_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_EGR_IPMC_CFG1r_fields[] = {
    { SA_BYTE1_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_EGR_IPMC_CFG2r_fields[] = {
    { UNTAGf, 1, 20, 0 },
    { VLIDf, 12, 8, SOCF_LE },
    { TTL_THRESHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_IPMC_CFG0_BCM5665_A0r_fields[] = {
    { TTL_THRESHf, 8, 48, SOCF_LE },
    { SAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_IPMC_CFG1_BCM5665_A0r_fields[] = {
    { UNTAG_VLANf, 12, 2, SOCF_LE },
    { UNTAGf, 1, 1, 0 },
    { L2SWITCH_SAME_VLANf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGR_IPMC_CFG1_BCM5673_A0r_fields[] = {
    { UNTAG_VLANf, 12, 16, SOCF_LE },
    { SA_BYTE1_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM53314_A0r_fields[] = {
    { VIDf, 12, 3, SOCF_LE|SOCF_RES },
    { UNTAGf, 1, 2, SOCF_RES },
    { DISABLE_SA_REPLACEf, 1, 1, SOCF_RES },
    { DISABLE_TTL_DECREMENTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM56504_A0r_fields[] = {
    { VIDf, 12, 3, SOCF_LE },
    { UNTAGf, 1, 2, 0 },
    { DISABLE_SA_REPLACEf, 1, 1, 0 },
    { DISABLE_TTL_DECREMENTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM56601_A0r_fields[] = {
    { DISABLE_TTL_DECREMENTf, 1, 14, 0 },
    { DISABLE_SA_REPLACEf, 1, 13, 0 },
    { UNTAGf, 1, 12, 0 },
    { VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM56624_A0r_fields[] = {
    { DISABLE_TTL_CHECKf, 1, 28, 0 },
    { IVIDf, 12, 16, SOCF_LE },
    { IVID_VALIDf, 1, 15, 0 },
    { VIDf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { UNTAGf, 1, 2, 0 },
    { DISABLE_SA_REPLACEf, 1, 1, 0 },
    { DISABLE_TTL_DECREMENTf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM5673_A0r_fields[] = {
    { UNTAG_PKTf, 1, 23, 0 },
    { EGR_DISABLE_IPMC_REPLICATIONf, 1, 22, 0 },
    { L2_SA_REPLACEf, 1, 21, 0 },
    { FIX_IPMCf, 1, 20, 0 },
    { TTL_THRESHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_EGR_IPMC_CFG2_BCM5695_A0r_fields[] = {
    { IPMC_REPLICATIONf, 1, 23, SOCF_RES },
    { DISABLE_TTL_DECREMENTf, 1, 22, SOCF_RES },
    { DISABLE_SA_REPLACEf, 1, 21, SOCF_RES },
    { UNTAGf, 1, 20, 0 },
    { VLIDf, 12, 8, SOCF_LE },
    { TTL_THRESHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 10, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_PARITY_STATUS_BCM56820_A0r_fields[] = {
    { IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { ENTRY_IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L1_CLK_RECOVERY_CTRLr_fields[] = {
    { BKUP_PORT_SELf, 6, 6, SOCF_LE },
    { PRI_PORT_SELf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_L3_INTF_PARITY_STATUSr_fields[] = {
    { IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r_fields[] = {
    { MEMORY_IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRORf, 1, 0, SOCF_RO },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields[] = {
    { ENTRY_IDXf, 12, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r_fields[] = {
    { IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { ENTRY_IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_PARITY_STATUSr_fields[] = {
    { IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields[] = {
    { ENTRY_IDXf, 14, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L3_TUNNEL_PFM_VIDr_fields[] = {
    { ENABLEf, 1, 12, 0 },
    { VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 11, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MAP_MH_PRI0r_fields[] = {
    { MH_PRI7f, 4, 28, SOCF_LE },
    { MH_PRI6f, 4, 24, SOCF_LE },
    { MH_PRI5f, 4, 20, SOCF_LE },
    { MH_PRI4f, 4, 16, SOCF_LE },
    { MH_PRI3f, 4, 12, SOCF_LE },
    { MH_PRI2f, 4, 8, SOCF_LE },
    { MH_PRI1f, 4, 4, SOCF_LE },
    { MH_PRI0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MAP_MH_PRI1r_fields[] = {
    { MH_PRI15f, 4, 28, SOCF_LE },
    { MH_PRI14f, 4, 24, SOCF_LE },
    { MH_PRI13f, 4, 20, SOCF_LE },
    { MH_PRI12f, 4, 16, SOCF_LE },
    { MH_PRI11f, 4, 12, SOCF_LE },
    { MH_PRI10f, 4, 8, SOCF_LE },
    { MH_PRI9f, 4, 4, SOCF_LE },
    { MH_PRI8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MASK_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 13, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MASK_PARITY_STATUS_BCM56820_A0r_fields[] = {
    { ENTRY_IDXf, 14, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MC_CONTROL_1r_fields[] = {
    { HIGIG2_L2MC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_BC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MC_CONTROL_2r_fields[] = {
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_MC_CONTROL_1_BCM53314_A0r_fields[] = {
    { HIGIG2_BC_BASE_OFFSETf, 16, 16, SOCF_LE|SOCF_RES },
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_MC_CONTROL_1_BCM56218_A0r_fields[] = {
    { HIGIG2_BC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_BC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_MC_CONTROL_1_BCM56224_A0r_fields[] = {
    { HIGIG2_BC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_MC_CONTROL_2_BCM53314_A0r_fields[] = {
    { HIGIG2_MC_BASE_OFFSETf, 16, 16, SOCF_LE|SOCF_RES },
    { HIGIG2_MC_SIZEf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_MC_CONTROL_2_BCM56218_A0r_fields[] = {
    { HIGIG2_MC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_MC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MIM_ETHERTYPEr_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_MIP_HDRr_fields[] = {
    { MIP_HDR_TYPEf, 8, 24, SOCF_LE },
    { MIP_HDR_NEXT_HDRf, 8, 16, SOCF_LE },
    { MIP_HDR_RESERVEDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MIRROR_SELECTr_fields[] = {
    { MTP_TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MMU_REQUESTSr_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MMU_REQUESTS_BCM56634_A0r_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_EGR_MODMAP_CTRLr_fields[] = {
    { EGR_MOD_MAP_IDf, 1, 8, 0 },
    { EGR_MAP_ENf, 1, 7, 0 },
    { MODULEID_OFFSETf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MODMAP_CTRL_BCM56820_A0r_fields[] = {
    { EGR_MOD_MAP_IDf, 1, 9, 0 },
    { EGR_MAP_ENf, 1, 8, 0 },
    { MODULEID_OFFSETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MTU_SIZEr_fields[] = {
    { MTU_SIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MTU_SIZE_BCM56504_B0r_fields[] = {
    { L3_MTU_SIZEf, 14, 14, SOCF_LE },
    { MTU_SIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_NEW_MODID_PORTr_fields[] = {
    { ENABLEf, 1, 13, 0 },
    { INCLUDE_L2f, 1, 12, 0 },
    { SRC_MODIDf, 6, 6, SOCF_LE },
    { SRC_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_EGR_NEXT_HOP_PARITY_STATUSr_fields[] = {
    { MEMORY_IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRORf, 1, 0, SOCF_RO },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_OUTER_TPIDr_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_OUTER_TPID_1r_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_OUTER_TPID_2r_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_EGR_OUTER_TPID_3r_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PERQ_XMT_COUNTERSr_fields[] = {
    { PACKET_COUNTERf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_PKT_MODS_CONTROLr_fields[] = {
    { MAX_ADDITION_SIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PKT_MODS_CONTROL_BCM56634_A0r_fields[] = {
    { CAPWAP_IP_PAD_STRIP_ENf, 1, 8, 0 },
    { MAX_ADDITION_SIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PKT_MODS_CONTROL_BCM56820_A0r_fields[] = {
    { MAX_ADDITION_SIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_EGR_PORTr_fields[] = {
    { EGR_PORT_RESERVED1f, 2, 30, SOCF_LE|SOCF_RES },
    { HIGIG_L2_MPLS_ENCAPf, 1, 29, SOCF_SC },
    { OUTER_TPIDf, 16, 13, SOCF_LE },
    { HIGIGf, 1, 12, SOCF_SC },
    { NNIf, 1, 11, 0 },
    { PORT_ENABLEf, 1, 10, 0 },
    { EN_EFILTERf, 1, 9, SOCF_SC },
    { VT_ENABLEf, 1, 8, 0 },
    { VT_MISS_DROPf, 1, 7, 0 },
    { EGR_PORT_RESERVED0f, 1, 6, SOCF_RES },
    { CNG00TOCFIf, 1, 5, 0 },
    { CNG01TOCFIf, 1, 4, 0 },
    { CNG10TOCFIf, 1, 3, 0 },
    { CNG11TOCFIf, 1, 2, 0 },
    { PRESERVE_CPU_TAGf, 1, 1, 0 },
    { EGR_PORT_RESERVED2f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PORT_64r_fields[] = {
    { EH_EXT_HDR_LEARN_OVERRIDEf, 1, 60, 0 },
    { EH_EXT_HDR_ENABLEf, 1, 59, 0 },
    { EGR_COS_MAP_SELf, 2, 57, SOCF_LE },
    { REDIRECT_DROP_PRECEDENCEf, 2, 55, SOCF_LE },
    { REDIRECT_INT_PRIf, 4, 51, SOCF_LE },
    { REDIRECT_INT_PRI_SELf, 1, 50, 0 },
    { MIRRORf, 4, 46, SOCF_LE },
    { VINTF_CTR_IDXf, 13, 33, SOCF_LE },
    { EFP_FILTER_ENABLEf, 1, 32, 0 },
    { DUAL_MODID_ENABLEf, 1, 31, 0 },
    { VT_PORT_GROUP_IDf, 6, 25, SOCF_LE },
    { EGR_PORT_GROUP_IDf, 8, 17, SOCF_LE },
    { MY_MODIDf, 7, 10, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 9, 0 },
    { RESERVED_1f, 4, 5, SOCF_LE|SOCF_RES },
    { PRESERVE_CPU_TAGf, 1, 4, 0 },
    { EN_EFILTERf, 1, 3, 0 },
    { HIGIG2f, 1, 2, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_PORT_BCM53314_A0r_fields[] = {
    { EAV_CAPABLEf, 1, 14, 0 },
    { IEEE_802_1AS_ENABLEf, 1, 13, 0 },
    { MY_MODIDf, 4, 9, SOCF_LE|SOCF_SC },
    { EM_SRCMOD_CHANGEf, 1, 8, SOCF_SC },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_PORT_BCM56218_A0r_fields[] = {
    { MY_MODIDf, 4, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, SOCF_RES },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_PORT_BCM56224_A0r_fields[] = {
    { MY_MODIDf, 4, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_PORT_BCM56334_A0r_fields[] = {
    { EFP_FILTER_ENABLEf, 1, 31, 0 },
    { DUAL_MODID_ENABLEf, 1, 30, 0 },
    { VT_PORT_GROUP_IDf, 6, 24, SOCF_LE },
    { EGR_PORT_GROUP_IDf, 8, 16, SOCF_LE },
    { MY_MODIDf, 7, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { RESERVED_1f, 3, 5, SOCF_LE|SOCF_RES },
    { PRESERVE_CPU_TAGf, 1, 4, 0 },
    { EN_EFILTERf, 1, 3, 0 },
    { HIGIG2f, 1, 2, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_EGR_PORT_BCM56504_A0r_fields[] = {
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_EGR_PORT_BCM56504_B0r_fields[] = {
    { MY_MODIDf, 6, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_PORT_BCM56514_A0r_fields[] = {
    { EFP_FILTER_ENABLEf, 1, 15, 0 },
    { EGR_PORT_GROUP_IDf, 4, 11, SOCF_LE },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 4, 0 },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_PORT_BCM56601_B0r_fields[] = {
    { EGR_PORT_RESERVED1f, 1, 31, SOCF_RES },
    { NO_L2MPLS_ENCAPf, 1, 30, 0 },
    { HIGIG_L2_MPLS_ENCAPf, 1, 29, SOCF_SC },
    { OUTER_TPIDf, 16, 13, SOCF_LE },
    { HIGIGf, 1, 12, SOCF_SC },
    { NNIf, 1, 11, 0 },
    { PORT_ENABLEf, 1, 10, 0 },
    { EN_EFILTERf, 1, 9, SOCF_SC },
    { VT_ENABLEf, 1, 8, 0 },
    { VT_MISS_DROPf, 1, 7, 0 },
    { VT_MISS_UT_DROPf, 1, 6, 0 },
    { CNG00TOCFIf, 1, 5, 0 },
    { CNG01TOCFIf, 1, 4, 0 },
    { CNG10TOCFIf, 1, 3, 0 },
    { CNG11TOCFIf, 1, 2, 0 },
    { PRESERVE_CPU_TAGf, 1, 1, 0 },
    { EGR_PORT_RESERVED2f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_PORT_BCM56624_A0r_fields[] = {
    { EFP_FILTER_ENABLEf, 1, 31, 0 },
    { DUAL_MODID_ENABLEf, 1, 30, 0 },
    { VT_PORT_GROUP_IDf, 6, 24, SOCF_LE },
    { EGR_PORT_GROUP_IDf, 8, 16, SOCF_LE },
    { MY_MODIDf, 7, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RES },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { HIGIG2f, 1, 1, 0 },
    { PORT_TYPEf, 1, 0, 0 },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_PORT_BCM56800_A0r_fields[] = {
    { HIGIG2f, 1, 16, 0 },
    { MY_MODIDf, 7, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PORT_BCM56820_A0r_fields[] = {
    { VT_PORT_GROUP_IDf, 6, 26, SOCF_LE },
    { EFP_FILTER_ENABLEf, 1, 25, 0 },
    { EGR_PORT_GROUP_IDf, 8, 17, SOCF_LE },
    { MY_MODIDf, 8, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { RESERVEDf, 4, 4, SOCF_LE|SOCF_RES },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, 0 },
    { HIGIG2f, 1, 1, 0 },
    { PORT_TYPEf, 1, 0, 0 },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PORT_L3UC_MODSr_fields[] = {
    { L3_UC_VLAN_DISABLEf, 1, 3, 0 },
    { L3_UC_TTL_DISABLEf, 1, 2, 0 },
    { L3_UC_DA_DISABLEf, 1, 1, 0 },
    { L3_UC_SA_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_PORT_L3UC_MODS_TABLEr_fields[] = {
    { L3_UC_DA_DISABLEf, 1, 3, 0 },
    { L3_UC_SA_DISABLEf, 1, 2, 0 },
    { L3_UC_TTL_DISABLEf, 1, 1, 0 },
    { L3_UC_VLAN_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_PORT_MTUr_fields[] = {
    { MTUf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PVLAN_EPORT_CONTROLr_fields[] = {
    { PVLAN_RPEf, 1, 21, 0 },
    { PVLAN_UNTAGf, 1, 20, 0 },
    { PVLAN_PRIf, 3, 17, SOCF_LE },
    { PVLAN_ENABLEf, 1, 16, 0 },
    { PVLAN_PVIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r_fields[] = {
    { PVLAN_RPEf, 1, 17, 0 },
    { PVLAN_UNTAGf, 1, 16, 0 },
    { PVLAN_PRIf, 3, 13, SOCF_LE },
    { PVLAN_ENABLEf, 1, 12, 0 },
    { PVLAN_PVIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_Q_BEGINr_fields[] = {
    { QBUSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_Q_BEGIN_BCM56224_A0r_fields[] = {
    { QBUSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_Q_BEGIN_BCM56634_A0r_fields[] = {
    { HW_CTRL_QBUSf, 12, 20, SOCF_LE },
    { QBUSf, 13, 7, SOCF_LE },
    { RESERVEDf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_Q_ENDr_fields[] = {
    { QBUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_Q_END_BCM56224_A0r_fields[] = {
    { QBUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_RSPANr_fields[] = {
    { RSPANf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_RSPAN_VLAN_TAGr_fields[] = {
    { TAGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_SBS_CONTROLr_fields[] = {
    { PIPE_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_SD_TAG_CONTROLr_fields[] = {
    { DO_NOT_MOD_TPID_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_EGR_SF_SRC_MODID_CHECKr_fields[] = {
    { SF_MODID1_VALIDf, 1, 27, 0 },
    { SF_MODID1f, 7, 20, SOCF_LE },
    { MODID1f, 6, 14, SOCF_LE },
    { SF_MODID0_VALIDf, 1, 13, 0 },
    { SF_MODID0f, 7, 6, SOCF_LE },
    { MODID0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r_fields[] = {
    { SF_MODID1_VALIDf, 1, 31, 0 },
    { SF_MODID1f, 8, 23, SOCF_LE },
    { MODID1f, 7, 16, SOCF_LE },
    { SF_MODID0_VALIDf, 1, 15, 0 },
    { SF_MODID0f, 8, 7, SOCF_LE },
    { MODID0f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_SHAPING_CONTROLr_fields[] = {
    { PACKET_IFG_BYTESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_SRC_PORTr_fields[] = {
    { OUTER_TPID_ENABLEf, 4, 17, SOCF_LE },
    { INNER_TAGf, 16, 1, SOCF_LE },
    { ADD_INNER_TAGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_SRC_PORT_BCM56624_A0r_fields[] = {
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields[] = {
    { PORT_IDXf, 6, 14, SOCF_LE },
    { ENTRY_IDXf, 18, 2, SOCF_LE },
    { COUNTER_IDXf, 12, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_SYS_RSVD_VIDr_fields[] = {
    { VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_TUNNEL_CONTROLr_fields[] = {
    { IPV4_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_TUNNEL_CONTROL_BCM53314_A0r_fields[] = {
    { START_IPV4_IDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { IPV4_IDf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_TUNNEL_CONTROL_BCM56504_A0r_fields[] = {
    { START_IPV4_IDf, 16, 16, SOCF_LE|SOCF_RO },
    { IPV4_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_TUNNEL_ID_MASKr_fields[] = {
    { IPV4_ID_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_TUNNEL_ID_MASK_BCM53314_A0r_fields[] = {
    { IPV4_ID_MASKf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_TUNNEL_ID_MASK_BCM56634_A0r_fields[] = {
    { SHARED_FRAG_ID_ENABLEf, 1, 16, 0 },
    { FRAG_ID_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG0r_fields[] = {
    { MS_PIMSM_HDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG1r_fields[] = {
    { LS_PIMSM_HDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG0_BCM53314_A0r_fields[] = {
    { MS_PIMSM_HDRf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG1_BCM53314_A0r_fields[] = {
    { LS_PIMSM_HDRf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_UDP_TUNNELr_fields[] = {
    { SRC_PORTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_VLAN_CONTROLr_fields[] = {
    { INNER_TAG_TYPE_FIELDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1r_fields[] = {
    { OUTER_TPIDf, 16, 2, SOCF_LE },
    { VT_MISS_DROPf, 1, 1, 0 },
    { VT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_2r_fields[] = {
    { OTAG_VPTAG_SELf, 1, 16, 0 },
    { ORPEf, 1, 15, 0 },
    { VPTAGf, 16, 0, SOCF_LE },
    { OTAG_VPTAGf, 16, 0, SOCF_LE },
    { OPRIf, 3, 12, SOCF_LE },
    { OVIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_3r_fields[] = {
    { MH_INGRESS_TAGGED_SELf, 1, 22, 0 },
    { TAG_ACTION_PROFILE_PTRf, 6, 16, SOCF_LE },
    { IRPEf, 1, 15, 0 },
    { IPRIf, 3, 12, SOCF_LE },
    { IVIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1_BCM56218_A0r_fields[] = {
    { OUTER_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1_BCM56504_B0r_fields[] = {
    { VT_MISS_UT_DROPf, 1, 18, 0 },
    { OUTER_TPIDf, 16, 2, SOCF_LE },
    { VT_MISS_DROPf, 1, 1, 0 },
    { VT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1_BCM56514_A0r_fields[] = {
    { REMOVE_INNER_TAGf, 1, 11, 0 },
    { CFI_AS_CNGf, 4, 7, SOCF_LE },
    { OUTER_TPID_INDEXf, 2, 5, SOCF_LE },
    { OUTER_TPID_SELf, 1, 4, 0 },
    { VT_MISS_UNTAGf, 1, 3, 0 },
    { VT_MISS_UT_DROPf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { VT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1_BCM56624_A0r_fields[] = {
    { REMARK_OUTER_DSCPf, 1, 13, 0 },
    { REMARK_OUTER_DOT1Pf, 1, 12, 0 },
    { RESERVED_0f, 1, 11, SOCF_RES },
    { CFI_AS_CNGf, 4, 7, SOCF_LE },
    { OUTER_TPID_INDEXf, 2, 5, SOCF_LE },
    { OUTER_TPID_SELf, 1, 4, 0 },
    { VT_MISS_UNTAGf, 1, 3, 0 },
    { VT_MISS_UT_DROPf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { VT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1_BCM56820_A0r_fields[] = {
    { REMARK_OUTER_DSCPf, 1, 13, 0 },
    { REMARK_OUTER_DOT1Pf, 1, 12, 0 },
    { CFI_AS_CNGf, 5, 7, SOCF_LE },
    { OUTER_TPID_INDEXf, 2, 5, SOCF_LE },
    { OUTER_TPID_SELf, 1, 4, 0 },
    { VT_MISS_UNTAGf, 1, 3, 0 },
    { VT_MISS_UT_DROPf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { VT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_PARITY_CONTROLr_fields[] = {
    { EGR_DSCP_TABLE_PARITY_ENf, 1, 7, 0 },
    { EGR_PRI_CNG_MAP_PARITY_ENf, 1, 6, 0 },
    { EGR_MPLS_PRI_MAPPING_PARITY_ENf, 1, 5, 0 },
    { EGR_MPLS_EXP_MAPPING_2_PARITY_ENf, 1, 4, 0 },
    { EGR_IP_TUNNEL_PARITY_ENf, 1, 3, 0 },
    { EGR_VLAN_XLATE_PARITY_ENf, 1, 2, 0 },
    { EGR_VLAN_STG_PARITY_ENf, 1, 1, 0 },
    { EGR_VLAN_PARITY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_RAM_CONTROL_1r_fields[] = {
    { EGR_MPLS_PRI_MAPPING_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_2_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { EGR_PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_IP_TUNNEL_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_VLAN_XLATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_RAM_CONTROL_2r_fields[] = {
    { EP_INITBUF_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { EGR_MOD_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_DSCP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_VLAN_STG_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EGR_VLAN_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VLAN_STG_ADDR_MASKr_fields[] = {
    { MASKf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_VLAN_TABLE_PARITY_STATUSr_fields[] = {
    { MEMORY_IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRORf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields[] = {
    { HASH_SELECT_Bf, 3, 3, SOCF_LE },
    { HASH_SELECT_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_VLAN_XLATE_PARITY_STATUSr_fields[] = {
    { BUCKET_IDX_1f, 10, 19, SOCF_LE },
    { BUCKET_IDX_0f, 10, 9, SOCF_LE },
    { MULTIPLE_ERRf, 1, 8, 0 },
    { PARITY_ERR_BMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields[] = {
    { BUCKET_IDXf, 10, 5, SOCF_LE },
    { MULTIPLE_ERRf, 1, 4, 0 },
    { PARITY_ERR_BMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 10, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56504_B0r_fields[] = {
    { S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 10, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { ACTUAL_AINDEXf, 10, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { AINDEX_STATUSf, 1, 1, SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56504_B0r_fields[] = {
    { S3_STATUSf, 22, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S5_STATUSr_fields[] = {
    { S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S6_STATUSr_fields[] = {
    { S6_STATUSf, 22, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields[] = {
    { AINDEXf, 10, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56504_B0r_fields[] = {
    { S8_STATUSf, 11, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VXLT_CAM_BIST_STATUSr_fields[] = {
    { BIST_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { BIST_GOf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VXLT_CAM_CONTROLr_fields[] = {
    { SAMf, 3, 1, SOCF_LE|SOCF_RES },
    { BIST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VXLT_CAM_CONTROL_BCM56800_A0r_fields[] = {
    { TMf, 11, 1, SOCF_LE|SOCF_RES },
    { BIST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_XQ0_PFC_CONTROLr_fields[] = {
    { MAX_BUF_DEPTHf, 8, 1, SOCF_LE },
    { PFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EHCPM_RAM_DBGCTRLr_fields[] = {
    { MOD_MAP_WWf, 1, 4, SOCF_RES },
    { MOD_MAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_EHG_RX_CONTROLr_fields[] = {
    { MODEf, 2, 18, SOCF_LE },
    { TUNNEL_TYPEf, 2, 16, SOCF_LE },
    { VLAN_TAG_CONTROLf, 2, 14, SOCF_LE },
    { COMPARE_VLANf, 1, 13, 0 },
    { VLANf, 12, 1, SOCF_LE },
    { IPV4_CHKSUM_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_EHG_RX_PKT_DROPr_fields[] = {
    { IDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_EHG_TX_CONTROLr_fields[] = {
    { ENABLEf, 1, 12, 0 },
    { TUNNEL_TYPEf, 2, 10, SOCF_LE },
    { VLAN_TAG_CONTROLf, 1, 9, 0 },
    { PAYLOAD_LENGTH_ADJUSTMENTf, 6, 3, SOCF_LE },
    { UPDATE_VLAN_PRI_CFIf, 1, 2, 0 },
    { UPDATE_DSCPf, 1, 1, 0 },
    { UPDATE_IPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_EHG_TX_IPV4IDr_fields[] = {
    { IDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EL3_RAM_CONTROLr_fields[] = {
    { EGR_VLAN_STG_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { EGR_VLAN_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_IPMC_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EGR_MAC_DA_PROFILE_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_L3_INTF_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EGR_L3_NEXT_HOP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EL3_RAM_DBGCTRLr_fields[] = {
    { NEXT_HOP_WWf, 1, 9, SOCF_RES },
    { L3_INTF_WWf, 1, 8, SOCF_RES },
    { NEXT_HOP_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { L3_INTF_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EL3_TM_REG_1r_fields[] = {
    { TM_L3_INTFf, 4, 4, SOCF_LE },
    { TM_NEXT_HOPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EMIRROR_CONTROLr_fields[] = {
    { BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EMIRROR_CONTROL1_64r_fields[] = {
    { BITMAP_HIf, 22, 32, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE|SOCF_RES },
    { BITMAP_LOf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields[] = {
    { BITMAP_LOf, 30, 0, SOCF_LE },
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EMIRROR_CONTROL_64r_fields[] = {
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EMIRROR_CONTROL_BCM56504_A0r_fields[] = {
    { BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EMIRROR_CONTROL_HIr_fields[] = {
    { BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields[] = {
    { BITMAPf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EMMU_FUSE_DEBUG0r_fields[] = {
    { S_RFf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EMMU_FUSE_DEBUG1r_fields[] = {
    { BISR_RD_DATA_HIf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EMMU_FUSE_DEBUG2r_fields[] = {
    { S_RFf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EMMU_FUSE_DEBUG0_BCM56624_A0r_fields[] = {
    { BISR_RD_DATAf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_EM_MTP_INDEXr_fields[] = {
    { MODULE_IDf, 6, 6, SOCF_LE },
    { PORT_TGIDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ENQ_IPMCGRP_TBL_PARITYERRORPTRr_fields[] = {
    { ADDRf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr_fields[] = {
    { STATUSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_EPC_EGR_DBGr_fields[] = {
    { DEBUG_ONf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_EGR_DBG_BCM5665_A0r_fields[] = {
    { DEBUG_ONf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_EPC_EGR_DBG_BCM5695_A0r_fields[] = {
    { PORT_RESURRECTf, 1, 3, 0 },
    { DISABLE_CRC_REGENf, 1, 2, 0 },
    { ALWAYS_CRC_REGENf, 1, 1, 0 },
    { DEBUG_ONf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_EGR_PKT_DROP_CTLr_fields[] = {
    { FLUSHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_EPC_EGR_SNGL_OUTr_fields[] = {
    { PRT_ENABLEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_EGR_SNGL_OUT_BCM5665_A0r_fields[] = {
    { SNGL_PKT_OUTf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_EPC_EGR_SNGL_PKTr_fields[] = {
    { PRT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_EGR_SNGL_PKT_BCM5665_A0r_fields[] = {
    { SNGL_ENABLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_FFP_CONFIGr_fields[] = {
    { FIL_ENf, 8, 2, SOCF_LE },
    { METER_COUNT_BYTESf, 1, 1, 0 },
    { FFP_MASK_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_INGRESS_DEBUGr_fields[] = {
    { ARBIT_CNT_CONFIGf, 7, 56, SOCF_LE|SOCF_RES },
    { ARL_REQUESTf, 8, 48, SOCF_LE|SOCF_RO|SOCF_RES },
    { CBI_REQUESTf, 8, 40, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARL_PHASEf, 3, 37, SOCF_LE|SOCF_RO|SOCF_RES },
    { FFP_PHASEf, 3, 34, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPBUS_PHASEf, 3, 31, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAX_ARL_LATENCYf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARL_LATENCYf, 7, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARL_INTERFACE_DONE_FAILUREf, 1, 16, SOCF_RO|SOCF_RES },
    { MAX_PACKET_LATENCYf, 10, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { DCBS_FIFO_OVERFLOWf, 1, 5, SOCF_RO|SOCF_RES },
    { DCBS_FIFO_UNDERFLOWf, 1, 4, SOCF_RO|SOCF_RES },
    { STATS_RSV_FIFO_OVERFLOWf, 1, 3, SOCF_RO|SOCF_RES },
    { ARL_TO_FFP_DONE_FAILUREf, 1, 2, SOCF_RO|SOCF_RES },
    { FFP_DONE_FAILUREf, 1, 1, SOCF_RO|SOCF_RES },
    { ARL_DONE_FAILUREf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_EPC_LINKr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EPC_LINK_BCM5665_A0r_fields[] = {
    { PORT_BITMAP_1f, 25, 32, SOCF_LE },
    { PORT_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EPC_LINK_BMAPr_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EPC_LINK_BMAP_64r_fields[] = {
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields[] = {
    { PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { PORT_BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EPC_LINK_BMAP_BCM56224_A0r_fields[] = {
    { PORT_BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_EPC_LINK_BMAP_BCM56800_A0r_fields[] = {
    { PORT_BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EPC_LINK_BMAP_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_EPC_VLAN_FWD_STATEr_fields[] = {
    { VLAN_FWD_STATE7f, 8, 56, SOCF_LE },
    { VLAN_FWD_STATE6f, 8, 48, SOCF_LE },
    { VLAN_FWD_STATE5f, 8, 40, SOCF_LE },
    { VLAN_FWD_STATE4f, 8, 32, SOCF_LE },
    { VLAN_FWD_STATE3f, 8, 24, SOCF_LE },
    { VLAN_FWD_STATE2f, 8, 16, SOCF_LE },
    { VLAN_FWD_STATE1f, 8, 8, SOCF_LE },
    { VLAN_FWD_STATE0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EP_BISRr_fields[] = {
    { BISR_RD_DATA_HIf, 16, 16, SOCF_LE|SOCF_RO },
    { BISR_RD_DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_BUFFER_WATER_MARKr_fields[] = {
    { MAX_USED_ENTRIESf, 7, 3, SOCF_LE|SOCF_RWBW },
    { INTF_NUMf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_CONFIGr_fields[] = {
    { CMIC_REMOVE_HIGIG_HDRf, 1, 6, 0 },
    { CS_VECTOR_ON_GOOD_PACKET_ONLYf, 1, 5, 0 },
    { LENGTH_MODEf, 1, 4, 0 },
    { PASSTHRU_MODE_ENABLEf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EP_DATAPATH_INTR_ENABLEr_fields[] = {
    { MEMORY_GROUP_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_DEBUGr_fields[] = {
    { EP_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_DROP_STICKYr_fields[] = {
    { INTFf, 7, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_ECC_DEBUGr_fields[] = {
    { EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { EP_STATS_CTRL_ENABLE_ECCf, 1, 12, 0 },
    { EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { EP_CLASS_RESOLUTION_ENABLE_ECCf, 1, 10, 0 },
    { EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { EP_OI2QB_MAP_ENABLE_ECCf, 1, 8, 0 },
    { EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { EP_DEST_PORT_MAP_ENABLE_ECCf, 1, 6, 0 },
    { EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { EP_CM_BUFFER_ENABLE_ECCf, 1, 4, 0 },
    { EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { EP_REQP_BUFFER_ENABLE_ECCf, 1, 2, 0 },
    { EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { EP_XP_BUFFER_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_ECC_ERRORr_fields[] = {
    { EP_STATS_CTRL_UNCORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { EP_STATS_CTRL_CORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { EP_CLASS_RESOLUTION_CORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { EP_OI2QB_MAP_UNCORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { EP_OI2QB_MAP_CORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { EP_DEST_PORT_MAP_UNCORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { EP_DEST_PORT_MAP_CORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { EP_CM_BUFFER_UNCORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { EP_CM_BUFFER_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { EP_REQP_BUFFER_UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { EP_REQP_BUFFER_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { EP_XP_BUFFER_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { EP_XP_BUFFER_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_ECC_ERROR_MASKr_fields[] = {
    { EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { EP_STATS_CTRL_CORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { EP_CM_BUFFER_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { EP_XP_BUFFER_CORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_ERROR_DROPr_fields[] = {
    { PKT_CNTf, 20, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE0_CONFIGr_fields[] = {
    { MOVE_RSVD_ENABLEf, 1, 13, 0 },
    { INSERT_2B_ENABLEf, 1, 12, 0 },
    { SHAPING_BUS_LENGTH_ADJf, 5, 7, SOCF_LE },
    { EP_TO_PORT_INTF_ENABLEf, 1, 6, 0 },
    { IGNORE_PORT_FULLf, 1, 5, 0 },
    { PADDING_TO_MINIMUMf, 1, 4, 0 },
    { HDR_XLATE_T_ENABLEf, 1, 3, 0 },
    { HDR_XLATE_ECN_ENABLEf, 1, 2, 0 },
    { HDR_XLATE_ECT_ENABLEf, 1, 1, 0 },
    { ENABLE_PKT_MODf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields[] = {
    { CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields[] = {
    { MC_SELf, 1, 30, 0 },
    { CHANNEL_NUM_VALUEf, 8, 22, SOCF_LE },
    { CHANNEL_NUM_SELf, 1, 21, 0 },
    { SUB_PORT_VALUEf, 8, 13, SOCF_LE },
    { SUB_PORT_SELf, 1, 12, 0 },
    { FIFO_NUM_VALUEf, 10, 2, SOCF_LE },
    { FIFO_NUM_SELf, 1, 1, 0 },
    { AND_ORNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE0_REQUEST_STATUSr_fields[] = {
    { FROM_PORT_REQUESTSf, 1, 8, SOCF_RO },
    { TO_ES_REQUESTSf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE1_REQUEST_STATUSr_fields[] = {
    { FROM_PORT_REQUESTSf, 4, 8, SOCF_LE|SOCF_RO },
    { TO_ES_REQUESTSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_INTERFACE5_REQUEST_STATUSr_fields[] = {
    { FROM_PORT_REQUESTSf, 1, 8, SOCF_RO },
    { TO_ES_REQUESTSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EP_INTR0_ENABLEr_fields[] = {
    { EGR_FP_COUNTER_TABLE_PAR_ERRf, 1, 30, SOCF_RES },
    { EGR_SERVICE_COUNTER_TABLE_PAR_ERRf, 1, 29, SOCF_RES },
    { EGR_VINTF_COUNTER_TABLE_PAR_ERRf, 1, 28, SOCF_RES },
    { EGR_PERQ_XMT_COUNTERS_PAR_ERRf, 1, 27, SOCF_RES },
    { EGR_EFP_METER_TABLE_PAR_ERRf, 1, 26, SOCF_RES },
    { EGR_EFP_POLICY_TABLE_PAR_ERRf, 1, 25, SOCF_RES },
    { EGR_EFP_PW_INIT_COUNTER_PAR_ERRf, 1, 24, SOCF_RES },
    { EGR_IPFIX_EOP_PAR_ERRf, 1, 23, SOCF_RES },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 22, SOCF_RES },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 21, SOCF_RES },
    { EGR_EMOP_BUFFER_ECC_ERRf, 1, 20, SOCF_RES },
    { EGR_DSCP_TABLE_PAR_ERRf, 1, 19, SOCF_RES },
    { EGR_PRI_CNG_MAP_PAR_ERRf, 1, 18, SOCF_RES },
    { EGR_MPLS_PRI_MAPPING_PAR_ERRf, 1, 17, SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_2_PAR_ERRf, 1, 16, SOCF_RES },
    { EGR_IPMC_PAR_ERRf, 1, 15, SOCF_RES },
    { EGR_VFI_PAR_ERRf, 1, 14, SOCF_RES },
    { EGR_WLAN_DVP_PAR_ERRf, 1, 13, SOCF_RES },
    { EGR_MAC_DA_PROFILE_PAR_ERRf, 1, 12, SOCF_RES },
    { EGR_MOD_MAP_TABLE_PAR_ERRf, 1, 11, SOCF_RES },
    { EGR_FRAG_PKT_TABLE_ECC_ERRf, 1, 10, SOCF_RES },
    { EGR_FRAG_HEADER_TABLE_ECC_ERRf, 1, 9, SOCF_RES },
    { EGR_EHG_QOS_MAP_TABLE_ECC_ERRf, 1, 8, SOCF_RES },
    { EGR_FRAGMENT_ID_TABLE_ECC_ERRf, 1, 7, SOCF_RES },
    { EGR_VLAN_XLATE_PAR_ERRf, 1, 6, SOCF_RES },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 5, SOCF_RES },
    { EGR_VLAN_STG_PAR_ERRf, 1, 4, SOCF_RES },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RES },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RES },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RES },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EP_INTR0_STATUSr_fields[] = {
    { EGR_FP_COUNTER_TABLE_PAR_ERRf, 1, 30, SOCF_RO },
    { EGR_SERVICE_COUNTER_TABLE_PAR_ERRf, 1, 29, SOCF_RO },
    { EGR_VINTF_COUNTER_TABLE_PAR_ERRf, 1, 28, SOCF_RO },
    { EGR_PERQ_XMT_COUNTERS_PAR_ERRf, 1, 27, SOCF_RO },
    { EGR_EFP_METER_TABLE_PAR_ERRf, 1, 26, SOCF_RO },
    { EGR_EFP_POLICY_TABLE_PAR_ERRf, 1, 25, SOCF_RO },
    { EGR_EFP_PW_INIT_COUNTER_PAR_ERRf, 1, 24, SOCF_RO },
    { EGR_IPFIX_EOP_PAR_ERRf, 1, 23, SOCF_RO },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 22, SOCF_RO },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 21, SOCF_RO },
    { EGR_EMOP_BUFFER_ECC_ERRf, 1, 20, SOCF_RO },
    { EGR_DSCP_TABLE_PAR_ERRf, 1, 19, SOCF_RO },
    { EGR_PRI_CNG_MAP_PAR_ERRf, 1, 18, SOCF_RO },
    { EGR_MPLS_PRI_MAPPING_PAR_ERRf, 1, 17, SOCF_RO },
    { EGR_MPLS_EXP_MAPPING_2_PAR_ERRf, 1, 16, SOCF_RO },
    { EGR_IPMC_PAR_ERRf, 1, 15, SOCF_RO },
    { EGR_VFI_PAR_ERRf, 1, 14, SOCF_RO },
    { EGR_WLAN_DVP_PAR_ERRf, 1, 13, SOCF_RO },
    { EGR_MAC_DA_PROFILE_PAR_ERRf, 1, 12, SOCF_RO },
    { EGR_MOD_MAP_TABLE_PAR_ERRf, 1, 11, SOCF_RO },
    { EGR_FRAG_PKT_TABLE_ECC_ERRf, 1, 10, SOCF_RO },
    { EGR_FRAG_HEADER_TABLE_ECC_ERRf, 1, 9, SOCF_RO },
    { EGR_EHG_QOS_MAP_TABLE_ECC_ERRf, 1, 8, SOCF_RO },
    { EGR_FRAGMENT_ID_TABLE_ECC_ERRf, 1, 7, SOCF_RO },
    { EGR_VLAN_XLATE_PAR_ERRf, 1, 6, SOCF_RO },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 5, SOCF_RO },
    { EGR_VLAN_STG_PAR_ERRf, 1, 4, SOCF_RO },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RO },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RO },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RO },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EP_INTR1_ENABLEr_fields[] = {
    { EGR_EDATABUF_DATAPATH_ECC_ERRf, 1, 2, SOCF_RES },
    { EGR_INITBUF_ECC_ERRf, 1, 1, SOCF_RES },
    { EGR_STATS_COUNTER_TABLE_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EP_INTR1_STATUSr_fields[] = {
    { EGR_EDATABUF_DATAPATH_ECC_ERRf, 1, 2, SOCF_RO },
    { EGR_INITBUF_ECC_ERRf, 1, 1, SOCF_RO },
    { EGR_STATS_COUNTER_TABLE_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EP_INTR_ENABLEr_fields[] = {
    { EP_INITBUF_SBEf, 1, 10, SOCF_RES },
    { EP_INITBUF_DBEf, 1, 9, SOCF_RES },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 8, SOCF_RES },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 7, SOCF_RES },
    { EGR_PW_COUNT_PAR_ERRf, 1, 6, SOCF_RES },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 5, SOCF_RES },
    { EGR_VXLT_PAR_ERRf, 1, 4, SOCF_RES },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RES },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RES },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RES },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EP_INTR_ENABLE_BCM56334_A0r_fields[] = {
    { EGR_CM_DBUFf, 1, 22, SOCF_RES },
    { EGR_LP_DBUFf, 1, 21, SOCF_RES },
    { EGR_XQ3_DBUFf, 1, 20, SOCF_RES },
    { EGR_XQ2_DBUFf, 1, 19, SOCF_RES },
    { EGR_XQ1_DBUFf, 1, 18, SOCF_RES },
    { EGR_XQ0_DBUFf, 1, 17, SOCF_RES },
    { EGR_GP2_DBUFf, 1, 16, SOCF_RES },
    { EGR_GP1_DBUFf, 1, 15, SOCF_RES },
    { EGR_GP0_DBUFf, 1, 14, SOCF_RES },
    { EGR_FP_COUNTERf, 1, 13, SOCF_RES },
    { EGR_PERQ_COUNTERf, 1, 12, SOCF_RES },
    { EP_INITBUF_SBEf, 1, 11, SOCF_RES },
    { EP_INITBUF_DBEf, 1, 10, SOCF_RES },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 9, SOCF_SC|SOCF_RES },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 8, SOCF_SC|SOCF_RES },
    { EGR_PW_COUNT_PAR_ERRf, 1, 7, SOCF_RES },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 6, SOCF_RES },
    { EGR_VXLT_PAR_ERRf, 1, 5, SOCF_RES },
    { EGR_VLAN_STG_PAR_ERRf, 1, 4, SOCF_RES },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RES },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RES },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RES },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EP_INTR_STATUSr_fields[] = {
    { EP_INITBUF_SBEf, 1, 10, SOCF_RO },
    { EP_INITBUF_DBEf, 1, 9, SOCF_RO },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 8, SOCF_RO },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 7, SOCF_RO },
    { EGR_PW_COUNT_PAR_ERRf, 1, 6, SOCF_RO },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 5, SOCF_RO },
    { EGR_VXLT_PAR_ERRf, 1, 4, SOCF_RO },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RO },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RO },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RO },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EP_INTR_STATUS_BCM56334_A0r_fields[] = {
    { EGR_CM_DBUFf, 1, 22, SOCF_RO },
    { EGR_LP_DBUFf, 1, 21, SOCF_RO },
    { EGR_XQ3_DBUFf, 1, 20, SOCF_RO },
    { EGR_XQ2_DBUFf, 1, 19, SOCF_RO },
    { EGR_XQ1_DBUFf, 1, 18, SOCF_RO },
    { EGR_XQ0_DBUFf, 1, 17, SOCF_RO },
    { EGR_GP2_DBUFf, 1, 16, SOCF_RO },
    { EGR_GP1_DBUFf, 1, 15, SOCF_RO },
    { EGR_GP0_DBUFf, 1, 14, SOCF_RO },
    { EGR_FP_COUNTERf, 1, 13, SOCF_RO },
    { EGR_PERQ_COUNTERf, 1, 12, SOCF_RO },
    { EP_INITBUF_SBEf, 1, 11, SOCF_RO },
    { EP_INITBUF_DBEf, 1, 10, SOCF_RO },
    { EGR_IPFIX_EXPORT_PAR_ERRf, 1, 9, SOCF_RO|SOCF_SC },
    { EGR_IPFIX_SESS_PAR_ERRf, 1, 8, SOCF_RO|SOCF_SC },
    { EGR_PW_COUNT_PAR_ERRf, 1, 7, SOCF_RO },
    { EGR_IP_TUNNEL_PAR_ERRf, 1, 6, SOCF_RO },
    { EGR_VXLT_PAR_ERRf, 1, 5, SOCF_RO },
    { EGR_VLAN_STG_PAR_ERRf, 1, 4, SOCF_RO },
    { EGR_VLAN_PAR_ERRf, 1, 3, SOCF_RO },
    { EGR_MPLS_LABEL_PAR_ERRf, 1, 2, SOCF_RO },
    { EGR_L3_INTF_PAR_ERRf, 1, 1, SOCF_RO },
    { EGR_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_MEM_DEBUG0r_fields[] = {
    { DEST_PORT_MAP_TMf, 4, 8, SOCF_LE },
    { OI2QB_TMf, 4, 4, SOCF_LE },
    { REQP_BUFFER_TMf, 2, 2, SOCF_LE },
    { XP_BUFFER_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_OI2QB_MAP_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 17, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EP_PARITY_INTR_STATUSr_fields[] = {
    { CELL_DATA_ERROR_INTRf, 1, 5, SOCF_RO },
    { VLAN_INTRf, 1, 4, SOCF_RO },
    { VLAN_XLATE_INTRf, 1, 3, SOCF_RO },
    { IP_TUNNEL_INTRf, 1, 2, SOCF_RO },
    { L3_NEXT_HOP_INTRf, 1, 1, SOCF_RO },
    { L3_INTF_INTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_REQP_BUFFER_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_STATS_CTRL_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 4, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_TRACE_IF_CONTROLr_fields[] = {
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 },
    { HALT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_XMT_FIFO_FULLr_fields[] = {
    { STATUSf, 7, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_XMT_FIFO_FULL_MASKr_fields[] = {
    { STATUS_DISINTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ERB_CTLr_fields[] = {
    { EN_PTR_MISMATCHf, 1, 1, 0 },
    { ERB_SHOW_CUR_COUNTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ERB_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ERB_INTR_ENABLEr_fields[] = {
    { ENABLEf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ERB_INTR_STATUSr_fields[] = {
    { EXT_LU_ERRf, 1, 4, 0 },
    { IPCF_PTR_MISMATCHf, 1, 3, 0 },
    { ERB_OVERFLOWf, 1, 2, 0 },
    { ERB_FULLf, 1, 1, 0 },
    { ERB_UNDERRUNf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ERROR_CCM_DEFECT_STATUSr_fields[] = {
    { VALIDf, 1, 10, 0 },
    { MULTIf, 1, 9, 0 },
    { FIRST_MA_INDEXf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ERROR_CCM_DEFECT_STATUS_BCM56334_A0r_fields[] = {
    { VALIDf, 1, 11, 0 },
    { MULTIf, 1, 10, 0 },
    { RESERVED_MA_INDEX_1f, 1, 9, SOCF_RES },
    { FIRST_MA_INDEXf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01C_ERB_CTLr_fields[] = {
    { FPCREQFIFO_SHOW_CUR_COUNTf, 1, 7, 0 },
    { ERB_LIMIT_COUNTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01C_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01C_INTR_ENABLEr_fields[] = {
    { ENABLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01C_INTR_STATUSr_fields[] = {
    { EXTFP_POLICY_SECf, 1, 7, 0 },
    { EXTFP_POLICY_DEDf, 1, 6, 0 },
    { FPCREQFIFO_BK2BK_WRf, 1, 5, 0 },
    { FPCREQFIFO_OVERFLOWf, 1, 4, 0 },
    { FPCREQFIFO_FULLf, 1, 3, 0 },
    { FP1RSPFIFOCOUNT_GTE_HITHRf, 1, 2, 0 },
    { FP0RSPFIFOCOUNT_GTE_HITHRf, 1, 1, 0 },
    { L2L3RSPFIFOCOUNT_GTE_HITHRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ES01_ADFPCNTR_DED_INFOr_fields[] = {
    { MULTIf, 1, 22, 0 },
    { ADDRf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES01_ADREQ0FIFO_RS_CTLr_fields[] = {
    { SHOW_CUR_COUNTf, 1, 16, 0 },
    { COUNT_HI_THRf, 8, 8, SOCF_LE },
    { COUNT_LO_THRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES01_ADREQ0FIFO_RS_STATUSr_fields[] = {
    { COUNT_GTE_HITHRf, 1, 25, SOCF_RO },
    { EMPTYf, 1, 24, SOCF_RO },
    { RPf, 8, 16, SOCF_LE|SOCF_RO },
    { WPf, 8, 8, SOCF_LE|SOCF_RO },
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ES01_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01_INTR_CLEAR_BCM56634_A0r_fields[] = {
    { WRITE1CLR_DATAf, 23, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ES01_INTR_ENABLEr_fields[] = {
    { ENABLEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { ENABLEf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ES01_INTR_STATUSr_fields[] = {
    { CIF_LOST2_HITHR1f, 1, 21, SOCF_RES },
    { ADREQ1FIFOCOUNT_GTE_HITHRf, 1, 20, SOCF_RES },
    { CIF_LOST2_HITHR0f, 1, 19, SOCF_RES },
    { ADREQ0FIFOCOUNT_GTE_HITHRf, 1, 18, SOCF_RES },
    { ADL3DST_SECf, 1, 17, SOCF_RES },
    { ADL3DST_DEDf, 1, 16, SOCF_RES },
    { ADL3SRC_SECf, 1, 15, SOCF_RES },
    { ADL3SRC_DEDf, 1, 14, SOCF_RES },
    { ADL2DST_SECf, 1, 13, SOCF_RES },
    { ADL2DST_DEDf, 1, 12, SOCF_RES },
    { ADL2SRC_SECf, 1, 11, SOCF_RES },
    { ADL2SRC_DEDf, 1, 10, SOCF_RES },
    { L2L3RSPFIFO_OVERFLOWf, 1, 9, SOCF_RES },
    { L2L3RSPFIFO_FULLf, 1, 8, SOCF_RES },
    { FP0RSPFIFO_OVERFLOWf, 1, 7, SOCF_RES },
    { FP0RSPFIFO_FULLf, 1, 6, SOCF_RES },
    { FP1RSPFIFO_OVERFLOWf, 1, 5, SOCF_RES },
    { FP1RSPFIFO_FULLf, 1, 4, SOCF_RES },
    { PKT_CNT_WRAPf, 1, 3, SOCF_RES },
    { BYT_CNT_WRAPf, 1, 2, SOCF_RES },
    { ADFPCNTR_SECf, 1, 1, SOCF_RES },
    { ADFPCNTR_DEDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES01_INTR_STATUS_BCM56634_A0r_fields[] = {
    { ES01C_INTRf, 1, 22, SOCF_RO|SOCF_RES },
    { CIF_LOST2_HITHR1f, 1, 21, SOCF_RES },
    { ADREQ1FIFOCOUNT_GTE_HITHRf, 1, 20, SOCF_RES },
    { CIF_LOST2_HITHR0f, 1, 19, SOCF_RES },
    { ADREQ0FIFOCOUNT_GTE_HITHRf, 1, 18, SOCF_RES },
    { ADL3DST_SECf, 1, 17, SOCF_RES },
    { ADL3DST_DEDf, 1, 16, SOCF_RES },
    { ADL3SRC_SECf, 1, 15, SOCF_RES },
    { ADL3SRC_DEDf, 1, 14, SOCF_RES },
    { ADL2DST_SECf, 1, 13, SOCF_RES },
    { ADL2DST_DEDf, 1, 12, SOCF_RES },
    { ADL2SRC_SECf, 1, 11, SOCF_RES },
    { ADL2SRC_DEDf, 1, 10, SOCF_RES },
    { L2L3RSPFIFO_OVERFLOWf, 1, 9, SOCF_RES },
    { L2L3RSPFIFO_FULLf, 1, 8, SOCF_RES },
    { FP0RSPFIFO_OVERFLOWf, 1, 7, SOCF_RES },
    { FP0RSPFIFO_FULLf, 1, 6, SOCF_RES },
    { FP1RSPFIFO_OVERFLOWf, 1, 5, SOCF_RES },
    { FP1RSPFIFO_FULLf, 1, 4, SOCF_RES },
    { PKT_CNT_WRAPf, 1, 3, SOCF_RES },
    { BYT_CNT_WRAPf, 1, 2, SOCF_RES },
    { ADFPCNTR_SECf, 1, 1, SOCF_RES },
    { ADFPCNTR_DEDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES01_MISC_CTLr_fields[] = {
    { RSVDf, 19, 13, SOCF_LE|SOCF_RES },
    { FPCREQFIFO_RD_DISABLEf, 1, 12, 0 },
    { L2L3RSPFIFO_TMf, 2, 10, SOCF_LE },
    { FP1RSPFIFO_TMf, 2, 8, SOCF_LE },
    { FP0RSPFIFO_TMf, 2, 6, SOCF_LE },
    { FPCREQFIFO_TMf, 2, 4, SOCF_LE },
    { ADREQ1FIFO_TMf, 2, 2, SOCF_LE },
    { ADREQ0FIFO_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES01_MISC_STATUSr_fields[] = {
    { L2L3RSPFIFO_FULLf, 1, 3, SOCF_RO },
    { FP0RSPFIFO_FULLf, 1, 2, SOCF_RO },
    { FP1RSPFIFO_FULLf, 1, 1, SOCF_RO },
    { FPCREQFIFO_EMPTYf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES01_PKT_CNT_WRAP_INFOr_fields[] = {
    { MULTIf, 1, 22, SOCF_RES },
    { ADDRf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DDR36_CONFIG_REG1_ISr_fields[] = {
    { STOP_DKf, 1, 31, 0 },
    { DLL90_OFFSET_TX4f, 1, 30, 0 },
    { DLL90_OFFSET_QKB4f, 1, 29, 0 },
    { DLL90_OFFSET_QK4f, 1, 28, 0 },
    { DLL_LOCK_STATUS_SELf, 2, 26, SOCF_LE },
    { MON_SLICE_NUMf, 1, 25, 0 },
    { MON_TX_DLLf, 1, 24, 0 },
    { DLL90_OFFSET_TXf, 4, 20, SOCF_LE },
    { DLL90_OFFSET_QKBf, 4, 16, SOCF_LE },
    { DLL90_OFFSET_QKf, 4, 12, SOCF_LE },
    { LOOPBACK_ENf, 1, 11, 0 },
    { DLL_TEST_MODEf, 1, 10, 0 },
    { SEL_FILT_CNT_1f, 1, 9, 0 },
    { SEL_FILT_CNT_0f, 1, 8, 0 },
    { SEL_AVG_ALGf, 1, 7, 0 },
    { CLEAR_STATUSf, 1, 6, 0 },
    { SRAM_MODEf, 1, 5, 0 },
    { UNUSED_MODEf, 1, 4, 0 },
    { ENABLE_DQ_ODTf, 1, 3, 0 },
    { ENABLE_QK_ODTf, 1, 2, 0 },
    { RELOCK_DLLf, 1, 1, 0 },
    { ENABLE_DDRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DDR36_CONFIG_REG2_ISr_fields[] = {
    { RSVD2f, 3, 29, SOCF_LE },
    { PVT_RESTARTf, 1, 28, 0 },
    { RSVD1f, 4, 24, SOCF_LE },
    { SEL_EARLY2_1f, 1, 23, 0 },
    { SEL_EARLY1_1f, 1, 22, 0 },
    { SEL_EARLY2_0f, 1, 21, 0 },
    { SEL_EARLY1_0f, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_EN_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_EN_SLEW_PVTf, 1, 2, 0 },
    { OVRD_EN_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DDR36_CONFIG_REG3_ISr_fields[] = {
    { RSVD4f, 8, 24, SOCF_LE },
    { BIASGEN_DAC_CTRLf, 4, 20, SOCF_LE },
    { BIASGEN_DAC_ENf, 1, 19, 0 },
    { BYP_BIASGENf, 1, 18, 0 },
    { BIASGEN_RESETf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { RSVD2f, 6, 6, SOCF_LE },
    { PHASE_SELf, 2, 4, SOCF_LE },
    { RSVD1f, 3, 1, SOCF_LE },
    { OVRD_SM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DDR36_STATUS_REG1_ISr_fields[] = {
    { RSVD2f, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HISTORYf, 6, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RCV_SM_STATEf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_SAMP_ERRf, 1, 4, SOCF_RO|SOCF_RES },
    { RSVD0f, 1, 3, SOCF_RO|SOCF_RES },
    { ODT_PVT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { NDRIVER_PVT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PDRIVER_PVT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DDR36_STATUS_REG2_ISr_fields[] = {
    { UNUSED_31_28f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { DLL_LOCK_CNTf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNUSED_23f, 1, 23, SOCF_RO|SOCF_RES },
    { UNUSED_22f, 1, 22, SOCF_RO|SOCF_RES },
    { DLL_BIAS_GEN_LOCKEDf, 1, 21, SOCF_RO|SOCF_RES },
    { UNUSED_20f, 1, 20, SOCF_RO|SOCF_RES },
    { QKB_DLLDSKW_LOCKEDf, 1, 19, SOCF_RO|SOCF_RES },
    { UNUSED_18f, 1, 18, SOCF_RO|SOCF_RES },
    { QK_DLLDSK_LOCKEDf, 1, 17, SOCF_RO|SOCF_RES },
    { UNUSED_16f, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_STS0r_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { RSVD0f, 17, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { NOW_LOCKEDf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_STS1r_fields[] = {
    { ERR_BITMAPf, 7, 16, SOCF_LE|SOCF_RO },
    { RSVD0f, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_DONEf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_STS2r_fields[] = {
    { GOT_LOCKf, 7, 16, SOCF_LE|SOCF_RO },
    { RSVD0f, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { LOST_LOCKf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_STS3r_fields[] = {
    { EXP_DATAf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_STS4r_fields[] = {
    { CAPT_DATAf, 18, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_ATE_TMODEr_fields[] = {
    { FAST_BIST_ENf, 1, 26, 0 },
    { NTH_CAPTf, 6, 20, SOCF_LE },
    { INCR_MODEf, 1, 19, 0 },
    { RSVD0f, 2, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERR_THRESHf, 8, 9, SOCF_LE },
    { CLR_STICKYf, 1, 8, 0 },
    { FORCE_ERRf, 1, 7, 0 },
    { BIST_ENf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_LTE_ADR0r_fields[] = {
    { DTU_LTE_ADR0f, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_LTE_ADR1r_fields[] = {
    { DTU_LTE_ADR1f, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_LTE_STS_DONEr_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { ERR_BITMAPf, 4, 16, SOCF_LE|SOCF_RO },
    { DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_LTE_STS_ERR_ADRr_fields[] = {
    { ERR_ADRf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ES0_DTU_LTE_TMODE0r_fields[] = {
    { START_LAB_TESTf, 1, 15, 0 },
    { CLR_STATUSf, 1, 14, 0 },
    { RSVD2f, 1, 13, SOCF_RES },
    { LOOP_MODEf, 2, 11, SOCF_LE },
    { ADR_MODEf, 2, 9, SOCF_LE },
    { FOREVERf, 1, 8, 0 },
    { CMP_EM_RDAT_FRf, 1, 7, 0 },
    { EM_LATENCYf, 3, 4, SOCF_LE },
    { W2R_NOPSf, 2, 2, SOCF_LE },
    { R2W_NOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ES0_DTU_LTE_TMODE0_BCM56634_A0r_fields[] = {
    { START_LAB_TESTf, 1, 15, 0 },
    { CLR_STATUSf, 1, 14, 0 },
    { EM_LATENCY8f, 1, 13, 0 },
    { LOOP_MODEf, 2, 11, SOCF_LE },
    { ADR_MODEf, 2, 9, SOCF_LE },
    { FOREVERf, 1, 8, 0 },
    { CMP_EM_RDAT_FRf, 1, 7, 0 },
    { EM_LATENCYf, 3, 4, SOCF_LE },
    { W2R_NOPSf, 2, 2, SOCF_LE },
    { R2W_NOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_MCU_ENr_fields[] = {
    { MCU_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_MCU_STATUSr_fields[] = {
    { FPCF_RDMODEf, 1, 9, SOCF_RO },
    { FPCF_ENf, 1, 8, SOCF_RO },
    { RRF_RDMODEf, 1, 5, SOCF_RO },
    { RRF_ENf, 1, 4, SOCF_RO },
    { MST_MODEf, 2, 1, SOCF_LE|SOCF_RO },
    { MST_ENf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES0_SRAM_CTLr_fields[] = {
    { NUM_BK2BK_CRWf, 6, 9, SOCF_LE },
    { NUM_W2R_NOPSf, 2, 7, SOCF_LE },
    { NUM_R2W_NOPSf, 2, 5, SOCF_LE },
    { RSVDf, 4, 1, SOCF_LE|SOCF_RES },
    { RSH1_ADRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES1_DDR36_CONFIG_REG2_ISr_fields[] = {
    { RSVD2f, 2, 30, SOCF_LE },
    { PVT_COMP_PAD_ENf, 1, 29, 0 },
    { PVT_RESTARTf, 1, 28, 0 },
    { RSVD1f, 4, 24, SOCF_LE },
    { SEL_EARLY2_1f, 1, 23, 0 },
    { SEL_EARLY1_1f, 1, 22, 0 },
    { SEL_EARLY2_0f, 1, 21, 0 },
    { SEL_EARLY1_0f, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_EN_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_EN_SLEW_PVTf, 1, 2, 0 },
    { OVRD_EN_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES1_DTU_ATE_STS4r_fields[] = {
    { CAPT_DATAf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ES1_DTU_ATE_TMODEr_fields[] = {
    { FAST_BIST_ENf, 1, 26, SOCF_RES },
    { NTH_CAPTf, 6, 20, SOCF_LE|SOCF_RES },
    { INCR_MODEf, 1, 19, SOCF_RES },
    { RSVD0f, 2, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERR_THRESHf, 8, 9, SOCF_LE|SOCF_RES },
    { CLR_STICKYf, 1, 8, SOCF_RES },
    { FORCE_ERRf, 1, 7, SOCF_RES },
    { BIST_ENf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ESCONFIGr_fields[] = {
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE },
    { SCHEDULING_SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ESM_AGE_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ESM_AGE_CNT_BCM56334_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ESM_CTLr_fields[] = {
    { RSVD3f, 11, 21, SOCF_LE|SOCF_RES },
    { WDAT36_RMWf, 1, 20, 0 },
    { AD_MODEf, 4, 16, SOCF_LE },
    { RSVD2f, 6, 10, SOCF_LE|SOCF_RES },
    { SEND_RSP_WORD_DYNAMICf, 1, 9, 0 },
    { SEND_RSP_WORD_WRf, 1, 8, 0 },
    { SEND_RSP_WORD_RDf, 1, 7, 0 },
    { L2MODFIFO_SHOW_CUR_COUNTf, 1, 6, 0 },
    { L2MODFIFO_PUSH_ENf, 1, 5, 0 },
    { MASK_FOR_VFI_11_10f, 2, 3, SOCF_LE },
    { EXT_TCAM_MODEf, 2, 1, SOCF_LE },
    { RSVD1f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ESM_CTL_BCM56634_A0r_fields[] = {
    { RSVD3f, 11, 21, SOCF_LE|SOCF_RES },
    { WDAT36_RMWf, 1, 20, 0 },
    { AD_MODEf, 4, 16, SOCF_LE },
    { RSVD2f, 6, 10, SOCF_LE|SOCF_RES },
    { SEND_RSP_WORD_DYNAMICf, 1, 9, 0 },
    { SEND_RSP_WORD_WRf, 1, 8, 0 },
    { SEND_RSP_WORD_RDf, 1, 7, 0 },
    { L2MODFIFO_SHOW_CUR_COUNTf, 1, 6, 0 },
    { L2MODFIFO_PUSH_ENf, 1, 5, 0 },
    { RSVD4f, 2, 3, SOCF_LE|SOCF_RES },
    { EXT_TCAM_MODEf, 2, 1, SOCF_LE },
    { RSVD1f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_ERR_CTLr_fields[] = {
    { RSVDf, 22, 10, SOCF_LE|SOCF_RES },
    { EN_ALIGN_ERR_UE_S1_HITf, 1, 9, 0 },
    { EN_ALIGN_ERR_UE_S0_HITf, 1, 8, 0 },
    { EN_ECC_CHK_FP_CNTR_DATf, 1, 7, 0 },
    { EN_ECC_GEN_FP_CNTR_DATf, 1, 6, 0 },
    { EN_ECC_CHK_FP_POLICY_DATf, 1, 5, 0 },
    { EN_ECC_GEN_FP_POLICY_DATf, 1, 4, 0 },
    { EN_ECC_CHK_DEFIP_DATf, 1, 3, 0 },
    { EN_ECC_GEN_DEFIP_DATf, 1, 2, 0 },
    { EN_ECC_CHK_L2DATf, 1, 1, 0 },
    { EN_ECC_GEN_L2DATf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ESM_KEYGEN_CTLr_fields[] = {
    { L2_ACL_PAYLOAD_MODEf, 1, 21, 0 },
    { L2_HIT_BIT_MODEf, 2, 19, SOCF_LE },
    { IPV6_HIT_BIT_MODEf, 2, 17, SOCF_LE },
    { IPV4_HIT_BIT_MODEf, 2, 15, SOCF_LE },
    { TCAM_TYPEf, 2, 13, SOCF_LE },
    { EXT_L2_FWD_ENf, 1, 12, 0 },
    { SRC_CONTAINER_MODEf, 2, 10, SOCF_LE },
    { DST_CONTAINER_MODEf, 2, 8, SOCF_LE },
    { IF_CONTAINER_MODEf, 2, 6, SOCF_LE },
    { VRF_OVERLAY_MODEf, 2, 4, SOCF_LE },
    { SRC_CONTAINER_OVERLAY_ENABLEf, 1, 3, 0 },
    { IP_PROT_OVERLAY_ENf, 1, 2, 0 },
    { VLAN_OVERLAY_ENABLEf, 1, 1, 0 },
    { INTERFACE_OVERLAY_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_L2_AGE_CTLr_fields[] = {
    { CPU_NOTIFYf, 1, 3, 0 },
    { EN_RD_TCAMf, 1, 2, 0 },
    { HW_AGE_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_L2_AGE_STATUSr_fields[] = {
    { AGE_TICK_OVERFLOWf, 1, 27, 0 },
    { AGE_TICK_COUNTf, 3, 24, SOCF_LE|SOCF_RO },
    { AGE_PROC_BUSYf, 1, 20, SOCF_RO },
    { CUR_ENTRY_ADRf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_MISC_STATUSr_fields[] = {
    { ADREQ1FIFO_FULLf, 1, 31, SOCF_RO },
    { ADREQ0FIFO_FULLf, 1, 30, SOCF_RO },
    { ES_ID_FP_CNTRf, 2, 6, SOCF_LE|SOCF_RO },
    { ES_ID_FP_POLICYf, 2, 4, SOCF_LE|SOCF_RO },
    { ES_ID_L3_DATAf, 2, 2, SOCF_LE|SOCF_RO },
    { ES_ID_L2_DATAf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ESM_MODE_PER_PORTr_fields[] = {
    { IPV6_128_ENf, 1, 17, 0 },
    { IPV4_FWD_MODEf, 2, 15, SOCF_LE },
    { IPV4_ACL_MODEf, 2, 13, SOCF_LE },
    { IPV4_ACL_TYPEf, 1, 12, 0 },
    { IPV4_ACL_144_ENf, 1, 11, 0 },
    { IPV6_FWD_MODEf, 2, 9, SOCF_LE },
    { IPV6_ACL_MODEf, 2, 7, SOCF_LE },
    { IPV6_ACL_TYPEf, 1, 6, 0 },
    { IPV6_ACL_FULL_NO_URPFf, 1, 5, 0 },
    { IPV6_FULL_ACLf, 1, 4, 0 },
    { IPV6_ACL_144_ENf, 1, 3, 0 },
    { L2_FWD_ENf, 1, 2, 0 },
    { L2_ACL_ENf, 1, 1, 0 },
    { L2_ACL_144_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ESM_PER_PORT_AGE_CONTROLr_fields[] = {
    { COMPLETEf, 1, 30, 0 },
    { STARTf, 1, 29, SOCF_RES },
    { PPA_MODEf, 3, 26, SOCF_LE },
    { VLAN_IDf, 12, 14, SOCF_LE },
    { VFIf, 10, 14, SOCF_LE },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ESM_PER_PORT_AGE_CONTROL_BCM56634_A0r_fields[] = {
    { COMPLETEf, 1, 30, 0 },
    { STARTf, 1, 29, SOCF_RES },
    { PPA_MODEf, 3, 26, SOCF_LE },
    { VLAN_IDf, 12, 14, SOCF_LE },
    { VFIf, 12, 14, SOCF_LE },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_PER_PORT_REPL_CONTROLr_fields[] = {
    { KEY_TYPE_VFIf, 1, 18, 0 },
    { CPU_NOTIFYf, 1, 17, 0 },
    { EN_RD_TCAMf, 1, 16, 0 },
    { ONLY_CLEAR_VALIDf, 1, 15, 0 },
    { EXCL_STATICf, 1, 14, 0 },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ESM_PPA_STATUSr_fields[] = {
    { CUR_ENTRY_ADRf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ESTDMCONFIGr_fields[] = {
    { CMICSLOTSELf, 2, 2, SOCF_LE },
    { TDMMODE1f, 1, 1, SOCF_RO|SOCF_RES },
    { TDMMODE0f, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ESTDMCONFIG_BCM56624_A0r_fields[] = {
    { GROUP3_MODEf, 2, 14, SOCF_LE },
    { GROUP2_MODEf, 2, 12, SOCF_LE },
    { GROUP1_MODEf, 2, 10, SOCF_LE },
    { GROUP0_MODEf, 2, 8, SOCF_LE },
    { HG_16GBPS_BMPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_CONFIGr_fields[] = {
    { TDM_ENABLEf, 1, 8, 0 },
    { REFRESH_ENABLEf, 1, 7, 0 },
    { EF_TO_INF_PROP_ENABLEf, 1, 6, 0 },
    { EF_TO_CHN_PROP_ENABLEf, 1, 5, 0 },
    { GROUP_SHAPING_ENABLEf, 1, 4, 0 },
    { PASSTHRU_MODE_ENABLEf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ES_CPU_SCHEDULERr_fields[] = {
    { MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_DEBUG3r_fields[] = {
    { ES_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_DEBUG4r_fields[] = {
    { ES_DEBUG_EP_CREDITf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_DEBUG0r_fields[] = {
    { FC_BASE_ENABLE_ECCf, 1, 10, 0 },
    { CHN_SHAPER_ENABLE_ECCf, 1, 9, 0 },
    { SPT_SHAPER_ENABLE_ECCf, 1, 8, 0 },
    { FIFO_SHAPER3_ENABLE_ECCf, 1, 7, 0 },
    { FIFO_SHAPER2_ENABLE_ECCf, 1, 6, 0 },
    { FIFO_SHAPER1_ENABLE_ECCf, 1, 5, 0 },
    { FIFO_SHAPER0_ENABLE_ECCf, 1, 4, 0 },
    { GROUP_SHAPER_ENABLE_ECCf, 1, 3, 0 },
    { CHN_WERR_ENABLE_ECCf, 1, 2, 0 },
    { SPT_WERR_ENABLE_ECCf, 1, 1, 0 },
    { FIFO_WERR_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_DEBUG1r_fields[] = {
    { FC_BASE_FORCE_UNCORRECTABLE_ERRORf, 1, 10, 0 },
    { CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf, 1, 8, 0 },
    { FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf, 1, 6, 0 },
    { FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf, 1, 4, 0 },
    { GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { CHN_WERR_FORCE_UNCORRECTABLE_ERRORf, 1, 2, 0 },
    { SPT_WERR_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_ERRORr_fields[] = {
    { FC_BASE_UNCORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { CHN_SHAPER_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { SPT_SHAPER_UNCORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { FIFO_SHAPER3_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { FIFO_SHAPER2_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { FIFO_SHAPER1_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { FIFO_SHAPER0_UNCORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { GROUP_SHAPER_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { CHN_WERR_UNCORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { SPT_WERR_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { FIFO_WERR_UNCORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { FC_BASE_CORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { CHN_SHAPER_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { SPT_SHAPER_CORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { FIFO_SHAPER3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { FIFO_SHAPER2_CORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { FIFO_SHAPER1_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { FIFO_SHAPER0_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { GROUP_SHAPER_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CHN_WERR_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { SPT_WERR_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { FIFO_WERR_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_ERROR_MASKr_fields[] = {
    { FC_BASE_UNCORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { CHN_SHAPER_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { SPT_SHAPER_UNCORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { CHN_WERR_UNCORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { SPT_WERR_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { FIFO_WERR_UNCORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { FC_BASE_CORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { CHN_SHAPER_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { SPT_SHAPER_CORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { FIFO_SHAPER3_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { FIFO_SHAPER2_CORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { FIFO_SHAPER1_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { FIFO_SHAPER0_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { GROUP_SHAPER_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CHN_WERR_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { SPT_WERR_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { FIFO_WERR_CORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_STATUS0r_fields[] = {
    { ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_ECC_STATUS9r_fields[] = {
    { ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_LL_FC_CONFIGr_fields[] = {
    { FC_ENABLEf, 1, 30, 0 },
    { FC_EVEN_PORT_STATE_MASKf, 4, 26, SOCF_LE },
    { FC_MAX_PORT_ENABLEf, 1, 25, 0 },
    { FC_LL_STATUS_THRESH_IF4f, 2, 23, SOCF_LE },
    { FC_LL_STATUS_THRESH_IF3f, 2, 21, SOCF_LE },
    { FC_LL_STATUS_THRESH_IF2f, 2, 19, SOCF_LE },
    { FC_LL_STATUS_THRESH_IF1f, 2, 17, SOCF_LE },
    { FC_LL_MSG_INTF3f, 2, 15, SOCF_LE },
    { FC_LL_MSG_INTF2f, 2, 13, SOCF_LE },
    { FC_LL_MSG_INTF1f, 2, 11, SOCF_LE },
    { FC_LL_MSG_INTF0f, 2, 9, SOCF_LE },
    { FC_LL_INTF_ENABLEf, 4, 5, SOCF_LE },
    { FC_MC_ENABLE_MERGEf, 1, 4, 0 },
    { FC_HC_MODEf, 2, 2, SOCF_LE },
    { FC_XPORT_SELECTf, 1, 1, 0 },
    { FC_MSG_TYPEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ES_PURGEQ_PORT_ENABLEr_fields[] = {
    { ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ES_QUEUE_TO_PRIOr_fields[] = {
    { PRIO_9f, 4, 36, SOCF_LE },
    { PRIO_8f, 4, 32, SOCF_LE },
    { PRIO_7f, 4, 28, SOCF_LE },
    { PRIO_6f, 4, 24, SOCF_LE },
    { PRIO_5f, 4, 20, SOCF_LE },
    { PRIO_4f, 4, 16, SOCF_LE },
    { PRIO_3f, 4, 12, SOCF_LE },
    { PRIO_2f, 4, 8, SOCF_LE },
    { PRIO_1f, 4, 4, SOCF_LE },
    { PRIO_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ES_QUEUE_TO_PRIO_P54r_fields[] = {
    { PRIO_9f, 4, 36, SOCF_LE },
    { PRIO_8f, 4, 32, SOCF_LE },
    { PRIO_7f, 4, 28, SOCF_LE },
    { PRIO_6f, 4, 24, SOCF_LE },
    { PRIO_5f, 4, 20, SOCF_LE },
    { PRIO_4f, 4, 16, SOCF_LE },
    { PRIO_3f, 4, 12, SOCF_LE },
    { PRIO_2f, 4, 8, SOCF_LE },
    { PRIO_1f, 4, 4, SOCF_LE },
    { PRIO_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_TM_ENABLE_DEBUG2r_fields[] = {
    { FC_BASE_TM_ENABLEf, 2, 20, SOCF_LE },
    { CHN_SHAPER_TM_ENABLEf, 2, 18, SOCF_LE },
    { SPT_SHAPER_TM_ENABLEf, 2, 16, SOCF_LE },
    { FIFO_SHAPER3_TM_ENABLEf, 2, 14, SOCF_LE },
    { FIFO_SHAPER2_TM_ENABLEf, 2, 12, SOCF_LE },
    { FIFO_SHAPER1_TM_ENABLEf, 2, 10, SOCF_LE },
    { FIFO_SHAPER0_TM_ENABLEf, 2, 8, SOCF_LE },
    { GROUP_SHAPER_TM_ENABLEf, 2, 6, SOCF_LE },
    { CHN_WERR_TM_ENABLEf, 2, 4, SOCF_LE },
    { SPT_WERR_TM_ENABLEf, 2, 2, SOCF_LE },
    { FIFO_WERR_TM_ENABLEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_ES_TRACE_IF_FIELD_MASK0r_fields[] = {
    { DATAf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETC_CTLr_fields[] = {
    { IGNORE_DBUS_PERRf, 1, 31, 0 },
    { IGNORE_DPEO1f, 1, 30, 0 },
    { IGNORE_DPEO0f, 1, 29, 0 },
    { DPEO_SYNC_DLYf, 5, 24, SOCF_LE },
    { IGNORE_RBUS_PERRf, 1, 23, 0 },
    { RSVD2f, 2, 21, SOCF_LE|SOCF_RES },
    { IN_SMFL00f, 1, 20, 0 },
    { RBUS_SYNC_DLYf, 5, 15, SOCF_LE },
    { IN_RPR_ODDf, 1, 14, 0 },
    { IN_DPR_ODDf, 2, 12, SOCF_LE },
    { OUT_DPR_ODD_RISEf, 2, 10, SOCF_LE },
    { OUT_DPR_ODD_FALLf, 2, 8, SOCF_LE },
    { IN_DBUS_CAPT_FDATf, 1, 7, 0 },
    { IN_RDACK11f, 1, 6, 0 },
    { IN_DBUS_CAPT_DLYf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_ATE_CONFIG_REG2_ISr_fields[] = {
    { CLR_STICKYf, 1, 4, 0 },
    { ATE_TEST_ENABLEf, 1, 3, 0 },
    { STS_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_BKGND_PROC_ERR_INFOr_fields[] = {
    { MULTIf, 1, 31, 0 },
    { SEQ_STATEf, 7, 24, SOCF_LE },
    { ADL2_DEDf, 1, 23, 0 },
    { ET_DPEO_ERRf, 1, 22, 0 },
    { ET_RD_DAT_PERRf, 1, 21, 0 },
    { ET_NO_RD_ACKf, 1, 20, 0 },
    { ET_PAf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_BKGND_PROC_SEC_INFOr_fields[] = {
    { MULTIf, 1, 21, 0 },
    { AGE_PROCf, 1, 20, 0 },
    { ET_PAf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_CONFIG_REG1_ISr_fields[] = {
    { TBD1f, 1, 31, 0 },
    { SEL_WRFIFO_PTR_CLKf, 2, 29, SOCF_LE },
    { TESTDBUS_RBUS_BITf, 1, 28, 0 },
    { MSBMIDL_OFFSET_TXf, 1, 27, 0 },
    { MSBMIDL_OFFSET_RXf, 1, 26, 0 },
    { SEL_RX_CLKDLY_BLKf, 1, 25, 0 },
    { SEL_TX_CLKDLY_BLKf, 1, 24, 0 },
    { MIDL_RX_ENf, 1, 23, 0 },
    { MIDL_TX_ENf, 1, 22, 0 },
    { DLL_BIAS_BYPASSf, 1, 21, 0 },
    { VCDL_RX_BYPASSf, 1, 20, 0 },
    { VCDL_TX_BYPASSf, 1, 19, 0 },
    { VCDL_TX_OFFSETf, 5, 14, SOCF_LE },
    { VCDL_RX_OFFSETf, 5, 9, SOCF_LE },
    { SOFT_RST_WRPTRf, 1, 8, 0 },
    { RDWR_FIFO_EQ_RSTf, 1, 7, 0 },
    { WRRD_FIFO_EQ_RSTf, 1, 6, 0 },
    { INTERNAL_LBCKf, 1, 5, 0 },
    { LOOPBACK_ENf, 1, 4, 0 },
    { ENABLE_ODTf, 1, 3, 0 },
    { ENABLE_ODT_CKf, 1, 2, 0 },
    { IDDQ_CNTLf, 1, 1, 0 },
    { ENABLE_TCAMf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_CONFIG_REG2_ISr_fields[] = {
    { TBD1f, 4, 28, SOCF_LE },
    { BIASGEN_DAC_CTRLf, 4, 24, SOCF_LE },
    { BIASGEN_DAC_ENf, 1, 23, 0 },
    { PVT_COMP_PAD_ENf, 1, 22, 0 },
    { ODT_CLK500_If, 1, 21, 0 },
    { PVT_RESTARTf, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_EN_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_EN_SLEW_PVTf, 1, 2, 0 },
    { OVRD_EN_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_CONFIG_REG3_ISr_fields[] = {
    { TBD1f, 17, 15, SOCF_LE },
    { ALWAYS_DRIVE_DBUSf, 1, 14, 0 },
    { SEL_TX_CORECLK_MONf, 1, 13, 0 },
    { FCD_IBUSf, 1, 12, 0 },
    { FCD_RVf, 2, 10, SOCF_LE },
    { FCD_RBUSf, 2, 8, SOCF_LE },
    { FCD_SMFL_1f, 2, 6, SOCF_LE },
    { FCD_SMFL_0f, 2, 4, SOCF_LE },
    { FCD_RD_ACKf, 1, 3, 0 },
    { FCD_DPEO_1f, 1, 2, 0 },
    { FCD_DPEO_0f, 1, 1, 0 },
    { FCD_DBUS_DPRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_STATUS_REG1_ISr_fields[] = {
    { TBD1f, 25, 7, SOCF_LE|SOCF_RO },
    { LPBK_SEO_LFALLf, 1, 6, SOCF_RO|SOCF_RES },
    { RDWR_EQ_FLAGf, 1, 5, SOCF_RO|SOCF_RES },
    { WRRD_EQ_FLAGf, 1, 4, SOCF_RO|SOCF_RES },
    { RSVD0f, 1, 3, SOCF_RO|SOCF_RES },
    { ODT_PVT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { NDRIVER_PVT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PDRIVER_PVT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0)
soc_field_info_t soc_ETU_DDR72_STATUS_REG2_ISr_fields[] = {
    { TBD1f, 15, 17, SOCF_LE|SOCF_RO },
    { EXT_RESET_L_LPBACKf, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_B0) || defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_STATUS_REG2_IS_BCM56624_B0r_fields[] = {
    { TBD1f, 14, 18, SOCF_LE|SOCF_RO },
    { DLL_BIASGEN_LOCKf, 1, 17, SOCF_RO|SOCF_RES },
    { EXT_RESET_L_LPBACKf, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DDR72_STATUS_REG3_ISr_fields[] = {
    { TBD1f, 16, 16, SOCF_LE|SOCF_RO },
    { TBD0f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_ETU_DFT_CTLr_fields[] = {
    { LUREQMEM4_TMf, 2, 27, SOCF_LE },
    { LUREQMEM_TMf, 10, 19, SOCF_LE },
    { LUREQMEM3_TMf, 2, 25, SOCF_LE },
    { LUREQMEM2_TMf, 2, 23, SOCF_LE },
    { LUREQMEM1_TMf, 2, 21, SOCF_LE },
    { LUREQMEM0_TMf, 2, 19, SOCF_LE },
    { DST_HBIT_WWf, 1, 18, 0 },
    { DST_HBIT_TMf, 4, 14, SOCF_LE },
    { SRC_HBIT_WWf, 1, 13, 0 },
    { SRC_HBIT_TMf, 4, 9, SOCF_LE },
    { ETPAXLAT_WWf, 1, 8, 0 },
    { ETPAXLAT_TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DFT_CTL2r_fields[] = {
    { L2MODMEM1_TMf, 2, 2, SOCF_LE },
    { L2MODMEM_TMf, 4, 0, SOCF_LE },
    { L2MODMEM0_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DFT_CTL_BCM56634_A0r_fields[] = {
    { LUREQMEM4_TMf, 2, 27, SOCF_LE },
    { LUREQMEM_TMf, 10, 19, SOCF_LE },
    { LUREQMEM3_TMf, 2, 25, SOCF_LE },
    { LUREQMEM2_TMf, 2, 23, SOCF_LE },
    { LUREQMEM1_TMf, 2, 21, SOCF_LE },
    { LUREQMEM0_TMf, 2, 19, SOCF_LE },
    { RSVD3_DST_HBIT_WWf, 1, 18, SOCF_RES },
    { DST_HBIT_TMf, 4, 14, SOCF_LE },
    { RSVD2_SRC_HBIT_WWf, 1, 13, SOCF_RES },
    { SRC_HBIT_TMf, 4, 9, SOCF_LE },
    { RSVD1_ETPAXLAT_WWf, 1, 8, SOCF_RES },
    { ETPAXLAT_TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DTU_ATE_CAPT_DATr_fields[] = {
    { RSVDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { CAPTURED_DATAf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DTU_ATE_CONFIG_REG1_ISr_fields[] = {
    { CAPTURE_SELf, 2, 30, SOCF_LE },
    { NTH_CAPTUREf, 6, 24, SOCF_LE },
    { ATE_ERR_THRESHf, 8, 16, SOCF_LE },
    { INCR_PATTf, 1, 15, 0 },
    { FAST_BIST_ENf, 1, 14, 0 },
    { FORCE_ERRf, 1, 13, 0 },
    { BIST_ENf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DTU_ATE_EXP_DATr_fields[] = {
    { RSVDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { EXPECTED_DATAf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_DTU_ATE_STS1r_fields[] = {
    { RSVD1f, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_ERR_CNTf, 8, 17, SOCF_LE|SOCF_RO },
    { RSVD0f, 1, 16, SOCF_RO|SOCF_RES },
    { BIST_ERR_ANYf, 1, 15, SOCF_RO },
    { BIST_DONE_ALLf, 1, 14, SOCF_RO },
    { MUXED_STATUSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_ET_INST_REQr_fields[] = {
    { COMPLETEf, 1, 23, SOCF_RES },
    { STARTf, 1, 22, SOCF_RES },
    { RSVDf, 4, 18, SOCF_LE|SOCF_RES },
    { MHMf, 1, 17, 0 },
    { OP_TYPf, 3, 14, SOCF_LE },
    { NUM_PST_DNOPSf, 6, 8, SOCF_LE },
    { NUM_PRE_DNOPSf, 6, 2, SOCF_LE },
    { NUM_INST_DOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_ET_INST_STATUSr_fields[] = {
    { DPRERR1f, 1, 27, SOCF_RO },
    { DPRERR0f, 1, 26, SOCF_RO },
    { RDACKf, 2, 24, SOCF_LE|SOCF_RO },
    { DPEO_RISEf, 2, 22, SOCF_LE|SOCF_RO },
    { DPEO_FALLf, 2, 20, SOCF_LE|SOCF_RO },
    { SEQ_DPEO_ERRf, 1, 16, SOCF_RO },
    { RBUS1_HITf, 2, 14, SOCF_LE|SOCF_RO },
    { RBUS1_PERRf, 1, 13, SOCF_RO },
    { RBUS1_VALIDf, 1, 12, SOCF_RO },
    { RBUS0_HITf, 2, 10, SOCF_LE|SOCF_RO },
    { RBUS0_PERRf, 1, 9, SOCF_RO },
    { RBUS0_VALIDf, 1, 8, SOCF_RO },
    { DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_INST_OPCr_fields[] = {
    { WRDM72_INST_OPCf, 8, 24, SOCF_LE },
    { RDDATA72_INST_OPCf, 8, 16, SOCF_LE },
    { RDMASK72_INST_OPCf, 8, 8, SOCF_LE },
    { L2SEARCH72_INST_OPCf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 27, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_INTR_ENABLEr_fields[] = {
    { ENABLEf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_INTR_STATUSr_fields[] = {
    { ILL_SRAM_ACCf, 1, 26, SOCF_RES },
    { SBUS_REQACK_ERRf, 1, 25, SOCF_RES },
    { BKGND_PROC_SECf, 1, 24, SOCF_RES },
    { BKGND_PROC_ERRf, 1, 23, SOCF_RES },
    { SBUS_CMD_SECf, 1, 22, SOCF_RES },
    { SBUS_CMD_ERRf, 1, 21, SOCF_RES },
    { ET_DPEO_PERRf, 1, 20, SOCF_RES },
    { ET_S1_MWS_ERRf, 1, 19, SOCF_RES },
    { ET_S0_MWS_ERRf, 1, 18, SOCF_RES },
    { ET_S1_NORV_ERRf, 1, 17, SOCF_RES },
    { ET_S0_NORV_ERRf, 1, 16, SOCF_RES },
    { ET_S1_RBUS_PERRf, 1, 15, SOCF_RES },
    { ET_S0_RBUS_PERRf, 1, 14, SOCF_RES },
    { PPA_COMPLETEf, 1, 13, SOCF_RES },
    { ET_INST_REQ_COMPLETEf, 1, 12, SOCF_RES },
    { MRST_COMPLETEf, 1, 11, SOCF_RES },
    { CIF_LOST2_HITHRf, 1, 10, SOCF_RES },
    { LUREQFIFOCOUNT_GTE_HITHRf, 1, 9, SOCF_RES },
    { ADREQ1FIFO_OVERFLOWf, 1, 8, SOCF_RES },
    { ADREQ1FIFO_FULLf, 1, 7, SOCF_RES },
    { ADREQ0FIFO_OVERFLOWf, 1, 6, SOCF_RES },
    { ADREQ0FIFO_FULLf, 1, 5, SOCF_RES },
    { L2MODFIFO_OVERFLOWf, 1, 4, SOCF_RES },
    { L2MODFIFO_UNDERRUNf, 1, 3, SOCF_RES },
    { L2MODFIFO_NOTEMPTYf, 1, 2, SOCF_RO|SOCF_RES },
    { RSVDf, 1, 1, SOCF_RO|SOCF_RES },
    { EXT_TCAM_SE_O_L_PINf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_INT_MEM_RSTr_fields[] = {
    { COMPLETEf, 1, 6, 0 },
    { STARTf, 1, 5, 0 },
    { EXT_DST_HIT_BITSf, 1, 4, 0 },
    { EXT_SRC_HIT_BITSf, 1, 3, 0 },
    { ET_PA_XLATf, 1, 2, 0 },
    { EXT_L2_MOD_FIFOf, 1, 1, 0 },
    { ET_UINST_MEMf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_L2MODFIFO_STATUSr_fields[] = {
    { FULLf, 1, 25, SOCF_RO|SOCF_RES },
    { EMPTYf, 1, 24, SOCF_RO|SOCF_RES },
    { RPf, 7, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WPf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_L2SEARCH72_INSTr_fields[] = {
    { OUT_DBUS_CTLf, 8, 24, SOCF_LE },
    { OUT_IBUS_CTLf, 2, 22, SOCF_LE },
    { RSVDf, 5, 17, SOCF_LE|SOCF_RES },
    { OP_TYPf, 3, 14, SOCF_LE },
    { NUM_PST_DNOPSf, 6, 8, SOCF_LE },
    { NUM_PRE_DNOPSf, 6, 2, SOCF_LE },
    { NUM_INST_DOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_LTE_BIST_CTLr_fields[] = {
    { RD_EN_BIST_RSLTSf, 1, 20, 0 },
    { LOOP_COUNTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_LTE_BIST_REF_SEARCH0r_fields[] = {
    { HITf, 2, 20, SOCF_LE },
    { RBUSf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_LTE_BIST_STATUSr_fields[] = {
    { DPEO_ERR_RISEf, 1, 25, SOCF_RO },
    { DPEO_ERR_FALLf, 1, 24, SOCF_RO },
    { DPEO_ERR_CNTf, 8, 16, SOCF_LE|SOCF_RO },
    { SEARCH1_ERR_CNTf, 8, 8, SOCF_LE|SOCF_RO },
    { SEARCH0_ERR_CNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ETU_LUREQFIFO_RS_CTLr_fields[] = {
    { RD_DISABLEf, 1, 17, 0 },
    { SHOW_CUR_COUNTf, 1, 16, 0 },
    { COUNT_HI_THRf, 8, 8, SOCF_LE },
    { COUNT_LO_THRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_RDDATA72_INSTr_fields[] = {
    { OUT_DBUS_CTLf, 8, 24, SOCF_LE },
    { OUT_IBUS_CTLf, 2, 22, SOCF_LE },
    { RSVDf, 5, 17, SOCF_LE|SOCF_RES },
    { OP_TYPf, 3, 14, SOCF_LE },
    { NUM_PST_DNOPSf, 6, 8, SOCF_LE },
    { NUM_PRE_DNOPSf, 6, 2, SOCF_LE },
    { NUM_INST_DOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_RSLT_DAT0r_fields[] = {
    { DATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_RSLT_DAT2r_fields[] = {
    { DPR1f, 1, 9, SOCF_RO },
    { DPR0f, 1, 8, SOCF_RO },
    { DATf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_S0_RBUS_PERR_INFOr_fields[] = {
    { MULTIf, 1, 31, 0 },
    { SOSf, 1, 30, 0 },
    { EOSf, 1, 29, 0 },
    { CIFf, 1, 28, 0 },
    { SEARCH_TYPf, 3, 25, SOCF_LE },
    { RBUSf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_SBUS_CMD_ERR_INFO1r_fields[] = {
    { MULTIf, 1, 22, 0 },
    { ERR_INFO2_AVAILf, 1, 21, 0 },
    { SBUS_DMAf, 1, 20, 0 },
    { SEQ_STATEf, 7, 13, SOCF_LE },
    { DM_CNTf, 3, 10, SOCF_LE },
    { RSVDf, 1, 9, SOCF_RES },
    { EXTFP_CNTR_DEDf, 1, 8, 0 },
    { EXTFP_POLICY_DEDf, 1, 7, 0 },
    { ADL3_DEDf, 1, 6, 0 },
    { ADL2_DEDf, 1, 5, 0 },
    { ET_DPEO_ERRf, 1, 4, 0 },
    { ET_RD_DAT_PERRf, 1, 3, 0 },
    { ET_NO_RD_ACKf, 1, 2, 0 },
    { ET_RBUS_PERRf, 1, 1, 0 },
    { ET_NO_RVf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_ETU_SBUS_CMD_ERR_INFO2r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_SBUS_CMD_SEC_INFOr_fields[] = {
    { MULTIf, 1, 31, 0 },
    { SEQ_STATEf, 7, 24, SOCF_LE },
    { EXTFP_CNTR_SECf, 1, 23, 0 },
    { EXTFP_POLICY_SECf, 1, 22, 0 },
    { ADL3_SECf, 1, 21, 0 },
    { ADL2_SECf, 1, 20, 0 },
    { ET_PAf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_SEARCH0_RESULTr_fields[] = {
    { RVf, 1, 31, SOCF_RO },
    { HITf, 2, 29, SOCF_LE|SOCF_RO },
    { RPRERRf, 1, 28, SOCF_RO },
    { RBUS_PARf, 1, 24, SOCF_RO },
    { RBUSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ETU_WRDM72_INSTr_fields[] = {
    { OUT_DBUS_CTLf, 8, 24, SOCF_LE },
    { OUT_IBUS_CTLf, 2, 22, SOCF_LE },
    { RSVDf, 5, 17, SOCF_LE|SOCF_RES },
    { OP_TYPf, 3, 14, SOCF_LE },
    { NUM_PST_DNOPSf, 6, 8, SOCF_LE },
    { NUM_PRE_DNOPSf, 6, 2, SOCF_LE },
    { NUM_INST_DOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EVLAN_RAM_DBGCTRLr_fields[] = {
    { VLAN_STG_WWf, 1, 9, SOCF_RES },
    { VLAN_MEMBER_WWf, 1, 8, SOCF_RES },
    { VLAN_STG_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { VLAN_MEMBER_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EVLAN_TM_REG_1r_fields[] = {
    { TM_VLAN_STGf, 4, 4, SOCF_LE },
    { TM_VLANf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EVLAN_WW_REG_1r_fields[] = {
    { WW_VLAN_STGf, 1, 1, 0 },
    { WW_VLANf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EVTX_ENTRY_SRCH_AVAILr_fields[] = {
    { EVTX_ENTRY_SRCH_AVAIL_BITSf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EVXLT_RAM_CONTROL_1r_fields[] = {
    { EGR_MPLS_PRI_MAPPING_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_2_TMf, 8, 20, SOCF_LE|SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_1_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EGR_PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_IP_TUNNEL_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_VLAN_XLATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EVXLT_RAM_CONTROL_2r_fields[] = {
    { EP_INITBUF_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { EGR_MOD_MAP_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EGR_DSCP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EVXLT_RAM_CONTROL_1_BCM56334_A0r_fields[] = {
    { EGR_MPLS_PRI_MAPPING_TMf, 4, 28, SOCF_LE|SOCF_SC|SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_2_TMf, 8, 20, SOCF_LE|SOCF_RES },
    { EGR_MPLS_EXP_MAPPING_1_TMf, 4, 16, SOCF_LE|SOCF_SC|SOCF_RES },
    { EGR_PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { EGR_IP_TUNNEL_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_VLAN_XLATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_EVXLT_RAM_CONTROL_2_BCM56334_A0r_fields[] = {
    { EGR_MOD_MAP_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EGR_DSCP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EVXLT_RAM_DBGCTRLr_fields[] = {
    { DSCP_WWf, 1, 23, SOCF_RES },
    { PRI_CNG_MAP_WWf, 1, 22, SOCF_RES },
    { IP_TUNNEL_WWf, 1, 21, SOCF_RES },
    { VLAN_XLATE_WWf, 1, 20, SOCF_RES },
    { DSCP_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { IP_TUNNEL_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { VLAN_XLATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EVXLT_TM_REG_1r_fields[] = {
    { TM_VXLT_CAMf, 11, 8, SOCF_LE },
    { TM_VXLT_DATAf, 4, 4, SOCF_LE },
    { TM_PRI_CNGf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EVXLT_TM_REG_1_BCM53314_A0r_fields[] = {
    { TM_PRI_CNGf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_EVXLT_WW_REG_1r_fields[] = {
    { WW_PRI_CNGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_TCAM_ATTRr_fields[] = {
    { RBUS_EN_19_12f, 8, 20, SOCF_LE },
    { LAST_PBLKf, 6, 14, SOCF_LE },
    { LAST_ENTRY_IN_PBLKf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_EXT_TCAM_CONFIG_0r_fields[] = {
    { TCAM_SELf, 2, 29, SOCF_LE },
    { CAM_SIZEf, 1, 28, 0 },
    { RESERVED2f, 1, 27, SOCF_RES },
    { MAX_CONTEXTf, 7, 20, SOCF_LE },
    { MGMT_CONTEXTf, 7, 13, SOCF_LE },
    { RESERVED1f, 4, 9, SOCF_LE|SOCF_RES },
    { RESERVED0f, 4, 5, SOCF_LE|SOCF_RES },
    { TCAM_SRC_LATENCYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EXT_TCAM_CONFIG_0_BCM56601_B0r_fields[] = {
    { TCAM_SELf, 2, 29, SOCF_LE },
    { CAM_SIZEf, 1, 28, 0 },
    { TCAM_OFFSET_OVRDf, 1, 27, 0 },
    { MAX_CONTEXTf, 7, 20, SOCF_LE },
    { MGMT_CONTEXTf, 7, 13, SOCF_LE },
    { RESERVED1f, 4, 9, SOCF_LE|SOCF_RES },
    { NETLOGIC_XYf, 1, 8, 0 },
    { FP_MODIDf, 3, 5, SOCF_LE },
    { TCAM_SRC_LATENCYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_FAST_TX_FLUSHr_fields[] = {
    { IDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_BAD_MVR_DROP_COUNTr_fields[] = {
    { BAD_MVR_DROP_COUNTf, 29, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_CFAPFULLTHRESHOLDr_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_CFAPPOOLSIZEr_fields[] = {
    { CFAP_FULLf, 1, 15, SOCF_RO },
    { CFAPPOOLSIZEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_CONFIGr_fields[] = {
    { FD_PER_PORT_DROP_COUNT2_SELf, 3, 18, SOCF_LE },
    { FD_PER_PORT_DROP_COUNT1_SELf, 3, 15, SOCF_LE },
    { FD_EN_EB_INTERFACEf, 1, 14, 0 },
    { FD_EN_FF_INTERFACEf, 1, 13, 0 },
    { FD_EN_FR_INTERFACEf, 1, 12, 0 },
    { FDM_TREX2_DEBUG_ENABLEf, 1, 11, 0 },
    { INIT_DONEf, 1, 10, SOCF_W1TC },
    { INITf, 1, 9, SOCF_PUNCH },
    { FD_MAX_MVRf, 3, 6, SOCF_LE },
    { FD_YELLOW_DPf, 2, 4, SOCF_LE },
    { FD_RED_DPf, 2, 2, SOCF_LE },
    { FD_UNIQUE_OIf, 1, 1, 0 },
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_ECC_DEBUGr_fields[] = {
    { MDB_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { SVT_FORCE_UNCORRECTABLE_ERRORf, 1, 6, 0 },
    { FCT_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { GMT_FORCE_UNCORRECTABLE_ERRORf, 1, 4, 0 },
    { MDB_ENABLE_ECCf, 1, 3, 0 },
    { SVT_ENABLE_ECCf, 1, 2, 0 },
    { FCT_ENABLE_ECCf, 1, 1, 0 },
    { GMT_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_ECC_ERRORr_fields[] = {
    { MDB_B_UNCORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { MDB_A_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { SVT_UNCORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { FCT_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { GMT_UNCORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { MDB_B_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { MDB_A_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { SVT_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { FCT_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { GMT_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_ECC_ERROR_MASKr_fields[] = {
    { MDB_B_UNCORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { MDB_A_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { SVT_UNCORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { FCT_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { GMT_UNCORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { MDB_B_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { MDB_A_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { SVT_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { FCT_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { GMT_CORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG0_0r_fields[] = {
    { LAG0_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG0_1r_fields[] = {
    { LAG0_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG0_2r_fields[] = {
    { LAG0_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG0_3r_fields[] = {
    { LAG0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG0_4r_fields[] = {
    { LAG0_4f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG1_0r_fields[] = {
    { LAG1_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG1_1r_fields[] = {
    { LAG1_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG1_2r_fields[] = {
    { LAG1_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG1_3r_fields[] = {
    { LAG1_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_LAG1_4r_fields[] = {
    { LAG1_4f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_MDB_A_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_NULL_MVR_DROP_COUNTr_fields[] = {
    { NULL_MVR_DROP_COUNTf, 29, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PACKET_DROP_COUNTr_fields[] = {
    { PACKET_DROP_COUNTf, 29, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PACKET_DROP_COUNT_REDr_fields[] = {
    { PACKET_DROP_COUNT_REDf, 29, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PACKET_DROP_COUNT_YELLOWr_fields[] = {
    { PACKET_DROP_COUNT_YELLOWf, 29, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PORT_ENABLE_0r_fields[] = {
    { PORT_ENABLE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PORT_ENABLE_1r_fields[] = {
    { PORT_ENABLE_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PORT_ENABLE_2r_fields[] = {
    { PORT_ENABLE_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PORT_ENABLE_3r_fields[] = {
    { PORT_ENABLE_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_PORT_ENABLE_4r_fields[] = {
    { PORT_ENABLE_4f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_SVT_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TMr_fields[] = {
    { MDB_TMf, 11, 19, SOCF_LE },
    { SVT_TMf, 4, 15, SOCF_LE },
    { FCT_TMf, 4, 11, SOCF_LE },
    { GMT_TMf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TOTAL_BUFFER_COUNTr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TOTAL_BUFFER_LIMITr_fields[] = {
    { TOTAL_BUFFER_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TOTAL_BUFFER_LIMIT_REDr_fields[] = {
    { TOTAL_BUFFER_LIMIT_REDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TOTAL_BUFFER_LIMIT_YELLOWr_fields[] = {
    { TOTAL_BUFFER_LIMIT_YELLOWf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FD_TRACE_IF_CAPT_0r_fields[] = {
    { PTRf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_FE_EXCESSIVE_DEFER_LIMITr_fields[] = {
    { LIMITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FE_MAC1r_fields[] = {
    { SRSTf, 1, 15, 0 },
    { RST_SIMf, 1, 14, 0 },
    { R_RNG_GATEf, 1, 13, 0 },
    { R_EXTEND_RANDOM_NUMBER_GENERATORf, 1, 12, 0 },
    { HRRFNf, 1, 10, 0 },
    { HRTFNf, 1, 8, 0 },
    { LBACKf, 1, 4, 0 },
    { TX_PAUf, 1, 3, 0 },
    { RX_PAUf, 1, 2, 0 },
    { PASSALLf, 1, 1, 0 },
    { RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_FE_MAC2r_fields[] = {
    { EXC_DEFf, 1, 14, 0 },
    { BP_NO_BOFFf, 1, 13, 0 },
    { NO_BOFFf, 1, 12, 0 },
    { LONG_PREf, 1, 9, 0 },
    { PURE_PADf, 1, 8, 0 },
    { AUTO_PADf, 1, 7, 0 },
    { VLAN_PADf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { CRC_ENf, 1, 4, 0 },
    { DEL_CRCf, 1, 3, 0 },
    { HUGE_FRf, 1, 2, 0 },
    { LG_CHKf, 1, 1, 0 },
    { FULL_DUPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_FE_MAC1_BCM56601_A0r_fields[] = {
    { SRSTf, 1, 15, 0 },
    { RST_SIMf, 1, 14, 0 },
    { R_RNG_GATEf, 1, 13, 0 },
    { R_EXTEND_RANDOM_NUMBER_GENERATORf, 1, 12, 0 },
    { HRRFNf, 1, 10, 0 },
    { HRTFNf, 1, 8, 0 },
    { LBACKf, 1, 4, 0 },
    { TX_PAUf, 1, 3, 0 },
    { RX_PAUf, 1, 2, 0 },
    { PASSALLf, 1, 1, 0 },
    { RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_FE_SUPPr_fields[] = {
    { PHYMODf, 1, 12, 0 },
    { SPEEDf, 1, 8, 0 },
    { BIT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_DEBUG0r_fields[] = {
    { FF_FC_MEM_ENABLE_ECCf, 1, 12, 0 },
    { FF_CONTROL_MEM_ENABLE_ECCf, 1, 11, 0 },
    { FF_DEFERAL_QUEUE10_ENABLE_ECCf, 1, 10, 0 },
    { FF_DEFERAL_QUEUE9_ENABLE_ECCf, 1, 9, 0 },
    { FF_DEFERAL_QUEUE8_ENABLE_ECCf, 1, 8, 0 },
    { FF_DEFERAL_QUEUE7_ENABLE_ECCf, 1, 7, 0 },
    { FF_DEFERAL_QUEUE6_ENABLE_ECCf, 1, 6, 0 },
    { FF_DEFERAL_QUEUE5_ENABLE_ECCf, 1, 5, 0 },
    { FF_DEFERAL_QUEUE4_ENABLE_ECCf, 1, 4, 0 },
    { FF_DEFERAL_QUEUE3_ENABLE_ECCf, 1, 3, 0 },
    { FF_DEFERAL_QUEUE2_ENABLE_ECCf, 1, 2, 0 },
    { FF_DEFERAL_QUEUE1_ENABLE_ECCf, 1, 1, 0 },
    { FF_DEFERAL_QUEUE0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_DEBUG1r_fields[] = {
    { FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf, 1, 12, 0 },
    { FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf, 1, 10, 0 },
    { FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf, 1, 8, 0 },
    { FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf, 1, 6, 0 },
    { FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf, 1, 4, 0 },
    { FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf, 1, 2, 0 },
    { FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_ERRORr_fields[] = {
    { FF_FC_MEM_UNCORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { FF_CONTROL_MEM_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { FF_FC_MEM_CORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { FF_CONTROL_MEM_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { FF_DEFERAL_QUEUE10_CORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { FF_DEFERAL_QUEUE9_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { FF_DEFERAL_QUEUE8_CORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { FF_DEFERAL_QUEUE7_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { FF_DEFERAL_QUEUE6_CORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { FF_DEFERAL_QUEUE5_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { FF_DEFERAL_QUEUE4_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { FF_DEFERAL_QUEUE3_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { FF_DEFERAL_QUEUE2_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { FF_DEFERAL_QUEUE1_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { FF_DEFERAL_QUEUE0_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_ERROR_MASKr_fields[] = {
    { FF_FC_MEM_UNCORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { FF_FC_MEM_CORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_STATUS11r_fields[] = {
    { ERROR_ADDRESSf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FFM_ECC_STATUS12r_fields[] = {
    { ERROR_ADDRESSf, 19, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_FFP_CAMBIST_EFSTAT_S2r_fields[] = {
    { ACTUAL_ADDROUTf, 10, 10, SOCF_LE|SOCF_RO },
    { ACTUAL_BITPOSf, 9, 1, SOCF_LE|SOCF_RO },
    { MATCHFAILf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_FFP_CAMBIST_EFSTAT_S3r_fields[] = {
    { EXPECTED_ADDROUTf, 10, 12, SOCF_LE|SOCF_RO },
    { ACTUAL_ADDROUTf, 10, 2, SOCF_LE|SOCF_RO },
    { ADDRFAILf, 1, 1, SOCF_RO },
    { MATCHFAILf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_FFP_IRULERESULTr_fields[] = {
    { VALIDf, 1, 31, SOCF_RO },
    { MATCHf, 1, 30, SOCF_RO },
    { ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_FFP_TEST_CTRLr_fields[] = {
    { TEST_MODEf, 3, 3, SOCF_LE },
    { BIST_PASSFAILf, 1, 2, SOCF_RO },
    { BIST_DONEf, 1, 1, SOCF_RO },
    { BIST_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_CONFIGr_fields[] = {
    { FF_TREX2_DEBUG_ENABLEf, 1, 5, 0 },
    { FF_FIX_EOP_ENABLEf, 1, 4, 0 },
    { FF_ENABLEf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_DEF_POINTERSr_fields[] = {
    { READ_PTRS_ZEROf, 1, 24, SOCF_RO },
    { WRITE_PTRSf, 12, 12, SOCF_LE|SOCF_RO },
    { MAX_WRITE_PTRSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FC_CTRL_NUMBERr_fields[] = {
    { READ_DONEf, 1, 13, SOCF_RO },
    { READ_STARTf, 1, 12, 0 },
    { FC_CLASSf, 2, 10, SOCF_LE },
    { FC_NUMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FC_CTRL_POINTERSr_fields[] = {
    { FIFO_CLASSf, 2, 30, SOCF_LE|SOCF_RO },
    { READ_PTRSf, 15, 15, SOCF_LE|SOCF_RO },
    { WRITE_PTRSf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FC_UNDERFLOWr_fields[] = {
    { UNDERFLOW_FIFO_NUMf, 10, 1, SOCF_LE|SOCF_RO },
    { UNDERFLOW_HAPPENEDf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FLUSHr_fields[] = {
    { FLUSH_FIFO_DONEf, 1, 11, SOCF_RES|SOCF_W1TC },
    { FLUSH_FIFO_ENABLEf, 1, 10, SOCF_RES },
    { FLUSH_FIFO_NUMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields[] = {
    { PORT_DROP_STATEf, 1, 8, SOCF_RO },
    { COS7_DROP_STATEf, 1, 7, SOCF_RO },
    { COS6_DROP_STATEf, 1, 6, SOCF_RO },
    { COS5_DROP_STATEf, 1, 5, SOCF_RO },
    { COS4_DROP_STATEf, 1, 4, SOCF_RO },
    { COS3_DROP_STATEf, 1, 3, SOCF_RO },
    { COS2_DROP_STATEf, 1, 2, SOCF_RO },
    { COS1_DROP_STATEf, 1, 1, SOCF_RO },
    { COS0_DROP_STATEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_FLUSH_CONTROLr_fields[] = {
    { FLUSHf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FORCE_LINK_ENABLE_Ar_fields[] = {
    { FORCE_LINK_EN_Af, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FORCE_LINK_ENABLE_Br_fields[] = {
    { FORCE_LINK_EN_Bf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_BIST_CONFIGr_fields[] = {
    { BIST_SKIP_ERROR_CNTf, 8, 8, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_CAM_BIST_CONTROLr_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_3f, 1, 7, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2f, 1, 6, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1f, 1, 5, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0f, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_BIST_DBG_DATA_VALIDr_fields[] = {
    { BIST_DBG_DATA_VALIDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_FP_CAM_BIST_DEBUG_SENDr_fields[] = {
    { BIST_DEBUG_COMPARE_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_ENABLEr_fields[] = {
    { FP_CAM_BIST_ENABLE_SLICE_15f, 1, 15, 0 },
    { FP_CAM_BIST_ENABLE_BITSf, 16, 0, SOCF_LE },
    { FP_CAM_BIST_ENABLE_SLICE_14f, 1, 14, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_13f, 1, 13, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_12f, 1, 12, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_11f, 1, 11, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_10f, 1, 10, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_9f, 1, 9, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_8f, 1, 8, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_BCM56304_B0r_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_7f, 1, 15, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6f, 1, 14, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5f, 1, 13, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4f, 1, 12, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3f, 1, 11, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2f, 1, 10, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1f, 1, 9, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0f, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7f, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6f, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5f, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4f, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_BCM56504_A0r_fields[] = {
    { FP_CAM_BIST_ENABLE_SLICE_15f, 1, 15, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_14f, 1, 14, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_13f, 1, 13, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_12f, 1, 12, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11f, 1, 11, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10f, 1, 10, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9f, 1, 9, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8f, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7f, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6f, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5f, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4f, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_BCM56504_B0r_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_15f, 1, 31, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_14f, 1, 30, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_13f, 1, 29, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_12f, 1, 28, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_11f, 1, 27, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_10f, 1, 26, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_9f, 1, 25, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_8f, 1, 24, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_7f, 1, 23, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6f, 1, 22, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5f, 1, 21, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4f, 1, 20, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3f, 1, 19, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2f, 1, 18, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1f, 1, 17, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0f, 1, 16, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_15f, 1, 15, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_14f, 1, 14, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_13f, 1, 13, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_12f, 1, 12, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11f, 1, 11, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10f, 1, 10, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9f, 1, 9, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8f, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7f, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6f, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5f, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4f, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_LOWERr_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf, 1, 31, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf, 1, 30, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf, 1, 29, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf, 1, 28, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf, 1, 27, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf, 1, 26, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf, 1, 25, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf, 1, 24, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf, 1, 23, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf, 1, 22, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf, 1, 21, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf, 1, 20, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf, 1, 19, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf, 1, 18, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf, 1, 17, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf, 1, 16, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_15_LOWERf, 1, 15, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_14_LOWERf, 1, 14, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_13_LOWERf, 1, 13, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_12_LOWERf, 1, 12, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11_LOWERf, 1, 11, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10_LOWERf, 1, 10, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9_LOWERf, 1, 9, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8_LOWERf, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7_LOWERf, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6_LOWERf, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5_LOWERf, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4_LOWERf, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3_LOWERf, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2_LOWERf, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1_LOWERf, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0_LOWERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_LOWER_BCM56334_A0r_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf, 1, 15, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf, 1, 14, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf, 1, 13, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf, 1, 12, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf, 1, 11, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf, 1, 10, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf, 1, 9, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7_LOWERf, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6_LOWERf, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5_LOWERf, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4_LOWERf, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3_LOWERf, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2_LOWERf, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1_LOWERf, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0_LOWERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_TWO_TCAMr_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf, 1, 15, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf, 1, 14, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf, 1, 13, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf, 1, 12, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf, 1, 11, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf, 1, 10, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf, 1, 9, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11_UPPERf, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10_UPPERf, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9_UPPERf, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8_UPPERf, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11_LOWERf, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10_LOWERf, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9_LOWERf, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8_LOWERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_UPPERr_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf, 1, 31, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf, 1, 30, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf, 1, 29, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf, 1, 28, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf, 1, 27, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf, 1, 26, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf, 1, 25, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf, 1, 24, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf, 1, 23, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf, 1, 22, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf, 1, 21, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf, 1, 20, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf, 1, 19, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf, 1, 18, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf, 1, 17, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf, 1, 16, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_15_UPPERf, 1, 15, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_14_UPPERf, 1, 14, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_13_UPPERf, 1, 13, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_12_UPPERf, 1, 12, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_11_UPPERf, 1, 11, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_10_UPPERf, 1, 10, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_9_UPPERf, 1, 9, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_8_UPPERf, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7_UPPERf, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6_UPPERf, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5_UPPERf, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4_UPPERf, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3_UPPERf, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2_UPPERf, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1_UPPERf, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0_UPPERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLE_UPPER_BCM56334_A0r_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf, 1, 15, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf, 1, 14, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf, 1, 13, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf, 1, 12, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf, 1, 11, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf, 1, 10, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf, 1, 9, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7_UPPERf, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6_UPPERf, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5_UPPERf, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4_UPPERf, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3_UPPERf, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2_UPPERf, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1_UPPERf, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0_UPPERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S10_STATUSr_fields[] = {
    { AINDEXf, 8, 1, SOCF_LE|SOCF_RO },
    { FP_CAM_S10_STATUSf, 9, 0, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_CAM_BIST_S10_STATUS_BCM56504_A0r_fields[] = {
    { AINDEXf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S10_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S10_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S12_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { FP_CAM_S12_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_CAM_BIST_S12_STATUS_BCM56504_A0r_fields[] = {
    { EXPECTED_AINDEXf, 7, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { ACTUAL_AINDEXf, 7, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { AINDEX_STATUSf, 1, 1, SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S12_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S12_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S14_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { FP_CAM_S14_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S14_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S14_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S15_STATUSr_fields[] = {
    { FP_CAM_S15_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 8, 9, SOCF_LE|SOCF_RO },
    { FP_CAM_S2_STATUSf, 17, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 8, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_CAM_BIST_S2_STATUS_BCM56504_A0r_fields[] = {
    { AINDEXf, 7, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 8, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S2_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields[] = {
    { AINDEXf, 7, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 10, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { FP_CAM_S3_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S3_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S3_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S5_STATUSr_fields[] = {
    { AINDEXf, 8, 9, SOCF_LE|SOCF_RO },
    { FP_CAM_S5_STATUSf, 17, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 8, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S5_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S6_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { FP_CAM_S6_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S6_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S6_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_S8_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { FP_CAM_S8_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_BIST_S8_STATUS_BCM56504_B0r_fields[] = {
    { FP_CAM_S8_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_BIST_STATUSr_fields[] = {
    { FP_CAM_BIST_DONE_STATUSf, 1, 1, SOCF_RO },
    { FP_CAM_BIST_DONEf, 1, 1, SOCF_RO },
    { FP_CAM_BIST_GO_STATUSf, 1, 0, SOCF_RO },
    { FP_CAM_BIST_GOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_CAM_BIST_STATUS_BCM56334_A0r_fields[] = {
    { BIST_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_FP_CAM_BIST_STATUS_BCM56504_A0r_fields[] = {
    { FP_CAM_BIST_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { FP_CAM_BIST_GOf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields[] = {
    { BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_CONTROLr_fields[] = {
    { TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_CONTROL_15r_fields[] = {
    { FP_CAM_BIST_SKIP_COUNTf, 8, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_15f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_CONTROL_14_THRU_10r_fields[] = {
    { FP_CAM_CONTROL_SLICE_14f, 6, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_13f, 6, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_12f, 6, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_11f, 6, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_10f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_CONTROL_4_THRU_0r_fields[] = {
    { FP_CAM_CONTROL_SLICE_4f, 6, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_3f, 6, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_2f, 6, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_1f, 6, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_0f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_CONTROL_9_THRU_5r_fields[] = {
    { FP_CAM_CONTROL_SLICE_9f, 6, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_8f, 6, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_7f, 6, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_6f, 6, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_5f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_FP_CAM_CONTROL_LOWERr_fields[] = {
    { FP_CAM_CONTROL_SLICE_7f, 3, 21, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_6f, 3, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_5f, 3, 15, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_4f, 3, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_3f, 3, 9, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_2f, 3, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_1f, 3, 3, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0)
soc_field_info_t soc_FP_CAM_CONTROL_LOWER_BCM56314_A0r_fields[] = {
    { FP_CAM_BIST_SKIP_COUNTf, 8, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_7f, 3, 21, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_6f, 3, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_5f, 3, 15, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_4f, 3, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_3f, 3, 9, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_2f, 3, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_1f, 3, 3, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_CONTROL_SLICE_11_8r_fields[] = {
    { SLICE_11_UPPER_TM_9_8f, 2, 14, SOCF_LE|SOCF_RES },
    { SLICE_11_LOWER_TM_9_8f, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_10_UPPER_TM_9_8f, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_10_LOWER_TM_9_8f, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_9_UPPER_TM_9_8f, 2, 6, SOCF_LE|SOCF_RES },
    { SLICE_9_LOWER_TM_9_8f, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_8_UPPER_TM_9_8f, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_8_LOWER_TM_9_8f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_CAM_CONTROL_SLICE_15_8r_fields[] = {
    { SLICE_15_UPPER_TM_9_8f, 2, 30, SOCF_LE|SOCF_RES },
    { SLICE_15_LOWER_TM_9_8f, 2, 28, SOCF_LE|SOCF_RES },
    { SLICE_14_UPPER_TM_9_8f, 2, 26, SOCF_LE|SOCF_RES },
    { SLICE_14_LOWER_TM_9_8f, 2, 24, SOCF_LE|SOCF_RES },
    { SLICE_13_UPPER_TM_9_8f, 2, 22, SOCF_LE|SOCF_RES },
    { SLICE_13_LOWER_TM_9_8f, 2, 20, SOCF_LE|SOCF_RES },
    { SLICE_12_UPPER_TM_9_8f, 2, 18, SOCF_LE|SOCF_RES },
    { SLICE_12_LOWER_TM_9_8f, 2, 16, SOCF_LE|SOCF_RES },
    { SLICE_11_UPPER_TM_9_8f, 2, 14, SOCF_LE|SOCF_RES },
    { SLICE_11_LOWER_TM_9_8f, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_10_UPPER_TM_9_8f, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_10_LOWER_TM_9_8f, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_9_UPPER_TM_9_8f, 2, 6, SOCF_LE|SOCF_RES },
    { SLICE_9_LOWER_TM_9_8f, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_8_UPPER_TM_9_8f, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_8_LOWER_TM_9_8f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_CAM_CONTROL_SLICE_7_0r_fields[] = {
    { SLICE_7_UPPER_TM_9_8f, 2, 30, SOCF_LE|SOCF_RES },
    { SLICE_7_LOWER_TM_9_8f, 2, 28, SOCF_LE|SOCF_RES },
    { SLICE_6_UPPER_TM_9_8f, 2, 26, SOCF_LE|SOCF_RES },
    { SLICE_6_LOWER_TM_9_8f, 2, 24, SOCF_LE|SOCF_RES },
    { SLICE_5_UPPER_TM_9_8f, 2, 22, SOCF_LE|SOCF_RES },
    { SLICE_5_LOWER_TM_9_8f, 2, 20, SOCF_LE|SOCF_RES },
    { SLICE_4_UPPER_TM_9_8f, 2, 18, SOCF_LE|SOCF_RES },
    { SLICE_4_LOWER_TM_9_8f, 2, 16, SOCF_LE|SOCF_RES },
    { SLICE_3_UPPER_TM_9_8f, 2, 14, SOCF_LE|SOCF_RES },
    { SLICE_3_LOWER_TM_9_8f, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_2_UPPER_TM_9_8f, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_2_LOWER_TM_9_8f, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_1_UPPER_TM_9_8f, 2, 6, SOCF_LE|SOCF_RES },
    { SLICE_1_LOWER_TM_9_8f, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_0_UPPER_TM_9_8f, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_LOWER_TM_9_8f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_CONTROL_SLICE_7_0_BCM56820_A0r_fields[] = {
    { SLICE_7_TM_9_8f, 2, 14, SOCF_LE|SOCF_RES },
    { SLICE_6_TM_9_8f, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_5_TM_9_8f, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_4_TM_9_8f, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_3_TM_9_8f, 2, 6, SOCF_LE|SOCF_RES },
    { SLICE_2_TM_9_8f, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_1_TM_9_8f, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_TM_9_8f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_CAM_CONTROL_TM_7_THRU_0r_fields[] = {
    { ALL_GLOBAL_MASK_TCAMS_TM_7_0f, 8, 8, SOCF_LE|SOCF_RES },
    { ALL_TCAMS_TM_7_0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r_fields[] = {
    { ALL_TCAMS_TM_7_0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_CAM_CONTROL_UPPERr_fields[] = {
    { SECRET_CHAIN_MODEf, 1, 24, SOCF_RES },
    { FP_CAM_CONTROL_SLICE_15f, 3, 21, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_14f, 3, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_13f, 3, 15, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_12f, 3, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_11f, 3, 9, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_10f, 3, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_9f, 3, 3, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_8f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_FP_CAM_CONTROL_UPPER_BCM56504_B0r_fields[] = {
    { FP_CAM_BIST_SKIP_COUNTf, 8, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_15f, 3, 21, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_14f, 3, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_13f, 3, 15, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_12f, 3, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_11f, 3, 9, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_10f, 3, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_9f, 3, 3, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_8f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_DEBUG_CONTROLr_fields[] = {
    { FP_CAM_BIST_SKIP_COUNTf, 8, 8, SOCF_LE|SOCF_RES },
    { CAM_BIST_STATUS_DATA_SEL_f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_DEBUG_DATA_0r_fields[] = {
    { LOAD_DATAf, 32, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_CAM_DEBUG_DATA_5r_fields[] = {
    { LOAD_DATAf, 26, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_CAM_DEBUG_DATA_5_BCM56800_A0r_fields[] = {
    { LOAD_DATAf, 28, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_CAM_DEBUG_SENDr_fields[] = {
    { LOAD_DATAf, 1, 0, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_CAM_ENABLEr_fields[] = {
    { FP_CAM_ENABLE_SLICE_15f, 1, 15, 0 },
    { FP_CAM_ENABLE_SLICE_14f, 1, 14, 0 },
    { FP_CAM_ENABLE_SLICE_13f, 1, 13, 0 },
    { FP_CAM_ENABLE_SLICE_12f, 1, 12, 0 },
    { FP_CAM_ENABLE_SLICE_11f, 1, 11, 0 },
    { FP_CAM_ENABLE_SLICE_10f, 1, 10, 0 },
    { FP_CAM_ENABLE_SLICE_9f, 1, 9, 0 },
    { FP_CAM_ENABLE_SLICE_8f, 1, 8, 0 },
    { FP_CAM_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_CAM_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_CAM_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_CAM_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_CAM_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_CAM_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_CAM_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_CAM_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_SAM_1r_fields[] = {
    { RESERVE_SLICE7f, 1, 31, SOCF_RES },
    { SAM_SLICE7f, 3, 28, SOCF_LE },
    { RESERVE_SLICE6f, 1, 27, SOCF_RES },
    { SAM_SLICE6f, 3, 24, SOCF_LE },
    { RESERVE_SLICE5f, 1, 23, SOCF_RES },
    { SAM_SLICE5f, 3, 20, SOCF_LE },
    { RESERVE_SLICE4f, 1, 19, SOCF_RES },
    { SAM_SLICE4f, 3, 16, SOCF_LE },
    { RESERVE_SLICE3f, 1, 15, SOCF_RES },
    { SAM_SLICE3f, 3, 12, SOCF_LE },
    { RESERVE_SLICE2f, 1, 11, SOCF_RES },
    { SAM_SLICE2f, 3, 8, SOCF_LE },
    { RESERVE_SLICE1f, 1, 7, SOCF_RES },
    { SAM_SLICE1f, 4, 4, SOCF_LE },
    { RESERVE_SLICE0f, 1, 3, SOCF_RES },
    { SAM_SLICE0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_CAM_SAM_2r_fields[] = {
    { RESERVE_SLICE15f, 1, 31, SOCF_RES },
    { SAM_SLICE15f, 3, 28, SOCF_LE },
    { RESERVE_SLICE14f, 1, 27, SOCF_RES },
    { SAM_SLICE14f, 3, 24, SOCF_LE },
    { RESERVE_SLICE13f, 1, 23, SOCF_RES },
    { SAM_SLICE13f, 3, 20, SOCF_LE },
    { RESERVE_SLICE12f, 1, 19, SOCF_RES },
    { SAM_SLICE12f, 3, 16, SOCF_LE },
    { RESERVE_SLICE11f, 1, 15, SOCF_RES },
    { SAM_SLICE11f, 3, 12, SOCF_LE },
    { RESERVE_SLICE10f, 1, 11, SOCF_RES },
    { SAM_SLICE10f, 3, 8, SOCF_LE },
    { RESERVE_SLICE9f, 1, 7, SOCF_RES },
    { SAM_SLICE9f, 4, 4, SOCF_LE },
    { RESERVE_SLICE8f, 1, 3, SOCF_RES },
    { SAM_SLICE8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_DOUBLE_WIDE_F4_SELECTr_fields[] = {
    { SLICE_15_F4f, 1, 15, 0 },
    { SLICE_14_F4f, 1, 14, 0 },
    { SLICE_13_F4f, 1, 13, 0 },
    { SLICE_12_F4f, 1, 12, 0 },
    { SLICE_11_F4f, 1, 11, 0 },
    { SLICE_10_F4f, 1, 10, 0 },
    { SLICE_9_F4f, 1, 9, 0 },
    { SLICE_8_F4f, 1, 8, 0 },
    { SLICE_7_F4f, 1, 7, 0 },
    { SLICE_6_F4f, 1, 6, 0 },
    { SLICE_5_F4f, 1, 5, 0 },
    { SLICE_4_F4f, 1, 4, 0 },
    { SLICE_3_F4f, 1, 3, 0 },
    { SLICE_2_F4f, 1, 2, 0 },
    { SLICE_1_F4f, 1, 1, 0 },
    { SLICE_0_F4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_DOUBLE_WIDE_F4_SELECT_BCM56820_A0r_fields[] = {
    { SLICE_11_F4f, 1, 3, 0 },
    { SLICE_10_F4f, 1, 2, 0 },
    { SLICE_9_F4f, 1, 1, 0 },
    { SLICE_8_F4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_ECMP_HASH_CONTROLr_fields[] = {
    { ENABLEf, 1, 10, 0 },
    { USE_UPPERf, 1, 9, 0 },
    { USE_CRCf, 1, 8, 0 },
    { ECMP_HASH_SALTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_FP_F4_SELECTr_fields[] = {
    { SLICE_15_F4f, 1, 15, SOCF_RES },
    { SLICE_14_F4f, 1, 14, SOCF_RES },
    { SLICE_13_F4f, 1, 13, SOCF_RES },
    { SLICE_12_F4f, 1, 12, SOCF_RES },
    { SLICE_11_F4f, 1, 11, SOCF_RES },
    { SLICE_10_F4f, 1, 10, SOCF_RES },
    { SLICE_9_F4f, 1, 9, SOCF_RES },
    { SLICE_8_F4f, 1, 8, SOCF_RES },
    { SLICE_7_F4f, 1, 7, SOCF_RES },
    { SLICE_6_F4f, 1, 6, SOCF_RES },
    { SLICE_5_F4f, 1, 5, SOCF_RES },
    { SLICE_4_F4f, 1, 4, SOCF_RES },
    { SLICE_3_F4f, 1, 3, SOCF_RES },
    { SLICE_2_F4f, 1, 2, SOCF_RES },
    { SLICE_1_F4f, 1, 1, SOCF_RES },
    { SLICE_0_F4f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_FP_F4_SELECT_BCM56314_A0r_fields[] = {
    { SLICE_7_F4f, 1, 7, SOCF_RES },
    { SLICE_6_F4f, 1, 6, SOCF_RES },
    { SLICE_5_F4f, 1, 5, SOCF_RES },
    { SLICE_4_F4f, 1, 4, SOCF_RES },
    { SLICE_3_F4f, 1, 3, SOCF_RES },
    { SLICE_2_F4f, 1, 2, SOCF_RES },
    { SLICE_1_F4f, 1, 1, SOCF_RES },
    { SLICE_0_F4f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_F4_SELECT_BCM56514_A0r_fields[] = {
    { SLICE_15_F4f, 2, 30, SOCF_LE },
    { SLICE_14_F4f, 2, 28, SOCF_LE },
    { SLICE_13_F4f, 2, 26, SOCF_LE },
    { SLICE_12_F4f, 2, 24, SOCF_LE },
    { SLICE_11_F4f, 2, 22, SOCF_LE },
    { SLICE_10_F4f, 2, 20, SOCF_LE },
    { SLICE_9_F4f, 2, 18, SOCF_LE },
    { SLICE_8_F4f, 2, 16, SOCF_LE },
    { SLICE_7_F4f, 2, 14, SOCF_LE },
    { SLICE_6_F4f, 2, 12, SOCF_LE },
    { SLICE_5_F4f, 2, 10, SOCF_LE },
    { SLICE_4_F4f, 2, 8, SOCF_LE },
    { SLICE_3_F4f, 2, 6, SOCF_LE },
    { SLICE_2_F4f, 2, 4, SOCF_LE },
    { SLICE_1_F4f, 2, 2, SOCF_LE },
    { SLICE_0_F4f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_F4_SELECT_BCM56800_A0r_fields[] = {
    { SLICE_7_F4f, 1, 7, 0 },
    { SLICE_6_F4f, 1, 6, 0 },
    { SLICE_5_F4f, 1, 5, 0 },
    { SLICE_4_F4f, 1, 4, 0 },
    { SLICE_3_F4f, 1, 3, 0 },
    { SLICE_2_F4f, 1, 2, 0 },
    { SLICE_1_F4f, 1, 1, 0 },
    { SLICE_0_F4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_FORCE_FORWARDING_FIELDr_fields[] = {
    { SLICE_15_ENABLEf, 1, 15, 0 },
    { SLICE_14_ENABLEf, 1, 14, 0 },
    { SLICE_13_ENABLEf, 1, 13, 0 },
    { SLICE_12_ENABLEf, 1, 12, 0 },
    { SLICE_11_ENABLEf, 1, 11, 0 },
    { SLICE_10_ENABLEf, 1, 10, 0 },
    { SLICE_9_ENABLEf, 1, 9, 0 },
    { SLICE_8_ENABLEf, 1, 8, 0 },
    { SLICE_7_ENABLEf, 1, 7, 0 },
    { SLICE_6_ENABLEf, 1, 6, 0 },
    { SLICE_5_ENABLEf, 1, 5, 0 },
    { SLICE_4_ENABLEf, 1, 4, 0 },
    { SLICE_3_ENABLEf, 1, 3, 0 },
    { SLICE_2_ENABLEf, 1, 2, 0 },
    { SLICE_1_ENABLEf, 1, 1, 0 },
    { SLICE_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_FORCE_FORWARDING_FIELD_BCM56334_A0r_fields[] = {
    { SLICE_7_ENABLEf, 1, 7, 0 },
    { SLICE_6_ENABLEf, 1, 6, 0 },
    { SLICE_5_ENABLEf, 1, 5, 0 },
    { SLICE_4_ENABLEf, 1, 4, 0 },
    { SLICE_3_ENABLEf, 1, 3, 0 },
    { SLICE_2_ENABLEf, 1, 2, 0 },
    { SLICE_1_ENABLEf, 1, 1, 0 },
    { SLICE_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_METER_SELECTr_fields[] = {
    { METER_CNT_FP2_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_METER_TM_CONTROLr_fields[] = {
    { ODD_METER_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { EVEN_METER_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_FP_NON_ROTATED_CAM_CONTROLr_fields[] = {
    { FP_NON_ROTATED_CAM_CONTROL_f, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_FP_POLICY_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 16, 16, SOCF_LE },
    { PARITY_IRQ_ENf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_POLICY_PARITY_CONTROL_BCM53314_A0r_fields[] = {
    { PARITY_ENf, 4, 4, SOCF_LE },
    { PARITY_IRQ_ENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_FP_POLICY_PARITY_STATUSr_fields[] = {
    { SLICE_IDXf, 4, 8, SOCF_LE|SOCF_RO },
    { MEMORY_IDXf, 7, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_FP_POLICY_TABLE_TM_CONTROLr_fields[] = {
    { FP_POLICY_TABLE_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_POLICY_TABLE_TM_CONTROL_BCM53314_A0r_fields[] = {
    { FP_POLICY_TABLE_WWf, 1, 4, 0 },
    { FP_POLICY_TABLE_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_POLICY_TM_LOWERr_fields[] = {
    { SLICE_7_TMf, 4, 28, SOCF_LE },
    { SLICE_6_TMf, 4, 24, SOCF_LE },
    { SLICE_5_TMf, 4, 20, SOCF_LE },
    { SLICE_4_TMf, 4, 16, SOCF_LE },
    { SLICE_3_TMf, 4, 12, SOCF_LE },
    { SLICE_2_TMf, 4, 8, SOCF_LE },
    { SLICE_1_TMf, 4, 4, SOCF_LE },
    { SLICE_0_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_POLICY_TM_UPPERr_fields[] = {
    { SLICE_15_TMf, 4, 28, SOCF_LE },
    { SLICE_14_TMf, 4, 24, SOCF_LE },
    { SLICE_13_TMf, 4, 20, SOCF_LE },
    { SLICE_12_TMf, 4, 16, SOCF_LE },
    { SLICE_11_TMf, 4, 12, SOCF_LE },
    { SLICE_10_TMf, 4, 8, SOCF_LE },
    { SLICE_9_TMf, 4, 4, SOCF_LE },
    { SLICE_8_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_RAM_DBGCTRLr_fields[] = {
    { POLICYTABLE_TM_7f, 4, 28, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_6f, 4, 24, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_5f, 4, 20, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_4f, 4, 16, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_3f, 4, 12, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_2f, 4, 8, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_1f, 4, 4, SOCF_LE|SOCF_RES },
    { POLICYTABLE_TM_0f, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_FP_ROTATED_CAM_CONTROLr_fields[] = {
    { FP_ROTATED_CAM_CONTROL_f, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_FP_SLICE_CONFIGr_fields[] = {
    { SLICE_15_MODEf, 1, 30, SOCF_RES },
    { SLICE_14_MODEf, 2, 28, SOCF_LE|SOCF_RES },
    { SLICE_13_MODEf, 2, 26, SOCF_LE|SOCF_RES },
    { SLICE_12_MODEf, 2, 24, SOCF_LE|SOCF_RES },
    { SLICE_11_MODEf, 1, 22, SOCF_RES },
    { SLICE_10_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { SLICE_9_MODEf, 2, 18, SOCF_LE|SOCF_RES },
    { SLICE_8_MODEf, 2, 16, SOCF_LE|SOCF_RES },
    { SLICE_7_MODEf, 1, 14, SOCF_RES },
    { SLICE_6_MODEf, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_5_MODEf, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_4_MODEf, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_3_MODEf, 1, 6, SOCF_RES },
    { SLICE_2_MODEf, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_1_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_MODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_SLICE_CONFIG_BCM53314_A0r_fields[] = {
    { SLICE_3_MODEf, 1, 6, 0 },
    { SLICE_2_MODEf, 2, 4, SOCF_LE },
    { SLICE_1_MODEf, 2, 2, SOCF_LE },
    { SLICE_0_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0)
soc_field_info_t soc_FP_SLICE_CONFIG_BCM56314_A0r_fields[] = {
    { SLICE_7_MODEf, 1, 14, SOCF_RES },
    { SLICE_6_MODEf, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_5_MODEf, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_4_MODEf, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_3_MODEf, 1, 6, SOCF_RES },
    { SLICE_2_MODEf, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_1_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_MODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_SLICE_CONFIG_BCM56800_A0r_fields[] = {
    { SLICE_7_MODEf, 1, 13, 0 },
    { SLICE_6_MODEf, 2, 11, SOCF_LE },
    { SLICE_5_MODEf, 2, 9, SOCF_LE },
    { SLICE_4_MODEf, 2, 7, SOCF_LE },
    { SLICE_3_MODEf, 1, 6, 0 },
    { SLICE_2_MODEf, 2, 4, SOCF_LE },
    { SLICE_1_MODEf, 2, 2, SOCF_LE },
    { SLICE_0_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_SLICE_ENABLEr_fields[] = {
    { FP_LOOKUP_ENABLE_SLICE_15f, 1, 31, 0 },
    { FP_LOOKUP_ENABLE_SLICE_14f, 1, 30, 0 },
    { FP_LOOKUP_ENABLE_SLICE_13f, 1, 29, 0 },
    { FP_LOOKUP_ENABLE_SLICE_12f, 1, 28, 0 },
    { FP_LOOKUP_ENABLE_SLICE_11f, 1, 27, 0 },
    { FP_LOOKUP_ENABLE_SLICE_10f, 1, 26, 0 },
    { FP_LOOKUP_ENABLE_SLICE_9f, 1, 25, 0 },
    { FP_LOOKUP_ENABLE_SLICE_8f, 1, 24, 0 },
    { FP_LOOKUP_ENABLE_SLICE_7f, 1, 23, 0 },
    { FP_LOOKUP_ENABLE_SLICE_6f, 1, 22, 0 },
    { FP_LOOKUP_ENABLE_SLICE_5f, 1, 21, 0 },
    { FP_LOOKUP_ENABLE_SLICE_4f, 1, 20, 0 },
    { FP_LOOKUP_ENABLE_SLICE_3f, 1, 19, 0 },
    { FP_LOOKUP_ENABLE_SLICE_2f, 1, 18, 0 },
    { FP_LOOKUP_ENABLE_SLICE_1f, 1, 17, 0 },
    { FP_LOOKUP_ENABLE_SLICE_0f, 1, 16, 0 },
    { FP_SLICE_ENABLE_SLICE_15f, 1, 15, 0 },
    { FP_SLICE_ENABLE_SLICE_14f, 1, 14, 0 },
    { FP_SLICE_ENABLE_SLICE_13f, 1, 13, 0 },
    { FP_SLICE_ENABLE_SLICE_12f, 1, 12, 0 },
    { FP_SLICE_ENABLE_SLICE_11f, 1, 11, 0 },
    { FP_SLICE_ENABLE_SLICE_10f, 1, 10, 0 },
    { FP_SLICE_ENABLE_SLICE_9f, 1, 9, 0 },
    { FP_SLICE_ENABLE_SLICE_8f, 1, 8, 0 },
    { FP_SLICE_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_SLICE_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_SLICE_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_SLICE_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_SLICE_ENABLE_BCM53314_A0r_fields[] = {
    { FP_LOOKUP_ENABLE_SLICE_3f, 1, 7, 0 },
    { FP_LOOKUP_ENABLE_ALL_SLICESf, 4, 4, SOCF_LE },
    { FP_LOOKUP_ENABLE_SLICE_2f, 1, 6, 0 },
    { FP_LOOKUP_ENABLE_SLICE_1f, 1, 5, 0 },
    { FP_LOOKUP_ENABLE_SLICE_0f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_ALL_SLICESf, 4, 0, SOCF_LE },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_FP_SLICE_ENABLE_BCM56304_B0r_fields[] = {
    { FP_SLICE_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_SLICE_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_SLICE_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_SLICE_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_FP_SLICE_ENABLE_BCM56314_A0r_fields[] = {
    { FP_LOOKUP_ENABLE_SLICE_7f, 1, 15, 0 },
    { FP_LOOKUP_ENABLE_SLICE_6f, 1, 14, 0 },
    { FP_LOOKUP_ENABLE_SLICE_5f, 1, 13, 0 },
    { FP_LOOKUP_ENABLE_SLICE_4f, 1, 12, 0 },
    { FP_LOOKUP_ENABLE_SLICE_3f, 1, 11, 0 },
    { FP_LOOKUP_ENABLE_SLICE_2f, 1, 10, 0 },
    { FP_LOOKUP_ENABLE_SLICE_1f, 1, 9, 0 },
    { FP_LOOKUP_ENABLE_SLICE_0f, 1, 8, 0 },
    { FP_SLICE_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_SLICE_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_SLICE_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_SLICE_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_SLICE_ENABLE_BCM56820_A0r_fields[] = {
    { FP_LOOKUP_ENABLE_SLICE_11f, 1, 23, 0 },
    { FP_LOOKUP_ENABLE_SLICE_10f, 1, 22, 0 },
    { FP_LOOKUP_ENABLE_SLICE_9f, 1, 21, 0 },
    { FP_LOOKUP_ENABLE_SLICE_8f, 1, 20, 0 },
    { FP_LOOKUP_ENABLE_SLICE_7f, 1, 19, 0 },
    { FP_LOOKUP_ENABLE_SLICE_6f, 1, 18, 0 },
    { FP_LOOKUP_ENABLE_SLICE_5f, 1, 17, 0 },
    { FP_LOOKUP_ENABLE_SLICE_4f, 1, 16, 0 },
    { FP_LOOKUP_ENABLE_SLICE_3f, 1, 15, 0 },
    { FP_LOOKUP_ENABLE_SLICE_2f, 1, 14, 0 },
    { FP_LOOKUP_ENABLE_SLICE_1f, 1, 13, 0 },
    { FP_LOOKUP_ENABLE_SLICE_0f, 1, 12, 0 },
    { FP_SLICE_ENABLE_SLICE_11f, 1, 11, 0 },
    { FP_SLICE_ENABLE_SLICE_10f, 1, 10, 0 },
    { FP_SLICE_ENABLE_SLICE_9f, 1, 9, 0 },
    { FP_SLICE_ENABLE_SLICE_8f, 1, 8, 0 },
    { FP_SLICE_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_SLICE_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_SLICE_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_SLICE_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_SLICE_INDEX_CONTROLr_fields[] = {
    { SLICE_SELECT_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_SLICE_INDEX_CONTROL_BCM56334_A0r_fields[] = {
    { SLICE_SELECT_BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_SLICE_INDEX_CONTROL_BCM56820_A0r_fields[] = {
    { SLICE_SELECT_BITMAPf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_SLICE_METER_MAP_ENABLEr_fields[] = {
    { SLICE_16_ENABLEf, 1, 16, 0 },
    { SLICE_15_ENABLEf, 1, 15, 0 },
    { SLICE_14_ENABLEf, 1, 14, 0 },
    { SLICE_13_ENABLEf, 1, 13, 0 },
    { SLICE_12_ENABLEf, 1, 12, 0 },
    { SLICE_11_ENABLEf, 1, 11, 0 },
    { SLICE_10_ENABLEf, 1, 10, 0 },
    { SLICE_9_ENABLEf, 1, 9, 0 },
    { SLICE_8_ENABLEf, 1, 8, 0 },
    { SLICE_7_ENABLEf, 1, 7, 0 },
    { SLICE_6_ENABLEf, 1, 6, 0 },
    { SLICE_5_ENABLEf, 1, 5, 0 },
    { SLICE_4_ENABLEf, 1, 4, 0 },
    { SLICE_3_ENABLEf, 1, 3, 0 },
    { SLICE_2_ENABLEf, 1, 2, 0 },
    { SLICE_1_ENABLEf, 1, 1, 0 },
    { SLICE_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FREE_CELLPTRS_CG0_CH0r_fields[] = {
    { FIFO_COUNTf, 4, 28, SOCF_LE|SOCF_RO },
    { BLOCK_COUNTf, 16, 12, SOCF_LE|SOCF_RO },
    { PTR_COUNTf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FREE_CELLPTRS_CH0r_fields[] = {
    { FIFOCOUNTf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { BLOCKCOUNTf, 11, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { PTRCOUNTf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_FRM_LENGTHr_fields[] = {
    { MAXFRf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_FRM_LENGTH_BCM53314_A0r_fields[] = {
    { MAXFRf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG0r_fields[] = {
    { TS_TAG_PARITY_ENf, 1, 31, 0 },
    { FR_TREX2_DEBUG_ENABLEf, 1, 30, 0 },
    { FORCE_FULL_STATUS_DEBUGf, 1, 29, 0 },
    { ENABLEf, 1, 28, 0 },
    { EXPANDED_QE2K_ESET_SPACEf, 1, 27, 0 },
    { CRC_MODEf, 1, 26, 0 },
    { LENGTH_MODEf, 1, 25, 0 },
    { SFI_SKEW_TOLf, 16, 9, SOCF_LE },
    { SYNC_AB_PLANESf, 1, 8, 0 },
    { QE_TYPEf, 4, 4, SOCF_LE },
    { MODEf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG1r_fields[] = {
    { IDLE_TIMESLOT_THRESHf, 8, 24, SOCF_LE },
    { FORCE_LINK_ENABLE_Af, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG2r_fields[] = {
    { FORCE_LINK_ENABLE_Bf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG3r_fields[] = {
    { CHANNEL_MASK_Af, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG4r_fields[] = {
    { CHANNEL_MASK_Af, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG5r_fields[] = {
    { CHANNEL_MASK_Bf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG6r_fields[] = {
    { CHANNEL_MASK_Bf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG7r_fields[] = {
    { MC_FLOW_CTL_METHODf, 1, 8, 0 },
    { FORCE_TX_PLANE_VALUEf, 4, 4, SOCF_LE },
    { FORCE_TX_PLANEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG8r_fields[] = {
    { CHANNEL_ENABLE_TYPE0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG9r_fields[] = {
    { CHANNEL_ENABLE_TYPE0f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG10r_fields[] = {
    { CHANNEL_ENABLE_TYPE1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG11r_fields[] = {
    { CHANNEL_ENABLE_TYPE1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG12r_fields[] = {
    { CHANNEL_ENABLE_TYPE2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG13r_fields[] = {
    { CHANNEL_ENABLE_TYPE2f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG14r_fields[] = {
    { CHANNEL_ENABLE_TYPE3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG15r_fields[] = {
    { CHANNEL_ENABLE_TYPE3f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG16r_fields[] = {
    { PLANE_CROSSOVER_LINKS_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_CONFIG17r_fields[] = {
    { DISCARD_NULL_XCONFIG_SOTf, 1, 14, 0 },
    { PLANE_CROSSOVER_LINKS_ENABLEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_DEBUGr_fields[] = {
    { PASS_CRC_ERR_PKTSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ECC_DEBUGr_fields[] = {
    { FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { FR_SF_BUFFER_ENABLE_ECCf, 1, 2, 0 },
    { FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { FR_DMT_MEM_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ECC_ERROR0r_fields[] = {
    { FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { FR_DMT_MEM_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { FR_DMT_MEM_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ECC_ERROR0_MASKr_fields[] = {
    { FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf, 1, 9, 0 },
    { FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf, 1, 8, 0 },
    { FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf, 1, 7, 0 },
    { FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf, 1, 6, 0 },
    { FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf, 1, 5, 0 },
    { FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf, 1, 4, 0 },
    { FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf, 1, 3, 0 },
    { FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf, 1, 2, 0 },
    { FR_DMT_MEM_CORRECTED_ERROR_DINSTf, 1, 1, 0 },
    { FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ECC_STATUS0r_fields[] = {
    { FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf, 8, 24, SOCF_LE|SOCF_RWBW },
    { FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf, 8, 16, SOCF_LE|SOCF_RWBW },
    { FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ECC_STATUS1r_fields[] = {
    { FR_DMT_MEM_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR0r_fields[] = {
    { SOP_MISSING_ERR_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR1r_fields[] = {
    { SOP_MISSING_ERR_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR2r_fields[] = {
    { EOP_MISSING_ERR_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR3r_fields[] = {
    { EOP_MISSING_ERR_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR4r_fields[] = {
    { CRC_ERR_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR5r_fields[] = {
    { CRC_ERR_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR6r_fields[] = {
    { HEC_ERR_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR7r_fields[] = {
    { HEC_ERR_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR8r_fields[] = {
    { TS_HDR_PARITY_ERR_Bf, 1, 11, SOCF_W1TC },
    { TS_HDR_PARITY_ERR_Af, 1, 10, SOCF_W1TC },
    { SF_BUFFER_OVERFLOW_ERR_Bf, 1, 9, SOCF_W1TC },
    { SF_BUFFER_OVERFLOW_ERR_Af, 1, 8, SOCF_W1TC },
    { SKEW_VIOLATION_ERR_Bf, 1, 7, SOCF_W1TC },
    { SKEW_VIOLATION_ERR_Af, 1, 6, SOCF_W1TC },
    { REASSEMBLY_OVERFLOW_ERR_Bf, 1, 5, SOCF_W1TC },
    { REASSEMBLY_OVERFLOW_ERR_Af, 1, 4, SOCF_W1TC },
    { ARB_FIFO_OVERFLOW_ERR_3f, 1, 3, SOCF_W1TC },
    { ARB_FIFO_OVERFLOW_ERR_2f, 1, 2, SOCF_W1TC },
    { ARB_FIFO_OVERFLOW_ERR_1f, 1, 1, SOCF_W1TC },
    { ARB_FIFO_OVERFLOW_ERR_0f, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR0_MASKr_fields[] = {
    { SOP_MISSING_ERR_CNT_A_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR1_MASKr_fields[] = {
    { SOP_MISSING_ERR_CNT_B_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR2_MASKr_fields[] = {
    { EOP_MISSING_ERR_CNT_A_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR3_MASKr_fields[] = {
    { EOP_MISSING_ERR_CNT_B_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR4_MASKr_fields[] = {
    { CRC_ERR_CNT_A_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR5_MASKr_fields[] = {
    { CRC_ERR_CNT_B_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR6_MASKr_fields[] = {
    { HEC_ERR_CNT_A_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR7_MASKr_fields[] = {
    { HEC_ERR_CNT_B_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_ERROR8_MASKr_fields[] = {
    { TS_HDR_PARITY_ERR_B_DINSTf, 1, 11, 0 },
    { TS_HDR_PARITY_ERR_A_DINSTf, 1, 10, 0 },
    { SF_BUFFER_OVERFLOW_ERR_B_DINSTf, 1, 9, 0 },
    { SF_BUFFER_OVERFLOW_ERR_A_DINSTf, 1, 8, 0 },
    { SKEW_VIOLATION_ERR_B_DINSTf, 1, 7, 0 },
    { SKEW_VIOLATION_ERR_A_DINSTf, 1, 6, 0 },
    { REASSEMBLY_OVERFLOW_ERR_B_DINSTf, 1, 5, 0 },
    { REASSEMBLY_OVERFLOW_ERR_A_DINSTf, 1, 4, 0 },
    { ARB_FIFO_OVERFLOW_ERR_3_DINSTf, 1, 3, 0 },
    { ARB_FIFO_OVERFLOW_ERR_2_DINSTf, 1, 2, 0 },
    { ARB_FIFO_OVERFLOW_ERR_1_DINSTf, 1, 1, 0 },
    { ARB_FIFO_OVERFLOW_ERR_0_DINSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FLOW_CTL_GLOBALr_fields[] = {
    { GLOBAL_THRESH_HIf, 15, 15, SOCF_LE },
    { GLOBAL_THRESH_LOf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FLOW_CTL_GLOBAL_CNTr_fields[] = {
    { GLOBAL_COUNTERf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FLOW_CTL_UNICASTr_fields[] = {
    { UC_THRESH_HIf, 15, 15, SOCF_LE },
    { UC_THRESH_LOf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FLOW_CTL_UNICAST_CNTr_fields[] = {
    { UC_COUNTERf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FULL_STATUS_DEBUG0r_fields[] = {
    { FULL_STATUSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_FULL_STATUS_DEBUG8r_fields[] = {
    { FULL_STATUSf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_MATRIX_OVERFLOW_STATUS0r_fields[] = {
    { CH_EN_CNT_Af, 6, 16, SOCF_LE|SOCF_RWBW },
    { SOT_ADDR_Af, 7, 9, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { OVERFLOW_ADDR_Af, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_MATRIX_OVERFLOW_STATUS1r_fields[] = {
    { CH_EN_CNT_Bf, 6, 16, SOCF_LE|SOCF_RWBW },
    { SOT_ADDR_Bf, 7, 9, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { OVERFLOW_ADDR_Bf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_PARTIAL_PKT_CNT_Ar_fields[] = {
    { PARTIAL_PKT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_PKT_CNT_Ar_fields[] = {
    { PKT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_RAM_TM0r_fields[] = {
    { SF_BUFFER_A_TMf, 11, 17, SOCF_LE },
    { SF_BUFFER_B_TMf, 11, 6, SOCF_LE },
    { REASSEMBLY_MATRIX_TMf, 2, 4, SOCF_LE },
    { DMT_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SC0_LINK_EN_REMAP0r_fields[] = {
    { LINK_ENABLE_REMAP_5f, 5, 25, SOCF_LE },
    { LINK_ENABLE_REMAP_4f, 5, 20, SOCF_LE },
    { LINK_ENABLE_REMAP_3f, 5, 15, SOCF_LE },
    { LINK_ENABLE_REMAP_2f, 5, 10, SOCF_LE },
    { LINK_ENABLE_REMAP_1f, 5, 5, SOCF_LE },
    { LINK_ENABLE_REMAP_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SC0_LINK_EN_REMAP1r_fields[] = {
    { LINK_ENABLE_REMAP_11f, 5, 25, SOCF_LE },
    { LINK_ENABLE_REMAP_10f, 5, 20, SOCF_LE },
    { LINK_ENABLE_REMAP_9f, 5, 15, SOCF_LE },
    { LINK_ENABLE_REMAP_8f, 5, 10, SOCF_LE },
    { LINK_ENABLE_REMAP_7f, 5, 5, SOCF_LE },
    { LINK_ENABLE_REMAP_6f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SC0_LINK_EN_REMAP2r_fields[] = {
    { LINK_ENABLE_REMAP_17f, 5, 25, SOCF_LE },
    { LINK_ENABLE_REMAP_16f, 5, 20, SOCF_LE },
    { LINK_ENABLE_REMAP_15f, 5, 15, SOCF_LE },
    { LINK_ENABLE_REMAP_14f, 5, 10, SOCF_LE },
    { LINK_ENABLE_REMAP_13f, 5, 5, SOCF_LE },
    { LINK_ENABLE_REMAP_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SC0_LINK_EN_REMAP3r_fields[] = {
    { LINK_ENABLE_REMAP_23f, 5, 25, SOCF_LE },
    { LINK_ENABLE_REMAP_22f, 5, 20, SOCF_LE },
    { LINK_ENABLE_REMAP_21f, 5, 15, SOCF_LE },
    { LINK_ENABLE_REMAP_20f, 5, 10, SOCF_LE },
    { LINK_ENABLE_REMAP_19f, 5, 5, SOCF_LE },
    { LINK_ENABLE_REMAP_18f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SF_BUFFER_WATER_MARKr_fields[] = {
    { MAX_USED_ENTRIES_Bf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_USED_ENTRIES_Af, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SKEW_STATUS0r_fields[] = {
    { SKEW_VIOLATION_CH_EN_CNT_Af, 6, 10, SOCF_LE|SOCF_RWBW },
    { SKEW_VIOLATION_MEM_Af, 2, 8, SOCF_LE|SOCF_RWBW },
    { SKEW_VIOLATION_PKLT_NUM_Af, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_SKEW_STATUS1r_fields[] = {
    { SKEW_VIOLATION_CH_EN_CNT_Bf, 6, 10, SOCF_LE|SOCF_RWBW },
    { SKEW_VIOLATION_MEM_Bf, 2, 8, SOCF_LE|SOCF_RWBW },
    { SKEW_VIOLATION_PKLT_NUM_Bf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_STATUS0r_fields[] = {
    { PKT_TEST_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_STATUS1r_fields[] = {
    { PKT_TEST_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_STATUS2r_fields[] = {
    { QE_PKLT_CRC_ERR_CNT_Af, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_STATUS3r_fields[] = {
    { QE_PKLT_CRC_ERR_CNT_Bf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_CAPT_0r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUM_0f, 6, 16, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_STATIC_SFI_NUM_0f, 6, 10, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_PKLT_HDR_0f, 8, 2, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_SOT_0f, 1, 1, SOCF_RWBW },
    { SFI_FR_RX_ERR_0f, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_CAPT_1r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUM_1f, 6, 16, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_STATIC_SFI_NUM_1f, 6, 10, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_PKLT_HDR_1f, 8, 2, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_SOT_1f, 1, 1, SOCF_RWBW },
    { SFI_FR_RX_ERR_1f, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_CAPT_2r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUM_2f, 6, 16, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_STATIC_SFI_NUM_2f, 6, 10, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_PKLT_HDR_2f, 8, 2, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_SOT_2f, 1, 1, SOCF_RWBW },
    { SFI_FR_RX_ERR_2f, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_CAPT_3r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUM_3f, 6, 16, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_STATIC_SFI_NUM_3f, 6, 10, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_PKLT_HDR_3f, 8, 2, SOCF_LE|SOCF_RWBW },
    { SFI_FR_RX_SOT_3f, 1, 1, SOCF_RWBW },
    { SFI_FR_RX_ERR_3f, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_CONTROLr_fields[] = {
    { THRESHOLDf, 11, 1, SOCF_LE },
    { TP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_COUNTERr_fields[] = {
    { COUNTER3f, 8, 24, SOCF_LE|SOCF_RO },
    { COUNTER2f, 8, 16, SOCF_LE|SOCF_RO },
    { COUNTER1f, 8, 8, SOCF_LE|SOCF_RO },
    { COUNTER0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_FIELD_MASK0r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUMf, 6, 16, SOCF_LE },
    { SFI_FR_RX_STATIC_SFI_NUMf, 6, 10, SOCF_LE },
    { SFI_FR_RX_PKLT_HDRf, 8, 2, SOCF_LE },
    { SFI_FR_RX_SOTf, 1, 1, 0 },
    { SFI_FR_RX_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TRACE_IF_FIELD_VALUE0r_fields[] = {
    { SFI_FR_RX_REMAPPED_SFI_NUMf, 6, 16, SOCF_LE },
    { SFI_FR_RX_STATIC_SFI_NUMf, 6, 10, SOCF_LE },
    { SFI_FR_RX_PKLT_HDRf, 8, 2, SOCF_LE },
    { SFI_FR_RX_SOTf, 1, 1, 0 },
    { SFI_FR_RX_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_FR_TS_TEST_CNT_Ar_fields[] = {
    { TS_TEST_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FUSE_REGS_FP_TCAM0r_fields[] = {
    { S_RF_BITSf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FUSE_REGS_ING_L3_NEXT_HOP_0r_fields[] = {
    { S_RF_BITSf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FUSE_REGS_L2_ENTRY_0r_fields[] = {
    { LWR_S_RF_BITSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FUSE_REGS_L2_ENTRY_1r_fields[] = {
    { UPR_S_RF_BITSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_FUSE_REGS_VLAN_MAC_0r_fields[] = {
    { S_RF_BITSf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
soc_field_info_t soc_GE0_GBODE_CELL_CNTr_fields[] = {
    { CELL_CNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields[] = {
    { CELL_CNTf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
soc_field_info_t soc_GE0_GBODE_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields[] = {
    { REQ_CNTf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GE0_GBOD_OVRFLWr_fields[] = {
    { OVRFLWf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GE_GBODE_CELL_CNTr_fields[] = {
    { CELL_CNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GE_GBODE_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_GE_PORT_CONFIGr_fields[] = {
    { CLK_OUT_ENf, 1, 5, 0 },
    { SGN_DET_SELf, 1, 4, 0 },
    { MAC_CRS_SELf, 1, 3, 0 },
    { SPEED_SELECTf, 2, 1, SOCF_LE },
    { JAM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG0r_fields[] = {
    { XCONFIG_LOCAL_NULL_VALUEf, 8, 11, SOCF_LE },
    { XCONFIG_LOCAL_ACTIVE_VALUEf, 8, 3, SOCF_LE },
    { GRANT_DYNAMICf, 1, 2, 0 },
    { GRANT_SCENARIOf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG1r_fields[] = {
    { HUNGRY_PRIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG2r_fields[] = {
    { EF_GRANT_SQUELCHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG3r_fields[] = {
    { MAXPRIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG4r_fields[] = {
    { SUPER_EFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG5r_fields[] = {
    { EFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGI_CONFIG6r_fields[] = {
    { HOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GGP_NPRI_HI_DEBUGr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GG_CI_BP_BSAr_fields[] = {
    { CI_BP_BURST_SIZEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GG_CONFIG0r_fields[] = {
    { GRANT_SCENARIOf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GG_EF_TYPE_DECODEr_fields[] = {
    { EF_TYPE_DECODEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GG_LOCAL_BSr_fields[] = {
    { LOCAL_BURST_SIZEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_GG_QM_BP_BSAr_fields[] = {
    { QM_BP_BURST_SIZEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_HDRM_COUNTr_fields[] = {
    { GLOBAL_HDRM_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_HDRM_COUNT_BCM56624_A0r_fields[] = {
    { GLOBAL_HDRM_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_HDRM_LIMITr_fields[] = {
    { GLOBAL_HDRM_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_HDRM_LIMIT_BCM56624_A0r_fields[] = {
    { GLOBAL_HDRM_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields[] = {
    { LABELf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_SHARED_FILL_STATE_CONFIGr_fields[] = {
    { GLOBAL_SHARED_FILL_STATE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDAVGQSIZE_CELLr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { AVGQSIZE_CELLf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { AVGQSIZE_PACKETf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDCONFIG_CELLr_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ENABLEf, 1, 21, 0 },
    { CAP_AVERAGEf, 1, 20, 0 },
    { WEIGHTf, 4, 16, SOCF_LE },
    { NONTCP_MAXDROPRATEf, 4, 12, SOCF_LE },
    { RED_MAXDROPRATEf, 4, 8, SOCF_LE },
    { YELLOW_MAXDROPRATEf, 4, 4, SOCF_LE },
    { MAXDROPRATEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_CELLr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { DROPENDPOINTf, 15, 15, SOCF_LE },
    { DROPSTARTPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { NONTCP_DROPENDPOINTf, 15, 15, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields[] = {
    { PARITYf, 1, 28, 0 },
    { NONTCP_DROPENDPOINTf, 14, 14, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { NONTCP_DROPENDPOINTf, 13, 13, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_PACKETr_fields[] = {
    { PARITYf, 1, 28, 0 },
    { DROPENDPOINTf, 14, 14, SOCF_LE },
    { DROPSTARTPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { DROPENDPOINTf, 13, 13, SOCF_LE },
    { DROPSTARTPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_RED_CELLr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { RED_DROPENDPOINTf, 15, 15, SOCF_LE },
    { RED_DROPSTARTPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_RED_PACKETr_fields[] = {
    { PARITYf, 1, 28, 0 },
    { RED_DROPENDPOINTf, 14, 14, SOCF_LE },
    { RED_DROPSTARTPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { RED_DROPENDPOINTf, 13, 13, SOCF_LE },
    { RED_DROPSTARTPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields[] = {
    { PARITYf, 1, 30, 0 },
    { YELLOW_DROPENDPOINTf, 15, 15, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields[] = {
    { PARITYf, 1, 28, 0 },
    { YELLOW_DROPENDPOINTf, 14, 14, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { YELLOW_DROPENDPOINTf, 13, 13, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GMACC0r_fields[] = {
    { SRSTf, 1, 31, 0 },
    { L10Bf, 1, 9, 0 },
    { L32Bf, 1, 8, 0 },
    { TMDSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_GMACC1r_fields[] = {
    { AUTOZf, 1, 31, 0 },
    { TXEN0f, 1, 30, 0 },
    { RXEN0f, 1, 28, 0 },
    { CLRCNTf, 1, 27, 0 },
    { DCRC12f, 2, 22, SOCF_LE },
    { GLVRf, 1, 19, 0 },
    { MIFGf, 3, 16, SOCF_LE },
    { LONGPf, 1, 12, 0 },
    { PARFf, 1, 11, 0 },
    { FCRXf, 1, 10, 0 },
    { FCTXf, 1, 9, 0 },
    { PUREPf, 1, 8, 0 },
    { JUMBOf, 1, 7, 0 },
    { HUGENf, 1, 6, 0 },
    { FLCHKf, 1, 5, 0 },
    { CRCENf, 1, 4, 0 },
    { ADPADf, 1, 3, 0 },
    { VLPADf, 1, 2, 0 },
    { PADENf, 1, 1, 0 },
    { FULLDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GMACC2r_fields[] = {
    { IPGTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_GMACC1_BCM56601_A0r_fields[] = {
    { TXEN0f, 1, 30, 0 },
    { RXEN0f, 1, 28, 0 },
    { DCRC12f, 2, 22, SOCF_LE },
    { GLVRf, 1, 19, 0 },
    { MIFGf, 3, 16, SOCF_LE },
    { LONGPf, 1, 12, 0 },
    { PARFf, 1, 11, 0 },
    { FCRXf, 1, 10, 0 },
    { FCTXf, 1, 9, 0 },
    { PUREPf, 1, 8, 0 },
    { JUMBOf, 1, 7, 0 },
    { HUGENf, 1, 6, 0 },
    { FLCHKf, 1, 5, 0 },
    { CRCENf, 1, 4, 0 },
    { ADPADf, 1, 3, 0 },
    { VLPADf, 1, 2, 0 },
    { PADENf, 1, 1, 0 },
    { FULLDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
soc_field_info_t soc_GMACC1_BCM5665_A0r_fields[] = {
    { AUTOZf, 1, 31, 0 },
    { TXEN0f, 1, 30, 0 },
    { RXEN0f, 1, 28, 0 },
    { CLRCNTf, 1, 27, 0 },
    { DCRC12f, 2, 22, SOCF_LE },
    { GLVRf, 1, 19, 0 },
    { MIFGf, 3, 16, SOCF_LE },
    { LONGPf, 1, 12, 0 },
    { PARFf, 1, 11, 0 },
    { FCRXf, 1, 10, 0 },
    { FCTXf, 1, 9, 0 },
    { PUREPf, 1, 8, 0 },
    { JUMBOf, 1, 7, 0 },
    { HUGENf, 1, 6, 0 },
    { FLCHKf, 1, 5, 0 },
    { CRCENf, 1, 4, 0 },
    { ADPADf, 1, 3, 0 },
    { VLPADf, 1, 2, 0 },
    { PADENf, 1, 1, 0 },
    { FULLDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_GPCSCr_fields[] = {
    { JTRPEf, 1, 31, 0 },
    { JTRPSf, 3, 28, SOCF_LE },
    { JTRPTf, 10, 16, SOCF_LE },
    { SCLTf, 1, 14, 0 },
    { DRRDf, 1, 13, 0 },
    { DTRDf, 1, 12, 0 },
    { AUTOSf, 1, 8, 0 },
    { RCSELf, 1, 2, 0 },
    { EWRAPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GPCSC_BCM5695_A0r_fields[] = {
    { RCSELf, 1, 2, 0 },
    { EWRAPf, 1, 1, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_GPC_BPDU0_HIr_fields[] = {
    { BPDU_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_GPC_BPDU0_LOr_fields[] = {
    { BPDU_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GPC_EGR_PKT_DROP_CTLr_fields[] = {
    { FLUSHf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GPC_EGR_SNGL_OUTr_fields[] = {
    { SNGL_PKT_OUTf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GPC_EGR_SNGL_PKTr_fields[] = {
    { SNGL_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GPC_FFP_CONFIGr_fields[] = {
    { FIL_ENf, 1, 2, 0 },
    { METER_COUNT_BYTESf, 1, 1, 0 },
    { FFP_MASK_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GPC_INGRESS_DEBUGr_fields[] = {
    { MAX_ARL_LATENCYf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARL_LATENCYf, 7, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARL_INTERFACE_DONE_FAILUREf, 1, 16, SOCF_RO|SOCF_RES },
    { MAX_PACKET_LATENCYf, 10, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { DCBS_FIFO_OVERFLOWf, 1, 5, SOCF_RO|SOCF_RES },
    { DCBS_FIFO_UNDERFLOWf, 1, 4, SOCF_RO|SOCF_RES },
    { STATS_RSV_FIFO_OVERFLOWf, 1, 3, SOCF_RO|SOCF_RES },
    { ARL_TO_FFP_DONE_FAILUREf, 1, 2, SOCF_RO|SOCF_RES },
    { FFP_DONE_FAILUREf, 1, 1, SOCF_RO|SOCF_RES },
    { ARL_DONE_FAILUREf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GPC_IO_CONFIGr_fields[] = {
    { TDS_DRVf, 2, 7, SOCF_LE },
    { CLK_DRVf, 2, 5, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_GPC_VLAN_FWD_STATEr_fields[] = {
    { VLAN_FWD_STATEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GPORT_CNTMAXSIZEr_fields[] = {
    { CNTMAXSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_GPORT_CNTMAXSIZE_BCM53314_A0r_fields[] = {
    { CNTMAXSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_GPORT_CONFIGr_fields[] = {
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_GPORT_CONFIG_BCM53314_A0r_fields[] = {
    { ENABLE_PORT_STMf, 1, 10, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S4f, 1, 9, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S3f, 1, 8, SOCF_RES },
    { HGIG2_EN_S4f, 1, 7, SOCF_RES },
    { HGIG2_EN_S3f, 1, 6, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S1f, 1, 5, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S0f, 1, 4, SOCF_RES },
    { HGIG2_EN_S1f, 1, 3, SOCF_RES },
    { HGIG2_EN_S0f, 1, 2, SOCF_RES },
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_CONFIG_BCM56218_A0r_fields[] = {
    { DROP_ON_WRONG_SOP_EN_S1f, 1, 9, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S0f, 1, 8, SOCF_RES },
    { PLL_MODE_DEF_S1f, 1, 7, SOCF_RES },
    { PLL_MODE_DEF_S0f, 1, 6, SOCF_RES },
    { SEL_LCPLL_S1f, 1, 5, SOCF_RES },
    { SEL_LCPLL_S0f, 1, 4, SOCF_RES },
    { HGIG2_EN_S1f, 1, 3, SOCF_RES },
    { HGIG2_EN_S0f, 1, 2, SOCF_RES },
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_CONFIG_BCM56224_A0r_fields[] = {
    { DROP_ON_WRONG_SOP_EN_S4f, 1, 9, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S3f, 1, 8, SOCF_RES },
    { HGIG2_EN_S4f, 1, 7, SOCF_RES },
    { HGIG2_EN_S3f, 1, 6, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S1f, 1, 5, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S0f, 1, 4, SOCF_RES },
    { HGIG2_EN_S1f, 1, 3, SOCF_RES },
    { HGIG2_EN_S0f, 1, 2, SOCF_RES },
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GPORT_CONFIG_BCM56624_A0r_fields[] = {
    { CLR_CNTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_GPORT_CONFIG_BCM56800_A0r_fields[] = {
    { TRIMAC_RESETf, 1, 2, SOCF_RES },
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S0_CNTr_fields[] = {
    { S0_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S1_CNTr_fields[] = {
    { S1_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S3_CNTr_fields[] = {
    { S3_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S4_CNTr_fields[] = {
    { S4_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 8, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_GPORT_EXTRA_SERDES_CTLr_fields[] = {
    { EXTRA_CLKSRCSELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_GPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { GBODE_TXFIFOf, 1, 4, SOCF_RES },
    { GBOD_RXFIFOf, 1, 3, SOCF_RES },
    { EHG_RX_MASKf, 1, 2, SOCF_RES },
    { EHG_RX_DATAf, 1, 1, SOCF_RES },
    { EHG_TX_DATAf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_GPORT_INTR_ENABLEr_fields[] = {
    { GBODE_TXFIFOf, 1, 4, 0 },
    { GBOD_RXFIFOf, 1, 3, 0 },
    { EHG_RX_MASKf, 1, 2, 0 },
    { EHG_RX_DATAf, 1, 1, 0 },
    { EHG_TX_DATAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_GPORT_INTR_STATUSr_fields[] = {
    { GBODE_TXFIFOf, 1, 4, SOCF_RO },
    { GBOD_RXFIFOf, 1, 3, SOCF_RO },
    { EHG_RX_MASKf, 1, 2, SOCF_RO },
    { EHG_RX_DATAf, 1, 1, SOCF_RO },
    { EHG_TX_DATAf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_MAC_CRS_SELr_fields[] = {
    { MAC_CRS_SELf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0)
soc_field_info_t soc_GPORT_MAC_CRS_SEL_BCM53314_A0r_fields[] = {
    { MAC_CRS_SELf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0)
soc_field_info_t soc_GPORT_MODE_REGr_fields[] = {
    { GPORT_MODE_BITSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GPORT_RSV_MASKr_fields[] = {
    { MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_GPORT_RSV_MASK_BCM56334_A0r_fields[] = {
    { MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GPORT_SGNDET_EARLYCRSr_fields[] = {
    { EARLY_CRSf, 1, 1, 0 },
    { SGN_DETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_SGN_DET_SELr_fields[] = {
    { SGN_DET_SELf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0)
soc_field_info_t soc_GPORT_SGN_DET_SEL_BCM53314_A0r_fields[] = {
    { SGN_DET_SELf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_SOP_S0r_fields[] = {
    { K_SOP_S0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_SOP_S1r_fields[] = {
    { K_SOP_S1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_SOP_S3r_fields[] = {
    { K_SOP_S3f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_GPORT_SOP_S4r_fields[] = {
    { K_SOP_S4f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_GPORT_TPIDr_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GSA0r_fields[] = {
    { STAD1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GSA1r_fields[] = {
    { STAD2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_ESA0r_fields[] = {
    { STAD0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_CLRTr_fields[] = {
    { COL_WINf, 6, 8, SOCF_LE },
    { RETRYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_IPGRr_fields[] = {
    { IPGR1f, 7, 8, SOCF_LE },
    { IPGR2f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_IPGTr_fields[] = {
    { IPGTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_GTH_FE_MAC1r_fields[] = {
    { RST_SIMf, 1, 14, 0 },
    { LBACKf, 1, 4, 0 },
    { TX_PAUf, 1, 3, 0 },
    { RX_PAUf, 1, 2, 0 },
    { PASSALLf, 1, 1, 0 },
    { RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_MAC2r_fields[] = {
    { AUTOZf, 1, 15, 0 },
    { EXC_DEFf, 1, 14, 0 },
    { BP_NO_BOFFf, 1, 13, 0 },
    { NO_BOFFf, 1, 12, 0 },
    { CLRCNTf, 1, 11, 0 },
    { LONG_PREf, 1, 9, 0 },
    { PURE_PADf, 1, 8, 0 },
    { AUTO_PADf, 1, 7, 0 },
    { VLAN_PADf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { CRC_ENf, 1, 4, 0 },
    { DEL_CRCf, 1, 3, 0 },
    { HUGE_FRf, 1, 2, 0 },
    { LG_CHKf, 1, 1, 0 },
    { FULL_DUPf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_MAC1_BCM5695_A0r_fields[] = {
    { RST_SIMf, 1, 14, 0 },
    { RNG_GATEf, 1, 13, 0 },
    { RNG_EXTENDf, 1, 12, 0 },
    { CABEB_ENf, 1, 7, 0 },
    { LBACKf, 1, 4, 0 },
    { TX_PAUf, 1, 3, 0 },
    { RX_PAUf, 1, 2, 0 },
    { PASSALLf, 1, 1, 0 },
    { RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_MAXFr_fields[] = {
    { MAXFRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_SUPPr_fields[] = {
    { SPEEDf, 1, 8, 0 },
    { BIT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_GTH_FE_TESTr_fields[] = {
    { TEST_BACKf, 1, 2, 0 },
    { TEST_PAUSEf, 1, 1, 0 },
    { SHORT_QNTAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_GXPORT_LAG_FAILOVER_CONFIGr_fields[] = {
    { REMOVE_FAILOVER_LPBKf, 1, 2, 0 },
    { LAG_FAILOVER_ENf, 1, 1, SOCF_RES },
    { LINK_STATUS_UPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields[] = {
    { MMUBKP_LOOPBACK_ENf, 1, 3, 0 },
    { REMOVE_FAILOVER_LPBKf, 1, 2, 0 },
    { LAG_FAILOVER_ENf, 1, 1, SOCF_RES },
    { LINK_STATUS_UPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_GXPORT_LAG_FAILOVER_STATUSr_fields[] = {
    { LAG_FAILOVER_LOOPBACKf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_HASH_CONTROLr_fields[] = {
    { HASH_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HASH_CONTROL_BCM53314_A0r_fields[] = {
    { L3_HASH_SELECTf, 3, 23, SOCF_LE|SOCF_SC },
    { USE_TCP_UDP_PORTSf, 1, 22, SOCF_SC },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { RESERVED0f, 3, 18, SOCF_LE|SOCF_RES },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { ECMP_HASH_SELf, 2, 13, SOCF_LE|SOCF_SC },
    { ECMP_HASH_USE_DIPf, 1, 12, SOCF_SC },
    { ECMP_HASH_UDFf, 8, 4, SOCF_LE|SOCF_SC },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HASH_CONTROL_BCM56218_A0r_fields[] = {
    { USE_TCP_UDP_PORTSf, 1, 22, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { RESERVED0f, 3, 18, SOCF_LE|SOCF_RES },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { RESERVED1f, 11, 4, SOCF_LE|SOCF_RES },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HASH_CONTROL_BCM56224_A0r_fields[] = {
    { L3_HASH_SELECTf, 3, 23, SOCF_LE },
    { USE_TCP_UDP_PORTSf, 1, 22, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { RESERVED0f, 3, 18, SOCF_LE|SOCF_RES },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { ECMP_HASH_SELf, 2, 13, SOCF_LE },
    { ECMP_HASH_USE_DIPf, 1, 12, 0 },
    { ECMP_HASH_UDFf, 8, 4, SOCF_LE },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_HASH_CONTROL_BCM56504_A0r_fields[] = {
    { USE_TCP_UDP_PORTSf, 1, 22, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { L3_HASH_SELECTf, 3, 18, SOCF_LE },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { ECMP_HASH_SELf, 2, 13, SOCF_LE },
    { ECMP_HASH_USE_DIPf, 1, 12, 0 },
    { ECMP_HASH_UDFf, 8, 4, SOCF_LE },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HASH_CONTROL_BCM56601_A0r_fields[] = {
    { ECMP_HASH_NO_TCP_UDP_PORTSf, 1, 25, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 24, 0 },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 23, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 22, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 21, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 20, 0 },
    { ECMP_HASH_USE_DIPf, 1, 19, 0 },
    { ECMP_HASH_SELf, 2, 17, SOCF_LE },
    { ECMP_HASH_UDFf, 8, 9, SOCF_LE },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 6, SOCF_LE },
    { L3_HASH_SELECTf, 3, 3, SOCF_LE },
    { L2_EXT_HASH_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_HASH_CONTROL_BCM56800_A0r_fields[] = {
    { NON_UC_TRUNK_HASH_USE_RTAG7f, 1, 24, 0 },
    { ECMP_HASH_USE_RTAG7f, 1, 23, 0 },
    { USE_TCP_UDP_PORTSf, 1, 22, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { L3_HASH_SELECTf, 3, 18, SOCF_LE },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { ECMP_HASH_SELf, 2, 13, SOCF_LE },
    { ECMP_HASH_USE_DIPf, 1, 12, 0 },
    { ECMP_HASH_UDFf, 8, 4, SOCF_LE },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_HASH_CONTROL_BCM5695_A0r_fields[] = {
    { ECMP_HASH_SELECTf, 1, 3, 0 },
    { HASH_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_HASH_OUTPUTr_fields[] = {
    { RESULTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_HEAD_PKT_LEN_ERR_QUEUE_CAPTr_fields[] = {
    { LEN_QUEUEf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_HEAD_PKT_LEN_ERR_STATUSr_fields[] = {
    { HEAD_PKT_LEN_ERRf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_HEAD_PKT_LEN_ERR_STATUS_MASKr_fields[] = {
    { HEAD_PKT_LEN_ERR_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HG0_INGPKTCELLUSEr_fields[] = {
    { CNTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HGOPT0r_fields[] = {
    { REFRESH_LATENCYf, 5, 18, SOCF_LE },
    { MIN_LATENCYf, 5, 13, SOCF_LE },
    { MAX_LATENCYf, 5, 8, SOCF_LE },
    { MAX_LATENCY_EMPTYf, 5, 3, SOCF_LE },
    { DDR_SPEEDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HG_BP_CFGr_fields[] = {
    { ENABLE_HG12f, 1, 7, 0 },
    { PTR_HG12f, 3, 4, SOCF_LE },
    { ENABLE_HG0f, 1, 3, 0 },
    { PTR_HG0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HG_BP_STATUSr_fields[] = {
    { CELLDISCARDSTATUS_HG12f, 1, 7, SOCF_RO },
    { PKTDISCARDSTATUS_HG12f, 1, 6, SOCF_RO },
    { CELLIBPSTATUS_HG12f, 1, 5, SOCF_RO },
    { PKTIBPSTATUS_HG12f, 1, 4, SOCF_RO },
    { CELLDISCARDSTATUS_HG0f, 1, 3, SOCF_RO },
    { PKTDISCARDSTATUS_HG0f, 1, 2, SOCF_RO },
    { CELLIBPSTATUS_HG0f, 1, 1, SOCF_RO },
    { PKTIBPSTATUS_HG0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_HG_LOOKUP_DESTINATIONr_fields[] = {
    { DST_MODIDf, 7, 6, SOCF_LE },
    { DST_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HG_LOOKUP_DESTINATION_BCM56634_A0r_fields[] = {
    { DST_PORT_MASKf, 1, 13, 0 },
    { DST_MODIDf, 7, 6, SOCF_LE },
    { DST_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HG_LOOKUP_DESTINATION_BCM56820_A0r_fields[] = {
    { DST_MODIDf, 8, 6, SOCF_LE },
    { DST_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_HG_TRUNK_BITMAPr_fields[] = {
    { HIGIG_TRUNK_BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HG_TRUNK_BITMAP_64r_fields[] = {
    { HIGIG_TRUNK_BITMAP_HIf, 23, 32, SOCF_LE },
    { HIGIG_TRUNK_BITMAPf, 55, 0, SOCF_LE },
    { HIGIG_TRUNK_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields[] = {
    { HIGIG_TRUNK_BITMAPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_HG_TRUNK_BITMAP_BCM56624_A0r_fields[] = {
    { HIGIG_TRUNK_BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HG_TRUNK_BITMAP_BCM56820_A0r_fields[] = {
    { HIGIG_TRUNK_BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_HG_TRUNK_FAILOVER_ENABLEr_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_HG_TRUNK_GROUPr_fields[] = {
    { HIGIG_TRUNK_SIZEf, 3, 47, SOCF_LE },
    { HIGIG_TRUNK_PORT7f, 5, 42, SOCF_LE },
    { HIGIG_TRUNK_PORT6f, 5, 37, SOCF_LE },
    { HIGIG_TRUNK_PORT5f, 5, 32, SOCF_LE },
    { HGTG_RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_PORT4f, 5, 23, SOCF_LE },
    { HIGIG_TRUNK_PORT3f, 5, 18, SOCF_LE },
    { HIGIG_TRUNK_PORT2f, 5, 13, SOCF_LE },
    { HIGIG_TRUNK_PORT1f, 5, 8, SOCF_LE },
    { HIGIG_TRUNK_PORT0f, 5, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_HG_TRUNK_GROUP_BCM56334_A0r_fields[] = {
    { HIGIG_TRUNK_SIZEf, 2, 30, SOCF_LE },
    { HGTG_RESERVEDf, 7, 23, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_PORT3f, 5, 18, SOCF_LE },
    { HIGIG_TRUNK_PORT2f, 5, 13, SOCF_LE },
    { HIGIG_TRUNK_PORT1f, 5, 8, SOCF_LE },
    { HIGIG_TRUNK_PORT0f, 5, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HG_TRUNK_GROUP_BCM56624_A0r_fields[] = {
    { HIGIG_TRUNK_SIZEf, 3, 56, SOCF_LE },
    { HIGIG_TRUNK_PORT7f, 6, 50, SOCF_LE },
    { HIGIG_TRUNK_PORT6f, 6, 44, SOCF_LE },
    { HIGIG_TRUNK_PORT5f, 6, 38, SOCF_LE },
    { HIGIG_TRUNK_PORT4f, 6, 32, SOCF_LE },
    { HGTG_RESERVEDf, 5, 27, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_PORT3f, 6, 21, SOCF_LE },
    { HIGIG_TRUNK_PORT2f, 6, 15, SOCF_LE },
    { HIGIG_TRUNK_PORT1f, 6, 9, SOCF_LE },
    { HIGIG_TRUNK_PORT0f, 6, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HG_TRUNK_GROUP_BCM56820_A0r_fields[] = {
    { HIGIG_TRUNK_SIZEf, 4, 47, SOCF_LE },
    { HIGIG_TRUNK_PORT7f, 5, 42, SOCF_LE },
    { HIGIG_TRUNK_PORT6f, 5, 37, SOCF_LE },
    { HIGIG_TRUNK_PORT5f, 5, 32, SOCF_LE },
    { HGTG_RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_PORT4f, 5, 23, SOCF_LE },
    { HIGIG_TRUNK_PORT3f, 5, 18, SOCF_LE },
    { HIGIG_TRUNK_PORT2f, 5, 13, SOCF_LE },
    { HIGIG_TRUNK_PORT1f, 5, 8, SOCF_LE },
    { HIGIG_TRUNK_PORT0f, 5, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HG_TRUNK_GROUP_HIr_fields[] = {
    { HIGIG_TRUNK_PORT15f, 5, 42, SOCF_LE },
    { HIGIG_TRUNK_PORT14f, 5, 37, SOCF_LE },
    { HIGIG_TRUNK_PORT13f, 5, 32, SOCF_LE },
    { HGTG_RESERVED_HI1f, 4, 28, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_PORT12f, 5, 23, SOCF_LE },
    { HIGIG_TRUNK_PORT11f, 5, 18, SOCF_LE },
    { HIGIG_TRUNK_PORT10f, 5, 13, SOCF_LE },
    { HIGIG_TRUNK_PORT9f, 5, 8, SOCF_LE },
    { HIGIG_TRUNK_PORT8f, 5, 3, SOCF_LE },
    { HIGIG_RESERVED_HI0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HIGIG_BITMAP_64r_fields[] = {
    { BITMAPf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_HIGIG_SIMPLEX_CONFIGr_fields[] = {
    { ENABLE_SIMPLEXf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROLr_fields[] = {
    { ACTIVE_PORT_BITMAPf, 4, 16, SOCF_LE },
    { HIGIG_TRUNK_BITMAP1f, 4, 12, SOCF_LE },
    { HIGIG_TRUNK_BITMAP0f, 4, 8, SOCF_LE },
    { HIGIG_TRUNK3f, 1, 7, 0 },
    { HIGIG_TRUNK_ID3f, 1, 6, 0 },
    { HIGIG_TRUNK2f, 1, 5, 0 },
    { HIGIG_TRUNK_ID2f, 1, 4, 0 },
    { HIGIG_TRUNK1f, 1, 3, 0 },
    { HIGIG_TRUNK_ID1f, 1, 2, 0 },
    { HIGIG_TRUNK0f, 1, 1, 0 },
    { HIGIG_TRUNK_ID0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_64r_fields[] = {
    { ACTIVE_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { ACTIVE_PORT_BITMAPf, 54, 0, SOCF_LE },
    { ACTIVE_PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM53314_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 6, 20, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_BITMAP1f, 6, 14, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_BITMAP0f, 6, 8, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK3f, 1, 7, SOCF_RES },
    { HIGIG_TRUNK_ID3f, 1, 6, SOCF_RES },
    { HIGIG_TRUNK2f, 1, 5, SOCF_RES },
    { HIGIG_TRUNK_ID2f, 1, 4, SOCF_RES },
    { HIGIG_TRUNK1f, 1, 3, SOCF_RES },
    { HIGIG_TRUNK_ID1f, 1, 2, SOCF_RES },
    { HIGIG_TRUNK0f, 1, 1, SOCF_RES },
    { HIGIG_TRUNK_ID0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM56224_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 6, 20, SOCF_LE },
    { HIGIG_TRUNK_BITMAP1f, 6, 14, SOCF_LE },
    { HIGIG_TRUNK_BITMAP0f, 6, 8, SOCF_LE },
    { HIGIG_TRUNK3f, 1, 7, 0 },
    { HIGIG_TRUNK_ID3f, 1, 6, 0 },
    { HIGIG_TRUNK2f, 1, 5, 0 },
    { HIGIG_TRUNK_ID2f, 1, 4, 0 },
    { HIGIG_TRUNK1f, 1, 3, 0 },
    { HIGIG_TRUNK_ID1f, 1, 2, 0 },
    { HIGIG_TRUNK0f, 1, 1, 0 },
    { HIGIG_TRUNK_ID0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM56624_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM56800_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HIGIG_TRUNK_CONTROL_BCM56820_A0r_fields[] = {
    { ACTIVE_PORT_BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_HIGIG_TRUNK_GROUPr_fields[] = {
    { HIGIG_TRUNK_ID1_PORT3f, 2, 20, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT2f, 2, 18, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT1f, 2, 16, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT0f, 2, 14, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT3f, 2, 12, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT2f, 2, 10, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT1f, 2, 8, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT0f, 2, 6, SOCF_LE },
    { HIGIG_TRUNK_RTAG1f, 3, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAG0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HIGIG_TRUNK_GROUP_BCM53314_A0r_fields[] = {
    { HIGIG_TRUNK_ID1_PORT3f, 3, 27, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID1_PORT2f, 3, 24, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID1_PORT1f, 3, 21, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID1_PORT0f, 3, 18, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID0_PORT3f, 3, 15, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID0_PORT2f, 3, 12, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID0_PORT1f, 3, 9, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_ID0_PORT0f, 3, 6, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_RTAG1f, 3, 3, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_RTAG0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HIGIG_TRUNK_GROUP_BCM56224_A0r_fields[] = {
    { HIGIG_TRUNK_ID1_PORT3f, 3, 27, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT2f, 3, 24, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT1f, 3, 21, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT0f, 3, 18, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT3f, 3, 15, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT2f, 3, 12, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT1f, 3, 9, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT0f, 3, 6, SOCF_LE },
    { HIGIG_TRUNK_RTAG1f, 3, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAG0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_HIGIG_TRUNK_GROUP_BCM56514_A0r_fields[] = {
    { HIGIG_TRUNK_SIZE1f, 2, 24, SOCF_LE },
    { HIGIG_TRUNK_SIZE0f, 2, 22, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT3f, 2, 20, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT2f, 2, 18, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT1f, 2, 16, SOCF_LE },
    { HIGIG_TRUNK_ID1_PORT0f, 2, 14, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT3f, 2, 12, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT2f, 2, 10, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT1f, 2, 8, SOCF_LE },
    { HIGIG_TRUNK_ID0_PORT0f, 2, 6, SOCF_LE },
    { HIGIG_TRUNK_RTAG1f, 3, 3, SOCF_LE },
    { HIGIG_TRUNK_RTAG0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HIG_MH_CHKr_fields[] = {
    { HG_VFI_GRP_DROP_ENf, 1, 4, 0 },
    { HG_LPBACK_DROP_ENf, 1, 3, 0 },
    { HG_MIRROR_DROP_ENf, 1, 2, 0 },
    { HG_UNKN_HDR_DROP_ENf, 1, 1, 0 },
    { HG_UNKN_OP_DROP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_HOLCELLRESETLIMITr_fields[] = {
    { PORTCPU_RESETLIMITf, 2, 26, SOCF_LE },
    { PORTIPIC_RESETLIMITf, 2, 24, SOCF_LE },
    { PORT11_RESETLIMITf, 2, 22, SOCF_LE },
    { PORT10_RESETLIMITf, 2, 20, SOCF_LE },
    { PORT9_RESETLIMITf, 2, 18, SOCF_LE },
    { PORT8_RESETLIMITf, 2, 16, SOCF_LE },
    { PORT7_RESETLIMITf, 2, 14, SOCF_LE },
    { PORT6_RESETLIMITf, 2, 12, SOCF_LE },
    { PORT5_RESETLIMITf, 2, 10, SOCF_LE },
    { PORT4_RESETLIMITf, 2, 8, SOCF_LE },
    { PORT3_RESETLIMITf, 2, 6, SOCF_LE },
    { PORT2_RESETLIMITf, 2, 4, SOCF_LE },
    { PORT1_RESETLIMITf, 2, 2, SOCF_LE },
    { PORT0_RESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_HOLCELLRESETLIMIT_BCM5673_A0r_fields[] = {
    { PORTCPU_RESETLIMITf, 2, 4, SOCF_LE },
    { PORTIPIC_RESETLIMITf, 2, 2, SOCF_LE },
    { PORT0_RESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOS0MINXQCNTr_fields[] = {
    { HOLCOSMINXQCNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOS1MINXQCNTr_fields[] = {
    { HOLCOSMINXQCNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOS2MINXQCNTr_fields[] = {
    { HOLCOSMINXQCNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HOLCOSCELLMAXLIMITr_fields[] = {
    { CELLMAXRESUMELIMITf, 13, 13, SOCF_LE },
    { CELLMAXLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOSCELLMAXLIMIT_BCM53314_A0r_fields[] = {
    { CELLMAXRESUMELIMITf, 12, 12, SOCF_LE },
    { CELLMAXLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_HOLCOSCELLSETLIMITr_fields[] = {
    { CELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HOLCOSMINXQCNTr_fields[] = {
    { HOLCOSMINXQCNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HOLCOSPKTRESETLIMITr_fields[] = {
    { PKTRESETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOSPKTRESETLIMIT_BCM53314_A0r_fields[] = {
    { PKTRESETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMITr_fields[] = {
    { PKTSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM53314_A0r_fields[] = {
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56218_A0r_fields[] = {
    { RESETLIMITSELf, 2, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields[] = {
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56304_B0r_fields[] = {
    { RESETLIMITSELf, 2, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56504_A0r_fields[] = {
    { RESETLIMITSELf, 2, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56504_B0r_fields[] = {
    { RESETLIMITSELf, 2, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM56514_A0r_fields[] = {
    { RESETLIMITf, 11, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMIT_BCM5695_A0r_fields[] = {
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_HOLCOSSTATUSr_fields[] = {
    { PACKET_PORT_BITMAPf, 14, 14, SOCF_LE|SOCF_RO },
    { CELL_PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_HOLCOSSTATUS_BCM5673_A0r_fields[] = {
    { PACKET_PORT_BITMAPf, 3, 3, SOCF_LE|SOCF_RO },
    { CELL_PORT_BITMAPf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_HOLCOSSTATUS_BCM5695_A0r_fields[] = {
    { HOL_PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HOLDr_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_HOLD12DROPCOUNTr_fields[] = {
    { HOLD12DROPCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_HOLD_BCM56800_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HOLD_COS_PORT_SELECTr_fields[] = {
    { PORT_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_HOLD_COS_PORT_SELECT_BCM56218_A0r_fields[] = {
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_HOLD_COS_PORT_SELECT_BCM56504_A0r_fields[] = {
    { PORT_NUMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HOLSTATUSr_fields[] = {
    { CELLHOLSTATUSf, 8, 24, SOCF_LE|SOCF_RO },
    { PKTYELLOWSTATUSf, 8, 16, SOCF_LE|SOCF_RO },
    { PKTREDSTATUSf, 8, 8, SOCF_LE|SOCF_RO },
    { PKTHOLSTATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HOLSTATUS_E2Er_fields[] = {
    { CELLHOLSTATUSf, 8, 8, SOCF_LE|SOCF_RO },
    { PKTHOLSTATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HOL_MIN_TIMEr_fields[] = {
    { TIMEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HOL_STATUS_UPDATE_TIMEr_fields[] = {
    { TIMEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_HOL_STAT_BMAPr_fields[] = {
    { PORT_BITMAPf, 21, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_HOL_STAT_CPUr_fields[] = {
    { Q_DROP_STATE_HIf, 16, 32, SOCF_LE|SOCF_RES },
    { Q_DROP_STATEf, 48, 0, SOCF_LE|SOCF_RES },
    { Q_DROP_STATE_LOf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HOL_STAT_CPU_BCM56820_A0r_fields[] = {
    { Q_DROP_STATEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_HOL_STAT_PORTr_fields[] = {
    { Q_DROP_STATEf, 24, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HOL_STAT_PORT_BCM56820_A0r_fields[] = {
    { Q_DROP_STATEf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_ATE_STS0r_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { RESERVED0f, 14, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { NOW_LOCKEDf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_ATE_STS1r_fields[] = {
    { ERR_BITMAPf, 10, 16, SOCF_LE|SOCF_RO },
    { RESERVED0f, 6, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_DONEf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_ATE_STS2r_fields[] = {
    { GOT_LOCKf, 10, 16, SOCF_LE|SOCF_RO },
    { RESERVED0f, 6, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { LOST_LOCKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_ATE_TMODEr_fields[] = {
    { ERR_THRESHf, 8, 12, SOCF_LE },
    { CLR_STICKYf, 1, 11, 0 },
    { FORCE_ERRf, 1, 10, 0 },
    { BIST_ENf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D0F_2r_fields[] = {
    { DTU_LTE_D0F_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D0F_3r_fields[] = {
    { DTU_LTE_D0F_3f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D0R_2r_fields[] = {
    { DTU_LTE_D0R_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D0R_3r_fields[] = {
    { DTU_LTE_D0R_3f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D1F_2r_fields[] = {
    { DTU_LTE_D1F_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D1F_3r_fields[] = {
    { DTU_LTE_D1F_3f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D1R_2r_fields[] = {
    { DTU_LTE_D1R_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_D1R_3r_fields[] = {
    { DTU_LTE_D1R_3f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_STS_DONEr_fields[] = {
    { ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { ERR_BITMAPf, 8, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 15, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_STS_ERR_DF_2r_fields[] = {
    { ERR_DF_2f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_STS_ERR_DF_3r_fields[] = {
    { ERR_DF_3f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_STS_ERR_DR_2r_fields[] = {
    { ERR_DR_2f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_STS_ERR_DR_3r_fields[] = {
    { ERR_DR_3f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_TMODE0r_fields[] = {
    { START_LAB_TESTf, 1, 15, 0 },
    { CLR_STATUSf, 1, 14, 0 },
    { RESERVED2f, 1, 13, SOCF_RES },
    { LOOP_MODEf, 2, 11, SOCF_LE },
    { ADR_MODEf, 2, 9, SOCF_LE },
    { RESERVED1f, 2, 7, SOCF_LE|SOCF_RES },
    { FOREVERf, 1, 6, 0 },
    { EM_LATENCY7f, 1, 5, 0 },
    { RESERVED0f, 1, 4, SOCF_RES },
    { W2R_NOPSf, 2, 2, SOCF_LE },
    { R2W_NOPSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HSE_DTU_LTE_TMODE1r_fields[] = {
    { WDOEBRf, 4, 20, SOCF_LE },
    { WDOEBFf, 4, 16, SOCF_LE },
    { WDMRf, 4, 12, SOCF_LE },
    { WDMFf, 4, 8, SOCF_LE },
    { RDMRf, 4, 4, SOCF_LE },
    { RDMFf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HTLS_UPLINK_CONTROLr_fields[] = {
    { TTLf, 8, 21, SOCF_LE },
    { MARTINI_MC_TYPEf, 16, 5, SOCF_LE },
    { DLF_AS_UNICASTf, 1, 4, 0 },
    { CHECK_DAf, 1, 3, 0 },
    { INSERT_TUNNEL_LABELf, 1, 2, 0 },
    { UPLINKf, 1, 1, 0 },
    { USE_EXPf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HTLS_UPLINK_DAr_fields[] = {
    { DAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HTLS_UPLINK_SAr_fields[] = {
    { SAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HTLS_UPLINK_TUNNELr_fields[] = {
    { TUNNEL_LABELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_HTLS_VC_LABELr_fields[] = {
    { VCLABELf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_IARB_HDR_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 7, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IARB_LEARN_CONTROLr_fields[] = {
    { HITDAf, 1, 1, 0 },
    { HITSAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_IARB_SBUS_TIMERr_fields[] = {
    { VALUEf, 6, 1, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IARB_TDM_CONTROLr_fields[] = {
    { ESM_ENABLEf, 10, 4, SOCF_LE },
    { ESM_ELIGIBLE_MODEf, 2, 2, SOCF_LE },
    { TDM_MODEf, 1, 1, 0 },
    { DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IARB_TDM_CONTROL_BCM56334_A0r_fields[] = {
    { TDM_WRAP_PTRf, 7, 1, SOCF_LE },
    { DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IARB_TDM_CONTROL_BCM56634_A0r_fields[] = {
    { TDM_WRAP_PTRf, 8, 1, SOCF_LE },
    { DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IARB_TDM_MAPr_fields[] = {
    { XPORT7f, 3, 21, SOCF_LE },
    { XPORT6f, 3, 18, SOCF_LE },
    { XPORT5f, 3, 15, SOCF_LE },
    { XPORT4f, 3, 12, SOCF_LE },
    { XPORT3f, 3, 9, SOCF_LE },
    { XPORT2f, 3, 6, SOCF_LE },
    { XPORT1f, 3, 3, SOCF_LE },
    { XPORT0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IBCASTr_fields[] = {
    { EVEN_PARITYf, 1, 26, SOCF_RES },
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IBCAST_BLOCK_MASKr_fields[] = {
    { BLK_BITMAP_1f, 25, 32, SOCF_LE },
    { RESERVED_0f, 3, 29, SOCF_LE|SOCF_RES },
    { BLK_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IBCAST_BLOCK_MASK_BCM53314_A0r_fields[] = {
    { BLK_BITMAPf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_IBPCELLCOUNTr_fields[] = {
    { CELLCOUNTf, 13, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IBPCELLCOUNT_BCM53314_A0r_fields[] = {
    { CELLCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IBPCELLSETLIMITr_fields[] = {
    { CELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IBPCELLSETLIMIT_BCM53314_A0r_fields[] = {
    { RESETLIMITSELf, 2, 12, SOCF_LE },
    { CELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPCELLSETLIMIT_BCM56218_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IBPCELLSETLIMIT_BCM56224_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_IBPCELLSETLIMIT_BCM56504_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_IBPCOSPKTSETLIMITr_fields[] = {
    { PKTSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IBPDISCARDSETLIMITr_fields[] = {
    { DISCARDSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IBPDISCARDSETLIMIT_BCM53314_A0r_fields[] = {
    { DISCARDSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPDISCARDSETLIMIT_BCM56218_A0r_fields[] = {
    { DISCARDSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IBPDISCARDSETLIMIT_BCM56224_A0r_fields[] = {
    { DISCARDSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IBPPKTSETLIMITr_fields[] = {
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IBPPKTSETLIMIT_BCM53314_A0r_fields[] = {
    { RESETLIMITSELf, 2, 12, SOCF_LE },
    { PKTSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPPKTSETLIMIT_BCM56218_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { PKTSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IBPPKTSETLIMIT_BCM56224_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { PKTSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_IBPPKTSETLIMIT_BCM56504_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { PKTSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IBP_MIN_TIMEr_fields[] = {
    { TIMEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_ICBP_FULLr_fields[] = {
    { FULL_FLAGf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ICBP_FULL_BCM5665_A0r_fields[] = {
    { FULL_FLAGf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_ICONFIGr_fields[] = {
    { BIGMAC_RESETf, 1, 21, SOCF_RES },
    { INIT_ING_STATSf, 1, 20, SOCF_RES },
    { INIT_EGR_STATSf, 1, 19, SOCF_RES },
    { AUTO_CLEAR_ENf, 1, 18, SOCF_RES },
    { PORT_DIS_ALLf, 1, 17, SOCF_RES },
    { MY_MODIDf, 5, 12, SOCF_LE|SOCF_RES },
    { FWD_WITH_PKT_VIDf, 1, 11, SOCF_RES },
    { PRESERVE_FMTf, 1, 10, SOCF_RES },
    { CMLf, 3, 7, SOCF_LE|SOCF_RES },
    { IPIC_CASCADEf, 1, 6, SOCF_RES },
    { ST_COUNTf, 5, 1, SOCF_LE|SOCF_RES },
    { ST_MODULEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0)
soc_field_info_t soc_ICONFIG_BCM5650_C0r_fields[] = {
    { BIGMAC_RESETf, 1, 27, 0 },
    { INIT_ING_STATSf, 1, 26, 0 },
    { INIT_EGR_STATSf, 1, 25, 0 },
    { AUTO_CLEAR_ENf, 1, 24, 0 },
    { PORT_DIS_ALLf, 1, 23, 0 },
    { HTLS_MODEf, 1, 22, 0 },
    { MY_MODID0f, 5, 17, SOCF_LE },
    { MY_MODID1f, 5, 12, SOCF_LE },
    { FWD_WITH_PKT_VIDf, 1, 11, 0 },
    { PRESERVE_FMTf, 1, 10, 0 },
    { CMLf, 3, 7, SOCF_LE },
    { IPIC_CASCADEf, 1, 6, 0 },
    { ST_COUNTf, 5, 1, SOCF_LE },
    { ST_MODULEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_ICONFIG_BCM5665_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 27, SOCF_RES },
    { INIT_ING_STATSf, 1, 26, SOCF_RES },
    { INIT_EGR_STATSf, 1, 25, SOCF_RES },
    { AUTO_CLEAR_ENf, 1, 24, SOCF_RES },
    { PORT_DIS_ALLf, 1, 23, SOCF_RES },
    { HTLS_MODEf, 1, 22, SOCF_RES },
    { MY_MODID0f, 5, 17, SOCF_LE|SOCF_RES },
    { MY_MODID1f, 5, 12, SOCF_LE|SOCF_RES },
    { FWD_WITH_PKT_VIDf, 1, 11, SOCF_RES },
    { PRESERVE_FMTf, 1, 10, SOCF_RES },
    { CMLf, 3, 7, SOCF_LE|SOCF_RES },
    { IPIC_CASCADEf, 1, 6, SOCF_RES },
    { ST_COUNTf, 5, 1, SOCF_LE|SOCF_RES },
    { ST_MODULEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ICONFIG_BCM5673_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 21, SOCF_SC|SOCF_RES },
    { INIT_ING_STATSf, 1, 20, SOCF_RES },
    { INIT_EGR_STATSf, 1, 19, SOCF_RES },
    { AUTO_CLEAR_ENf, 1, 18, SOCF_RES },
    { PORT_DIS_ALLf, 1, 17, SOCF_RES },
    { MY_MODIDf, 5, 12, SOCF_LE|SOCF_RES },
    { FWD_WITH_PKT_VIDf, 1, 11, SOCF_RES },
    { PRESERVE_FMTf, 1, 10, SOCF_RES },
    { CMLf, 3, 7, SOCF_LE|SOCF_RES },
    { IPIC_CASCADEf, 1, 6, SOCF_RES },
    { ST_COUNTf, 5, 1, SOCF_LE|SOCF_SC|SOCF_RES },
    { ST_MODULEf, 1, 0, SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_ICONFIG_BCM5695_A0r_fields[] = {
    { HONOR_PAUSE_FOR_E2Ef, 1, 26, SOCF_RES },
    { IPIC_E2E_IBP_ENBLf, 1, 25, SOCF_RES },
    { IPIC_E2E_HOL_ENBLf, 1, 24, SOCF_RES },
    { IPIC_PAUSE_ENBLf, 1, 23, SOCF_RES },
    { BIGMAC_RESETf, 1, 22, SOCF_RES },
    { INIT_ING_STATSf, 1, 21, SOCF_RES },
    { INIT_EGR_STATSf, 1, 20, SOCF_RES },
    { AUTO_CLEAR_ENf, 1, 19, SOCF_RES },
    { PORT_DIS_ALLf, 1, 18, SOCF_RES },
    { MY_MODIDf, 6, 12, SOCF_LE|SOCF_RES },
    { FWD_WITH_PKT_VIDf, 1, 11, SOCF_RES },
    { PRESERVE_FMTf, 1, 10, SOCF_RES },
    { CMLf, 3, 7, SOCF_LE|SOCF_RES },
    { IPIC_CASCADEf, 1, 6, SOCF_RES },
    { ST_COUNTf, 5, 1, SOCF_LE|SOCF_RES },
    { ST_MODULEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAPr_fields[] = {
    { BITMAPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_64r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BITMAPf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_BCM53314_A0r_fields[] = {
    { BITMAPf, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_BCM56218_A0r_fields[] = {
    { BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_BCM56224_A0r_fields[] = {
    { BITMAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_BCM56504_A0r_fields[] = {
    { BITMAPf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAP_BCM56624_A0r_fields[] = {
    { BITMAPf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ICOS_SELr_fields[] = {
    { COS7f, 3, 21, SOCF_LE|SOCF_RES },
    { COS6f, 3, 18, SOCF_LE|SOCF_RES },
    { COS5f, 3, 15, SOCF_LE|SOCF_RES },
    { COS4f, 3, 12, SOCF_LE|SOCF_RES },
    { COS3f, 3, 9, SOCF_LE|SOCF_RES },
    { COS2f, 3, 6, SOCF_LE|SOCF_RES },
    { COS1f, 3, 3, SOCF_LE|SOCF_RES },
    { COS0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_ICPU_CONTROLr_fields[] = {
    { UVLAN_TOCPUf, 1, 17, 0 },
    { STATICMOVE_TOCPUf, 1, 12, 0 },
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IDLF_TRUNK_BLOCK_MASKr_fields[] = {
    { BLOCK_MASK_1f, 25, 32, SOCF_LE },
    { RESERVED_0f, 3, 29, SOCF_LE|SOCF_RES },
    { BLOCK_MASK_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IE2E_MAX_RATEr_fields[] = {
    { CLKS_BETWEEN_PKTSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_IEGR_DBGr_fields[] = {
    { ERR_PKT_ENf, 1, 1, 0 },
    { DEBUG_ONf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IEGR_DBG_BCM5695_A0r_fields[] = {
    { PORT_RESURRECTf, 1, 2, 0 },
    { ERR_PKT_ENf, 1, 1, 0 },
    { DEBUG_ONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IEGR_PORTr_fields[] = {
    { HIGIG_L2_MPLS_ENCAPf, 1, 29, SOCF_SC },
    { OUTER_TPIDf, 16, 13, SOCF_LE },
    { HIGIGf, 1, 12, 0 },
    { NNIf, 1, 11, 0 },
    { PORT_ENABLEf, 1, 10, 0 },
    { EN_EFILTERf, 1, 9, 0 },
    { VT_ENABLEf, 1, 8, 0 },
    { VT_MISS_DROPf, 1, 7, 0 },
    { IEGR_PORT_RESERVEDf, 1, 6, 0 },
    { CNG00TOCFIf, 1, 5, 0 },
    { CNG01TOCFIf, 1, 4, 0 },
    { CNG10TOCFIf, 1, 3, 0 },
    { CNG11TOCFIf, 1, 2, 0 },
    { PRESERVE_CPU_TAGf, 1, 1, 0 },
    { IEGR_PORT_RESERVED2f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IEGR_PORT_BCM53314_A0r_fields[] = {
    { EAV_CAPABLEf, 1, 14, SOCF_RES },
    { IEEE_802_1AS_ENABLEf, 1, 13, SOCF_RES },
    { MY_MODIDf, 4, 9, SOCF_LE|SOCF_SC|SOCF_RES },
    { EM_SRCMOD_CHANGEf, 1, 8, SOCF_SC|SOCF_RES },
    { CFIf, 4, 4, SOCF_LE|SOCF_RES },
    { PRESERVE_CPU_TAGf, 1, 3, SOCF_RES },
    { EN_EFILTERf, 1, 2, SOCF_RES },
    { NNI_PORTf, 1, 1, SOCF_RES },
    { PORT_TYPEf, 2, 0, SOCF_LE|SOCF_RES },
    { HIGIG_PACKETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IEGR_PORT_L3UC_MODSr_fields[] = {
    { L3_UC_VLAN_DISABLEf, 1, 3, SOCF_RES },
    { L3_UC_TTL_DISABLEf, 1, 2, SOCF_RES },
    { L3_UC_DA_DISABLEf, 1, 1, SOCF_RES },
    { L3_UC_SA_DISABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IEGR_SNGL_OUTr_fields[] = {
    { PKT_SENTf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IEGR_SNGL_PKTr_fields[] = {
    { SNGL_PKT_MODE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IEMIRROR_CONTROLr_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_CONTROLr_fields[] = {
    { EN_EXT_SEARCH_REQf, 1, 27, 0 },
    { ECC_FIX_ENf, 1, 26, 0 },
    { ECB_PERR_MODE_SINGLEf, 1, 25, 0 },
    { ECB_INJECT_PERRf, 1, 24, 0 },
    { ECB_BP_SET_THRf, 8, 16, SOCF_LE },
    { ECB_BP_CLR_THRf, 8, 8, SOCF_LE },
    { ECB_SHOW_CUR_COUNTf, 1, 7, 0 },
    { RSVD1f, 2, 5, SOCF_LE|SOCF_RES },
    { CPU_CELL_WAIT_COUNTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_CONTROL2r_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RES },
    { EN_CPU_OPTIMIZATIONf, 1, 14, 0 },
    { EN_PURGE_ON_DEDf, 1, 13, 0 },
    { NL7K_350_MODEf, 1, 12, 0 },
    { FP_REFRESH_ENABLEf, 1, 11, 0 },
    { DONTKILL_SBUSCMDf, 1, 10, 0 },
    { BLOCK_MOP_ALSOf, 1, 9, 0 },
    { OVERRIDE_IARB_BLOCK_EOPf, 1, 8, 0 },
    { ECB_FIFO_DEPTHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_CONTROL2_BCM56634_A0r_fields[] = {
    { RSVDf, 12, 20, SOCF_LE|SOCF_RES },
    { EN_NONCPU_OPTIMIZATIONf, 1, 19, 0 },
    { NONCPU_CELL_WAIT_COUNTf, 4, 15, SOCF_LE },
    { EN_CPU_OPTIMIZATIONf, 1, 14, 0 },
    { EN_PURGE_ON_DEDf, 1, 13, 0 },
    { NL7K_350_MODEf, 1, 12, 0 },
    { FP_REFRESH_ENABLEf, 1, 11, 0 },
    { DONTKILL_SBUSCMDf, 1, 10, 0 },
    { BLOCK_MOP_ALSOf, 1, 9, 0 },
    { OVERRIDE_IARB_BLOCK_EOPf, 1, 8, 0 },
    { ECB_FIFO_DEPTHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IESMIF_CONTROL_BCM56334_A0r_fields[] = {
    { FP_REFRESH_ENABLEf, 1, 1, 0 },
    { DONTKILL_SBUSCMDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_CONTROL_BCM56634_A0r_fields[] = {
    { EN_EXT_SEARCH_REQf, 1, 27, 0 },
    { ECC_FIX_ENf, 1, 26, 0 },
    { ECB_PERR_MODE_SINGLEf, 1, 25, 0 },
    { ECB_INJECT_PERRf, 1, 24, 0 },
    { ECB_BP_SET_THRf, 8, 16, SOCF_LE },
    { ECB_BP_CLR_THRf, 8, 8, SOCF_LE },
    { ECB_SHOW_CUR_COUNTf, 1, 7, 0 },
    { RSVD1f, 2, 5, SOCF_LE|SOCF_RES },
    { CPU_CELL_WAIT_COUNTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_ECB_ECC_STATUS_DBEr_fields[] = {
    { DOUBLE_BIT_ERR2f, 1, 10, 0 },
    { DOUBLE_BIT_ERR1f, 1, 9, 0 },
    { DOUBLE_BIT_ERR0f, 1, 8, 0 },
    { ENTRY_IDXf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_ECB_ECC_STATUS_DBE_BCM56634_A0r_fields[] = {
    { DOUBLE_BIT_ERR3f, 1, 11, 0 },
    { DOUBLE_BIT_ERR2f, 1, 10, 0 },
    { DOUBLE_BIT_ERR1f, 1, 9, 0 },
    { DOUBLE_BIT_ERR0f, 1, 8, 0 },
    { ENTRY_IDXf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_ECB_ECC_STATUS_SBEr_fields[] = {
    { SYNDROME0f, 11, 11, SOCF_LE },
    { SINGLE_BIT_ERR2f, 1, 10, 0 },
    { SINGLE_BIT_ERR1f, 1, 9, 0 },
    { SINGLE_BIT_ERR0f, 1, 8, 0 },
    { ENTRY_IDXf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_ECB_ECC_STATUS_SBE_BCM56634_A0r_fields[] = {
    { SYNDROME3f, 1, 23, 0 },
    { SINGLE_BIT_ERR3f, 1, 22, 0 },
    { SYNDROME0f, 11, 11, SOCF_LE },
    { SINGLE_BIT_ERR2f, 1, 10, 0 },
    { SINGLE_BIT_ERR1f, 1, 9, 0 },
    { SINGLE_BIT_ERR0f, 1, 8, 0 },
    { ENTRY_IDXf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_ECB_SBE_SYNDROME12r_fields[] = {
    { SYNDROME2f, 11, 11, SOCF_LE },
    { SYNDROME1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_ECB_SBE_SYNDROME12_BCM56634_A0r_fields[] = {
    { SYNDROME3f, 10, 22, SOCF_LE },
    { SYNDROME2f, 11, 11, SOCF_LE },
    { SYNDROME1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IESMIF_INTR_CLEAR_BCM56334_A0r_fields[] = {
    { FP_REFRESH_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_INTR_ENABLEr_fields[] = {
    { ENABLEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IESMIF_INTR_ENABLE_BCM56334_A0r_fields[] = {
    { FP_REFRESH_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_INTR_STATUSr_fields[] = {
    { AGE_IPFIX_ERRf, 1, 14, 0 },
    { FP_REFRESH_ERRf, 1, 13, 0 },
    { BK2BK_ESM_ELIGIBLEf, 1, 12, 0 },
    { ESU_ASF_HI_ACCUMf, 1, 11, 0 },
    { LUREQFIFO_FULLf, 1, 10, SOCF_RO },
    { ECB_HI_ACCUMf, 1, 9, 0 },
    { ECB_FULLf, 1, 8, 0 },
    { DROPPED_CELLf, 1, 7, 0 },
    { CNP_ES_COUNT_WRAPf, 1, 6, 0 },
    { CNP_EXT_SEARCHf, 1, 5, 0 },
    { NEW_MAX_LATENCYf, 1, 4, 0 },
    { ECB_SEC_COUNT_WRAPf, 1, 3, 0 },
    { ECB_SEC_ERRf, 1, 2, SOCF_RO },
    { ECB_DED_COUNT_WRAPf, 1, 1, 0 },
    { ECB_DED_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IESMIF_STATUS2r_fields[] = {
    { ESU_ASF_HI_ACCUMf, 1, 28, SOCF_RO },
    { LUREQFIFO_FULLf, 1, 27, SOCF_RO|SOCF_RES },
    { ECB_HI_ACCUMf, 1, 26, SOCF_RO },
    { ECB_FULLf, 1, 25, SOCF_RO },
    { ECB_EMPTYf, 1, 24, SOCF_RO },
    { ECB_RPf, 8, 16, SOCF_LE|SOCF_RO },
    { ECB_WPf, 8, 8, SOCF_LE|SOCF_RO },
    { ECB_COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS3r_fields[] = {
    { WTIMEf, 10, 20, SOCF_LE },
    { OTIMEf, 10, 10, SOCF_LE },
    { MAX_LATENCYf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS4r_fields[] = {
    { ECB_ER_CUR_COUNTf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS5r_fields[] = {
    { ECB_SEC_COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS6r_fields[] = {
    { ECB_DED_COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS7r_fields[] = {
    { CNP_EXT_SEARCH_COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IESMIF_STATUS2_BCM56634_A0r_fields[] = {
    { ESU_ASF_HI_ACCUMf, 1, 28, SOCF_RO },
    { LUREQFIFO_FULLf, 1, 27, SOCF_RO },
    { ECB_HI_ACCUMf, 1, 26, SOCF_RO },
    { ECB_FULLf, 1, 25, SOCF_RO },
    { ECB_EMPTYf, 1, 24, SOCF_RO },
    { ECB_RPf, 8, 16, SOCF_LE|SOCF_RO },
    { ECB_WPf, 8, 8, SOCF_LE|SOCF_RO },
    { ECB_COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IGMP_MLD_PKT_CONTROLr_fields[] = {
    { PFM_RULE_APPLYf, 1, 27, 0 },
    { IGMP_REP_LEAVE_FWD_ACTIONf, 2, 25, SOCF_LE },
    { IGMP_REP_LEAVE_TO_CPUf, 1, 24, 0 },
    { IGMP_QUERY_FWD_ACTIONf, 2, 22, SOCF_LE },
    { IGMP_QUERY_TO_CPUf, 1, 21, 0 },
    { IGMP_UNKNOWN_MSG_FWD_ACTIONf, 2, 19, SOCF_LE },
    { IGMP_UNKNOWN_MSG_TO_CPUf, 1, 18, 0 },
    { MLD_REP_DONE_FWD_ACTIONf, 2, 16, SOCF_LE },
    { MLD_REP_DONE_TO_CPUf, 1, 15, 0 },
    { MLD_QUERY_FWD_ACTIONf, 2, 13, SOCF_LE },
    { MLD_QUERY_TO_CPUf, 1, 12, 0 },
    { IPV4_RESVD_MC_PKT_FWD_ACTIONf, 2, 10, SOCF_LE },
    { IPV4_RESVD_MC_PKT_TO_CPUf, 1, 9, 0 },
    { IPV6_RESVD_MC_PKT_FWD_ACTIONf, 2, 7, SOCF_LE },
    { IPV6_RESVD_MC_PKT_TO_CPUf, 1, 6, 0 },
    { IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf, 2, 4, SOCF_LE },
    { IPV4_MC_ROUTER_ADV_PKT_TO_CPUf, 1, 3, 0 },
    { IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf, 2, 1, SOCF_LE },
    { IPV6_MC_ROUTER_ADV_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_IGR_CONFIGr_fields[] = {
    { USE_IGR_PAUSE_FRAME_DETf, 1, 5, 0 },
    { HIGIG_ALLOW_SAME_MODIDf, 1, 4, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 3, 0 },
    { NO_UDP_TNL_CSf, 1, 2, 0 },
    { DRACO1_5_MIRRORf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_CONFIG_BCM56601_B0r_fields[] = {
    { PROXY_MODEf, 1, 8, 0 },
    { ECN_RFC3168f, 1, 7, 0 },
    { FP_SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { USE_IGR_PAUSE_FRAME_DETf, 1, 5, 0 },
    { HIGIG_ALLOW_SAME_MODIDf, 1, 4, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 3, 0 },
    { NO_UDP_TNL_CSf, 1, 2, 0 },
    { DRACO1_5_MIRRORf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_DEBUGr_fields[] = {
    { XMODEf, 1, 2, 0 },
    { SKIP_IG_TBL_INITf, 1, 1, 0 },
    { CLR_CMIC_FIFOf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_IPORTr_fields[] = {
    { MY_MODIDf, 6, 18, SOCF_LE },
    { NNI_PORTf, 1, 17, 0 },
    { HIGIGf, 1, 16, 0 },
    { OUTER_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_VLAN_CONTROLr_fields[] = {
    { INNER_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_IHG_LOOKUPr_fields[] = {
    { HG_LOOKUP_ENABLEf, 1, 10, 0 },
    { HYBRID_MODE_ENABLEf, 1, 9, 0 },
    { DST_HG_LOOKUP_BITMAPf, 4, 5, SOCF_LE },
    { USE_MH_PKT_PRIf, 1, 4, 0 },
    { USE_MH_VIDf, 1, 3, 0 },
    { USE_MH_INTERNAL_PRIf, 1, 2, 0 },
    { REMOVE_MH_SRC_PORTf, 1, 1, 0 },
    { LOOKUP_WITH_MH_SRC_PORTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_IHG_LOOKUP_BCM56624_A0r_fields[] = {
    { HG_LOOKUP_ENABLEf, 1, 5, 0 },
    { HYBRID_MODE_ENABLEf, 1, 4, 0 },
    { USE_MH_PKT_PRIf, 1, 3, 0 },
    { USE_MH_VIDf, 1, 2, 0 },
    { USE_MH_INTERNAL_PRIf, 1, 1, 0 },
    { REMOVE_MH_SRC_PORTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IHG_LOOKUP_BCM56820_A0r_fields[] = {
    { HG_LOOKUP_ENABLEf, 1, 6, 0 },
    { HYBRID_MODE_ENABLEf, 1, 5, 0 },
    { USE_MH_PKT_PRIf, 1, 4, 0 },
    { USE_MH_VIDf, 1, 3, 0 },
    { USE_MH_INTERNAL_PRIf, 1, 2, 0 },
    { REMOVE_MH_SRC_PORTf, 1, 1, 0 },
    { LOOKUP_WITH_MH_SRC_PORTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IHIGIG_CONTROLr_fields[] = {
    { UNKNOWN_OPCODE_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IHOLD0r_fields[] = {
    { COUNTf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IHOLD7r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IHOLD0_BCM5670_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_D0r_fields[] = {
    { D_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_D1r_fields[] = {
    { D_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_D2r_fields[] = {
    { D_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_D3r_fields[] = {
    { D_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IHOL_MH0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IHOL_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IHOL_MH2r_fields[] = {
    { MH_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_RX_DA_LSr_fields[] = {
    { DAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_RX_DA_MSr_fields[] = {
    { DAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_RX_LENGTH_TYPEr_fields[] = {
    { LENGTH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IHOL_RX_OPCODEr_fields[] = {
    { OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IIF_ENTRY_SRCH_AVAILr_fields[] = {
    { IIF_ENTRY_SRCH_AVAIL_BITSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_IING_DBGr_fields[] = {
    { IGNORE_FRXERRORf, 1, 2, 0 },
    { DONT_REGEN_CRCf, 1, 1, 0 },
    { DEBUG_ONf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IING_DBG_BCM5695_A0r_fields[] = {
    { COPY_PSE_TO_CPUf, 1, 4, 0 },
    { COPY_E2E_TO_CPUf, 1, 3, 0 },
    { IGNORE_FRXERRORf, 1, 2, 0 },
    { DONT_REGEN_CRCf, 1, 1, 0 },
    { DEBUG_ONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IING_EGRMSKBMAPr_fields[] = {
    { BLK_BITMAPf, 21, 0, SOCF_LE },
    { BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IING_EGRMSKBMAP_64r_fields[] = {
    { BLK_BITMAP_1f, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IING_EGRMSKBMAP_64_BCM56334_A0r_fields[] = {
    { BLK_BITMAPf, 30, 0, SOCF_LE },
    { BITMAP_LOf, 30, 0, SOCF_LE },
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IING_EGRMSKBMAP_64_BCM56634_A0r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BLK_BITMAP_1f, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IING_EGRMSKBMAP_BCM53314_A0r_fields[] = {
    { BLK_BITMAPf, 25, 0, SOCF_LE|SOCF_RES },
    { BITMAPf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IING_EGRMSKBMAP_BCM56224_A0r_fields[] = {
    { BLK_BITMAPf, 30, 0, SOCF_LE },
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IING_EGRMSKBMAP_BCM56514_A0r_fields[] = {
    { BLK_BITMAPf, 29, 0, SOCF_LE },
    { BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IIRSEL_TM_REG_1r_fields[] = {
    { TM_INITIAL_ING_L3_NEXT_HOPf, 4, 4, SOCF_LE },
    { TM_INITIAL_L3_ECMPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IKNOWN_MCAST_BLOCK_MASK_64r_fields[] = {
    { BLK_BITMAP_HIf, 22, 32, SOCF_LE },
    { BLK_BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r_fields[] = {
    { BLK_BITMAP_LOf, 30, 0, SOCF_LE },
    { BLK_BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BLK_BITMAP_HIf, 22, 32, SOCF_LE },
    { BLK_BITMAPf, 54, 0, SOCF_LE },
    { BLK_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_IL2LU_TM_REG_1r_fields[] = {
    { TM_L2_USER_ENTRYf, 11, 20, SOCF_LE },
    { TM_L2_USER_ENTRY_DATAf, 4, 16, SOCF_LE },
    { TM_L2_HITf, 8, 8, SOCF_LE },
    { TM_L2_ENTRYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IL2LU_WW_REG_1r_fields[] = {
    { WW_L2_USER_ENTRY_DATAf, 1, 2, 0 },
    { WW_L2_HITf, 1, 1, 0 },
    { WW_L2_ENTRYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IL2MC_TM_REG_1r_fields[] = {
    { TM_L2MCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IL2MC_TM_REG_1_BCM53314_A0r_fields[] = {
    { WW_L2MCf, 1, 4, 0 },
    { TM_L2MCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IL3LU_TM_REG_1r_fields[] = {
    { TM_L3_ENTRYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IL3MC_ERBFIFO_STATUSr_fields[] = {
    { FULLf, 1, 20, SOCF_RO },
    { EMPTYf, 1, 19, SOCF_RO },
    { RPf, 6, 13, SOCF_LE|SOCF_RO },
    { WPf, 6, 7, SOCF_LE|SOCF_RO },
    { COUNTf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_ERB_CTLr_fields[] = {
    { EN_PTR_MISMATCHf, 1, 9, 0 },
    { FPCREQFIFO_SHOW_CUR_COUNTf, 1, 8, 0 },
    { ERB_LIMIT_COUNTf, 7, 1, SOCF_LE },
    { ERB_SHOW_CUR_COUNTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_ERB_INTR_CLEARr_fields[] = {
    { WRITE1CLR_DATAf, 13, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_ERB_INTR_ENABLEr_fields[] = {
    { ENABLEf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_ERB_INTR_STATUSr_fields[] = {
    { EXTFP_POLICY_SECf, 1, 12, 0 },
    { EXTFP_POLICY_DEDf, 1, 11, 0 },
    { EXT_LU_ERRf, 1, 10, 0 },
    { FPCREQFIFO_BK2BK_WRf, 1, 9, 0 },
    { FPCREQFIFO_OVERFLOWf, 1, 8, 0 },
    { FPCREQFIFO_FULLf, 1, 7, 0 },
    { FP1RSPFIFOCOUNT_GTE_HITHRf, 1, 6, 0 },
    { FP0RSPFIFOCOUNT_GTE_HITHRf, 1, 5, 0 },
    { L2L3RSPFIFOCOUNT_GTE_HITHRf, 1, 4, 0 },
    { IPCF_PTR_MISMATCHf, 1, 3, 0 },
    { ERB_OVERFLOWf, 1, 2, 0 },
    { ERB_FULLf, 1, 1, 0 },
    { ERB_UNDERRUNf, 1, 0, 0 }
};

#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_FP0RSPFIFO_RS_STATUSr_fields[] = {
    { COUNT_GTE_HITHRf, 1, 25, SOCF_RO|SOCF_RES },
    { EMPTYf, 1, 24, SOCF_RO|SOCF_RES },
    { RPf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WPf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_FPCREQFIFO_WS_STATUSr_fields[] = {
    { FULLf, 1, 24, SOCF_RO|SOCF_RES },
    { RPf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WPf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IL3MC_IPCF_PTR_MISMATCH_INFOr_fields[] = {
    { MULTIf, 1, 16, 0 },
    { IPIPE_IPCF_PTRf, 8, 8, SOCF_LE },
    { ERB_IPCF_PTRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_IL3MC_L2L3RSPFIFO_RS_CTLr_fields[] = {
    { RSVDf, 14, 18, SOCF_LE|SOCF_RES },
    { RD_DISABLEf, 1, 17, 0 },
    { SHOW_CUR_COUNTf, 1, 16, 0 },
    { COUNT_HI_THRf, 8, 8, SOCF_LE },
    { COUNT_LO_THRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IL3MC_TM_REG_1r_fields[] = {
    { TM_L3MCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ILINKr_fields[] = {
    { PORT_BITMAP_1f, 25, 32, SOCF_LE },
    { RESERVED_0f, 3, 29, SOCF_LE|SOCF_RES },
    { PORT_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_ILLEGAL_TYPE_CNT_CG0r_fields[] = {
    { CNT_1f, 8, 8, SOCF_LE|SOCF_RO },
    { CNT_0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ILPM_TM_REG_1r_fields[] = {
    { TM_L3_DEFIPf, 11, 4, SOCF_LE },
    { TM_L3_DEFIP_DATAf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ILPM_TM_REG_2r_fields[] = {
    { TM_L3_DEFIPf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_IMIRROR_BITMAPr_fields[] = {
    { BITMAPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IMIRROR_CONTROLr_fields[] = {
    { M_PRESERVE_FMTf, 1, 21, 0 },
    { M_UNTAGf, 1, 20, 0 },
    { M_STACKf, 1, 19, 0 },
    { M_ENABLEf, 1, 18, 0 },
    { M_PORTf, 4, 14, SOCF_LE },
    { DEST_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM53314_A0r_fields[] = {
    { SRC_MODID_BLOCK_MIRROR_COPYf, 1, 8, SOCF_RES },
    { SRC_MODID_BLOCK_MIRROR_ONLY_PKTf, 1, 7, SOCF_RES },
    { NON_UC_EM_MTP_INDEXf, 2, 5, SOCF_LE|SOCF_RES },
    { EM_MTP_INDEXf, 2, 3, SOCF_LE|SOCF_RES },
    { IM_MTP_INDEXf, 2, 1, SOCF_LE|SOCF_RES },
    { M_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM56504_B0r_fields[] = {
    { SRC_MODID_BLOCK_MIRROR_COPYf, 1, 8, 0 },
    { SRC_MODID_BLOCK_MIRROR_ONLY_PKTf, 1, 7, 0 },
    { NON_UC_EM_MTP_INDEXf, 2, 5, SOCF_LE },
    { EM_MTP_INDEXf, 2, 3, SOCF_LE },
    { IM_MTP_INDEXf, 2, 1, SOCF_LE },
    { M_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM56601_A0r_fields[] = {
    { NON_UC_EM_MTP_INDEXf, 2, 5, SOCF_LE },
    { EM_MTP_INDEXf, 2, 3, SOCF_LE },
    { IM_MTP_INDEXf, 2, 1, SOCF_LE },
    { M_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM56624_A0r_fields[] = {
    { SRC_MODID_BLOCK_MIRROR_COPYf, 1, 14, 0 },
    { SRC_MODID_BLOCK_MIRROR_ONLY_PKTf, 1, 13, 0 },
    { NON_UC_EM_MTP_INDEX1f, 2, 11, SOCF_LE },
    { EM_MTP_INDEX1f, 2, 9, SOCF_LE },
    { IM_MTP_INDEX1f, 2, 7, SOCF_LE },
    { NON_UC_EM_MTP_INDEX0f, 2, 5, SOCF_LE },
    { NON_UC_EM_MTP_INDEXf, 2, 5, SOCF_LE },
    { EM_MTP_INDEX0f, 2, 3, SOCF_LE },
    { EM_MTP_INDEXf, 2, 3, SOCF_LE },
    { IM_MTP_INDEX0f, 2, 1, SOCF_LE },
    { IM_MTP_INDEXf, 2, 1, SOCF_LE },
    { M_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM56634_A0r_fields[] = {
    { SRC_MODID_BLOCK_MIRROR_COPYf, 1, 18, 0 },
    { SRC_MODID_BLOCK_MIRROR_ONLY_PKTf, 1, 17, 0 },
    { NON_UC_EM_MTP_INDEX3f, 2, 15, SOCF_LE },
    { NON_UC_EM_MTP_INDEX2f, 2, 13, SOCF_LE },
    { NON_UC_EM_MTP_INDEX1f, 2, 11, SOCF_LE },
    { NON_UC_EM_MTP_INDEX0f, 2, 9, SOCF_LE },
    { NON_UC_EM_MTP_INDEXf, 2, 9, SOCF_LE },
    { MTP_INDEX3f, 2, 7, SOCF_LE },
    { MTP_INDEX2f, 2, 5, SOCF_LE },
    { MTP_INDEX1f, 2, 3, SOCF_LE },
    { MTP_INDEX0f, 2, 1, SOCF_LE },
    { M_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM5665_A0r_fields[] = {
    { M_PRESERVE_FMTf, 1, 9, 0 },
    { M_UNTAGf, 1, 8, 0 },
    { M_STACKf, 1, 7, 0 },
    { M_ENABLEf, 1, 6, 0 },
    { M_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_IMIRROR_CONTROL_BCM5673_A0r_fields[] = {
    { M_PRESERVE_FMTf, 1, 21, 0 },
    { M_ENABLEf, 1, 18, 0 },
    { M_PORTf, 4, 14, SOCF_LE },
    { DEST_BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMIRROR_DEST_BITMAPr_fields[] = {
    { DEST_BITMAP_1f, 25, 32, SOCF_LE },
    { RESERVED_0f, 3, 29, SOCF_LE|SOCF_RES },
    { DEST_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_15_8r_fields[] = {
    { PORT_FOR_MOD15f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD14f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD13f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD12f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD11f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD10f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD9f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMODPORT_15_8_BCM5665_A0r_fields[] = {
    { PORT_FOR_MOD15f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD14f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD13f, 6, 32, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { PORT_FOR_MOD12f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD11f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD10f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD9f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD8f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_23_16r_fields[] = {
    { PORT_FOR_MOD23f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD22f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD21f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD20f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD19f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD18f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD17f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMODPORT_23_16_BCM5665_A0r_fields[] = {
    { PORT_FOR_MOD23f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD22f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD21f, 6, 32, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { PORT_FOR_MOD20f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD19f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD18f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD17f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD16f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_31_24r_fields[] = {
    { PORT_FOR_MOD31f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD30f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD29f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD28f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD27f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD26f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD25f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMODPORT_31_24_BCM5665_A0r_fields[] = {
    { PORT_FOR_MOD31f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD30f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD29f, 6, 32, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { PORT_FOR_MOD28f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD27f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD26f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD25f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD24f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_39_32r_fields[] = {
    { PORT_FOR_MOD39f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD38f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD37f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD36f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD35f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD34f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD33f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD32f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_47_40r_fields[] = {
    { PORT_FOR_MOD47f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD46f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD45f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD44f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD43f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD42f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD41f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD40f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_55_48r_fields[] = {
    { PORT_FOR_MOD55f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD54f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD53f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD52f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD51f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD50f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD49f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD48f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_63_56r_fields[] = {
    { PORT_FOR_MOD63f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD62f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD61f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD60f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD59f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD58f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD57f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD56f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_IMODPORT_7_0r_fields[] = {
    { PORT_FOR_MOD7f, 4, 28, SOCF_LE },
    { PORT_FOR_MOD6f, 4, 24, SOCF_LE },
    { PORT_FOR_MOD5f, 4, 20, SOCF_LE },
    { PORT_FOR_MOD4f, 4, 16, SOCF_LE },
    { PORT_FOR_MOD3f, 4, 12, SOCF_LE },
    { PORT_FOR_MOD2f, 4, 8, SOCF_LE },
    { PORT_FOR_MOD1f, 4, 4, SOCF_LE },
    { PORT_FOR_MOD0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_IMODPORT_7_0_BCM5665_A0r_fields[] = {
    { PORT_FOR_MOD7f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD6f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD5f, 6, 32, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { PORT_FOR_MOD4f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD3f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD2f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD1f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_INGCELLLIMITDISCARDCG0r_fields[] = {
    { DISCARDLIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_INGCELLLIMITIBPCG0r_fields[] = {
    { IBPLIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_INGLIMITr_fields[] = {
    { IBPLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_INGLIMITDISCARDr_fields[] = {
    { DISCARDLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_INGLIMITRESETr_fields[] = {
    { RESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_INGPKTLIMITSCOSr_fields[] = {
    { DISCARD_PKTLIMITf, 17, 32, SOCF_LE },
    { IBP_PKTLIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_INGRESS_DEBUGr_fields[] = {
    { CP_START_START_FAILUREf, 1, 5, SOCF_RES },
    { CP_START_AND_END_END_FAILUREf, 1, 4, SOCF_RES },
    { CP_END_END_FAILUREf, 1, 3, SOCF_RES },
    { ARL_TO_FFP_DONE_FAILUREf, 1, 2, SOCF_RES },
    { FFP_DONE_FAILUREf, 1, 1, SOCF_RES },
    { ARL_DONE_FAILUREf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_INGRESS_DEBUG_BCM5673_A0r_fields[] = {
    { PDISC_CAUSEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_INGRESS_DEBUG_BCM5695_A0r_fields[] = {
    { IDSPAREf, 2, 30, SOCF_LE },
    { DEBUG_RULE_INIT_DONT_USEf, 1, 29, SOCF_RES },
    { CPU_MEMBIST_ENf, 1, 28, 0 },
    { MBIST_GOf, 1, 27, SOCF_RO },
    { MBIST_DONEf, 1, 26, SOCF_RO },
    { CRC_REGEN_MODEf, 2, 24, SOCF_LE },
    { CP_START_START_FAILUREf, 1, 5, SOCF_RO },
    { CP_START_AND_END_END_FAILUREf, 1, 4, SOCF_RO },
    { CP_END_END_FAILUREf, 1, 3, SOCF_RO },
    { ARL_TO_FFP_DONE_FAILUREf, 1, 2, SOCF_RO },
    { FFP_DONE_FAILUREf, 1, 1, SOCF_RO },
    { ARL_DONE_FAILUREf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_INGR_METER_CTRLr_fields[] = {
    { RTHRESHf, 3, 25, SOCF_LE },
    { PTHRESHf, 3, 22, SOCF_LE },
    { BSIZEf, 3, 19, SOCF_LE },
    { REFRESHf, 16, 3, SOCF_LE },
    { PAUSE_ENf, 1, 2, 0 },
    { DROP_ENf, 1, 1, 0 },
    { METER_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_INGR_METER_STATUSr_fields[] = {
    { DROP_STATEf, 1, 29, SOCF_RO|SOCF_RES },
    { PAUSE_STATEf, 1, 28, SOCF_RO|SOCF_RES },
    { BUCKET_COUNTf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_BYPASS_CTRLr_fields[] = {
    { IVXLT_BYPASS_ENABLEf, 1, 5, SOCF_RES },
    { IL3_BYPASS_ENABLEf, 1, 4, SOCF_RES },
    { IL3MC_BYPASS_ENABLEf, 1, 3, SOCF_RES },
    { IRSEL1_BYPASS_ENABLEf, 1, 2, SOCF_RES },
    { IFP_BYPASS_ENABLEf, 1, 1, SOCF_RES },
    { IRSEL2_BYPASS_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_ING_CNTLr_fields[] = {
    { TSTMODEENf, 1, 4, 0 },
    { AGEENf, 1, 3, 0 },
    { LOSSLESSENf, 1, 2, 0 },
    { BCM5632_ENf, 1, 1, 0 },
    { TRUNKENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_ING_CONFIGr_fields[] = {
    { RESERVED0f, 2, 8, SOCF_LE|SOCF_RES },
    { ENABLE_FP_FOR_MIRROR_PKTSf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_CONFIG_64r_fields[] = {
    { RESERVED_43f, 1, 43, SOCF_RES },
    { RESERVED_42f, 1, 42, SOCF_RES },
    { VFP_PRI_ACTION_FB2_MODEf, 1, 41, 0 },
    { RESERVED_40f, 1, 40, SOCF_RES },
    { ARP_RARP_TO_FPf, 2, 38, SOCF_LE },
    { TUNNEL_URPF_DEFAULTROUTECHECKf, 1, 37, 0 },
    { TUNNEL_URPF_MODEf, 2, 35, SOCF_LE },
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 34, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 33, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 32, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 31, 0 },
    { MLD_CHECKS_ENABLEf, 1, 30, 0 },
    { ARP_VALIDATION_ENf, 1, 29, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 28, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 27, 0 },
    { IGNORE_MY_MODIDf, 1, 26, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 25, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 24, 0 },
    { IGNORE_HG_HDR_LAG_FAILOVERf, 1, 23, 0 },
    { APPLY_MTU_CHECK_ON_HIGIG_IPMCf, 1, 22, 0 },
    { LBID_RTAGf, 3, 19, SOCF_LE },
    { DISABLE_E2E_HOL_CHECKf, 1, 18, 0 },
    { MAP_FID_ID_TO_INNER_TAGf, 1, 17, 0 },
    { MAP_FID_ID_TO_OUTER_TAGf, 1, 16, 0 },
    { LOOKUP_L2MC_WITH_FID_IDf, 1, 15, 0 },
    { SVL_ENABLEf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_CONFIG_64_BCM56334_A0r_fields[] = {
    { L2_TUNNEL_PAYLOAD_IGMP_ENABLEf, 1, 47, 0 },
    { TREAT_PKTPRI_AS_DOT1Pf, 1, 46, 0 },
    { USE_PPD_SOURCEf, 1, 45, 0 },
    { IGNORE_PPD2_PRESERVE_QOSf, 1, 44, 0 },
    { IGNORE_PPD0_PRESERVE_QOSf, 1, 43, 0 },
    { L3IIF_URPF_SELECTf, 1, 42, 0 },
    { VFP_PRI_ACTION_FB2_MODEf, 1, 41, 0 },
    { RESERVED_40f, 1, 40, SOCF_RES },
    { ARP_RARP_TO_FPf, 2, 38, SOCF_LE },
    { TUNNEL_URPF_DEFAULTROUTECHECKf, 1, 37, 0 },
    { TUNNEL_URPF_MODEf, 2, 35, SOCF_LE },
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 34, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 33, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 32, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 31, 0 },
    { MLD_CHECKS_ENABLEf, 1, 30, 0 },
    { ARP_VALIDATION_ENf, 1, 29, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 28, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 27, 0 },
    { IGNORE_MY_MODIDf, 1, 26, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 25, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 24, 0 },
    { IGNORE_HG_HDR_LAG_FAILOVERf, 1, 23, 0 },
    { APPLY_MTU_CHECK_ON_HIGIG_IPMCf, 1, 22, 0 },
    { LBID_RTAGf, 3, 19, SOCF_LE },
    { DISABLE_E2E_HOL_CHECKf, 1, 18, 0 },
    { MAP_FID_ID_TO_INNER_TAGf, 1, 17, 0 },
    { MAP_FID_ID_TO_OUTER_TAGf, 1, 16, 0 },
    { LOOKUP_L2MC_WITH_FID_IDf, 1, 15, 0 },
    { SVL_ENABLEf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_CONFIG_64_BCM56634_A0r_fields[] = {
    { IGNORE_PPD3_PRESERVE_QOSf, 1, 49, 0 },
    { IGNORE_PPD2_PRESERVE_QOSf, 1, 48, 0 },
    { IGNORE_PPD0_PRESERVE_QOSf, 1, 47, 0 },
    { USE_PPD3_DROP_ENABLEf, 1, 46, 0 },
    { USE_PPD3_DSCP_ENABLEf, 1, 45, 0 },
    { USE_PPD3_PKT_PRI_ENABLEf, 1, 44, 0 },
    { USE_PPD_SOURCEf, 1, 43, 0 },
    { VFP_PRI_ACTION_FB2_MODEf, 1, 42, 0 },
    { HA_FA_ENABLEf, 1, 41, 0 },
    { ARP_RARP_TO_FPf, 2, 39, SOCF_LE },
    { L3IIF_URPF_SELECTf, 1, 38, 0 },
    { TUNNEL_URPF_DEFAULTROUTECHECKf, 1, 37, 0 },
    { TUNNEL_URPF_MODEf, 2, 35, SOCF_LE },
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 34, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 33, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 32, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 31, 0 },
    { MLD_CHECKS_ENABLEf, 1, 30, 0 },
    { ARP_VALIDATION_ENf, 1, 29, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 28, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 27, 0 },
    { IGNORE_MY_MODIDf, 1, 26, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 25, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 24, 0 },
    { IGNORE_HG_HDR_LAG_FAILOVERf, 1, 23, 0 },
    { APPLY_MTU_CHECK_ON_HIGIG_IPMCf, 1, 22, 0 },
    { LBID_RTAGf, 3, 19, SOCF_LE },
    { DISABLE_E2E_HOL_CHECKf, 1, 18, 0 },
    { UNUSED_0f, 2, 16, SOCF_LE },
    { LOOKUP_L2MC_WITH_FID_IDf, 1, 15, 0 },
    { SVL_ENABLEf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_CONFIG_64_BCM56820_A0r_fields[] = {
    { VFP_PRI_ACTION_FB2_MODEf, 1, 40, 0 },
    { ARP_RARP_TO_FPf, 2, 38, SOCF_LE },
    { TUNNEL_URPF_DEFAULTROUTECHECKf, 1, 37, 0 },
    { TUNNEL_URPF_MODEf, 2, 35, SOCF_LE },
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 34, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 33, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 32, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 31, 0 },
    { MLD_CHECKS_ENABLEf, 1, 30, 0 },
    { ARP_VALIDATION_ENf, 1, 29, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 28, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 27, 0 },
    { IGNORE_MY_MODIDf, 1, 26, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 25, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 24, 0 },
    { IGNORE_HG_HDR_LAG_FAILOVERf, 1, 23, 0 },
    { APPLY_MTU_CHECK_ON_HIGIG_IPMCf, 1, 22, 0 },
    { LBID_RTAGf, 3, 19, SOCF_LE },
    { DISABLE_E2E_HOL_CHECKf, 1, 18, 0 },
    { MAP_FID_ID_TO_INNER_TAGf, 1, 17, 0 },
    { MAP_FID_ID_TO_OUTER_TAGf, 1, 16, 0 },
    { LOOKUP_L2MC_WITH_FID_IDf, 1, 15, 0 },
    { SVL_ENABLEf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { RESERVED_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_CONFIG_BCM53314_A0r_fields[] = {
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 25, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 24, 0 },
    { BLOCKED_PORTS_FP_DISABLEf, 1, 23, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 22, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 21, 0 },
    { MLD_CHECKS_ENABLEf, 1, 20, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 19, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 18, 0 },
    { DISABLE_COPY_TO_CPU_FOR_CPU_PORTf, 1, 17, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 16, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 15, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 14, 0 },
    { RESERVED0f, 1, 13, SOCF_RES },
    { RESERVED1f, 2, 11, SOCF_LE|SOCF_RES },
    { STACK_MODEf, 2, 9, SOCF_LE|SOCF_SC },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { RESERVED2f, 1, 5, SOCF_RES },
    { RESERVED3f, 1, 4, SOCF_RES },
    { L3SRC_HIT_ENABLEf, 1, 3, SOCF_SC },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_CONFIG_BCM56218_A0r_fields[] = {
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 22, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 21, 0 },
    { MLD_CHECKS_ENABLEf, 1, 20, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 19, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 18, 0 },
    { DISABLE_COPY_TO_CPU_FOR_CPU_PORTf, 1, 17, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 16, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 15, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 14, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 13, 0 },
    { RESERVED0f, 2, 11, SOCF_LE|SOCF_RES },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { RESERVED1f, 1, 4, SOCF_RES },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ING_CONFIG_BCM56224_A0r_fields[] = {
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 25, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 24, 0 },
    { BLOCKED_PORTS_FP_DISABLEf, 1, 23, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 22, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 21, 0 },
    { MLD_CHECKS_ENABLEf, 1, 20, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 19, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 18, 0 },
    { DISABLE_COPY_TO_CPU_FOR_CPU_PORTf, 1, 17, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 16, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 15, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 14, 0 },
    { RESERVED0f, 1, 13, SOCF_RES },
    { RESERVED1f, 2, 11, SOCF_LE|SOCF_RES },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { RESERVED2f, 1, 5, SOCF_RES },
    { RESERVED3f, 1, 4, SOCF_RES },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_ING_CONFIG_BCM56304_B0r_fields[] = {
    { RESERVED0f, 2, 11, SOCF_LE|SOCF_RES },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_ING_CONFIG_BCM56504_B0r_fields[] = {
    { DO_NOT_LEARN_ENABLEf, 1, 15, 0 },
    { MAC_BLOCK_INDEX_OVERLAYf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_ING_CONFIG_BCM56514_A0r_fields[] = {
    { RESERVED0f, 5, 25, SOCF_LE|SOCF_RES },
    { TUNNEL_URPF_DEFAULTROUTECHECKf, 1, 24, 0 },
    { TUNNEL_URPF_MODEf, 2, 22, SOCF_LE },
    { IPV6_MC_MACDA_CHECK_ENABLEf, 1, 21, 0 },
    { IPV4_MC_MACDA_CHECK_ENABLEf, 1, 20, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 19, 0 },
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 18, 0 },
    { MLD_CHECKS_ENABLEf, 1, 17, 0 },
    { ARP_VALIDATION_ENf, 1, 16, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 15, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 14, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 13, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 12, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 11, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 10, 0 },
    { STACK_MODEf, 2, 8, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ING_CONFIG_BCM56800_A0r_fields[] = {
    { IGNORE_MY_MODIDf, 1, 26, 0 },
    { IGNORE_HG_HDR_HDR_EXT_LENf, 1, 25, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 24, 0 },
    { IGNORE_HG_HDR_LAG_FAILOVERf, 1, 23, 0 },
    { APPLY_MTU_CHECK_ON_HIGIG_IPMCf, 1, 22, 0 },
    { LBID_RTAGf, 3, 19, SOCF_LE },
    { DISABLE_E2E_HOL_CHECKf, 1, 18, 0 },
    { MAP_FID_ID_TO_INNER_TAGf, 1, 17, 0 },
    { MAP_FID_ID_TO_OUTER_TAGf, 1, 16, 0 },
    { LOOKUP_L2MC_WITH_FID_IDf, 1, 15, 0 },
    { SVL_ENABLEf, 1, 14, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 13, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 12, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 11, 0 },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { DRACO1_5_MIRRORf, 1, 4, 0 },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_ING_COS_MAPr_fields[] = {
    { FIELD7f, 3, 21, SOCF_LE },
    { FIELD6f, 3, 18, SOCF_LE },
    { FIELD5f, 3, 15, SOCF_LE },
    { FIELD4f, 3, 12, SOCF_LE },
    { FIELD3f, 3, 9, SOCF_LE },
    { FIELD2f, 3, 6, SOCF_LE },
    { FIELD1f, 3, 3, SOCF_LE },
    { FIELD0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_ING_CPUTOBMAPr_fields[] = {
    { BMAPf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_ING_CTRLr_fields[] = {
    { DISABLE_MIRROR_CHANGEf, 1, 17, 0 },
    { UNKNOWN_HGI_BMAPf, 9, 8, SOCF_LE },
    { TSTMODEENf, 1, 4, 0 },
    { AGEENf, 1, 3, 0 },
    { LOSSLESSENf, 1, 2, 0 },
    { TRUNKENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_ING_CTRL2r_fields[] = {
    { DISABLE_MIRROR_SRCMODBLKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_EAV_CLASSr_fields[] = {
    { CLASS_Bf, 3, 3, SOCF_LE },
    { CLASS_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_EGRMSKBMAPr_fields[] = {
    { BLK_BITMAPf, 25, 0, SOCF_LE },
    { BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ING_EN_EFILTER_BITMAPr_fields[] = {
    { BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_EN_EFILTER_BITMAP_64r_fields[] = {
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_EN_EFILTER_BITMAP_64_BCM56334_A0r_fields[] = {
    { BITMAP_LOf, 30, 0, SOCF_LE },
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_EN_EFILTER_BITMAP_BCM53314_A0r_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ING_EN_EFILTER_BITMAP_BCM56224_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ING_EVENT_DEBUGr_fields[] = {
    { PARITYDf, 1, 31, SOCF_RES },
    { LAGLUPDf, 1, 30, SOCF_RES },
    { LAGLUPf, 1, 29, SOCF_RES },
    { MCIDXEf, 1, 28, SOCF_RES },
    { HGHDREf, 1, 27, SOCF_RES },
    { HG_FAILOVER_PORT_DOWNf, 1, 26, SOCF_RES },
    { RTUNEf, 1, 25, SOCF_RES },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, SOCF_RES },
    { DSFRAGf, 1, 22, SOCF_RES },
    { DSICMPf, 1, 21, SOCF_RES },
    { DSL4HEf, 1, 20, SOCF_RES },
    { DSL3HEf, 1, 19, SOCF_RES },
    { RESERVED_2f, 1, 18, SOCF_RES },
    { RESERVED_1f, 1, 17, SOCF_RES },
    { RESERVED_0f, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, SOCF_RES },
    { RIMDRf, 1, 14, SOCF_RES },
    { RFILDRf, 1, 13, SOCF_RES },
    { PDISCf, 1, 12, SOCF_RES },
    { SW1_INVALID_VLANf, 1, 11, SOCF_RES },
    { DISC_STAGEf, 1, 10, SOCF_RES },
    { HIGIG_MH_TYPE1f, 1, 9, SOCF_RES },
    { CFI_OR_L3DISABLEf, 1, 8, SOCF_RES },
    { L2DST_DISCARDf, 1, 7, SOCF_RES },
    { L2SRC_STATIC_MOVEf, 1, 6, SOCF_RES },
    { L2SRC_DISCARDf, 1, 5, SOCF_RES },
    { SRC_ROUTEf, 1, 4, SOCF_RES },
    { CMLf, 1, 3, SOCF_RES },
    { PROTOCOL_PKTf, 1, 2, SOCF_RES },
    { BPDUf, 1, 1, SOCF_RES },
    { VXLT_MISSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ING_EVENT_DEBUG_2r_fields[] = {
    { RDBGC_TRIGGER_RESERVEDf, 13, 19, SOCF_LE|SOCF_RES },
    { DSTDISCf, 1, 18, SOCF_RES },
    { URPFf, 1, 17, SOCF_RES },
    { VLANDRf, 1, 16, SOCF_RES },
    { DROP_RESERVEDf, 9, 7, SOCF_LE|SOCF_RES },
    { MPLS_STAGEf, 1, 6, SOCF_RES },
    { MAC_RATE_LIMITf, 1, 5, SOCF_RES },
    { CLASS_BASED_SMf, 1, 4, SOCF_RES },
    { VLAN_CC_OR_PBTf, 1, 3, SOCF_RES },
    { MACSA0f, 1, 2, SOCF_RES },
    { LAG_FAILOVERf, 1, 1, SOCF_RES },
    { HIGIG_HDR_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_2_BCM56634_A0r_fields[] = {
    { RDBGC_TRIGGER_RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { TIME_SYNC_PACKET_DROPf, 1, 21, SOCF_RES },
    { RX_OAM_DROPf, 1, 20, SOCF_RES },
    { CAPWAP_DROPf, 1, 19, SOCF_RES },
    { DSTDISCf, 1, 18, SOCF_RES },
    { URPFf, 1, 17, SOCF_RES },
    { VLANDRf, 1, 16, SOCF_RES },
    { DROP_RESERVEDf, 9, 7, SOCF_LE|SOCF_RES },
    { MPLS_STAGEf, 1, 6, SOCF_RES },
    { MAC_RATE_LIMITf, 1, 5, SOCF_RES },
    { CLASS_BASED_SMf, 1, 4, SOCF_RES },
    { VLAN_CC_OR_PBTf, 1, 3, SOCF_RES },
    { MACSA0f, 1, 2, SOCF_RES },
    { LAG_FAILOVERf, 1, 1, SOCF_RES },
    { HIGIG_HDR_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_2_BCM56820_A0r_fields[] = {
    { RDBGC_TRIGGER_RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { MACLMT_DROPf, 1, 21, SOCF_RES },
    { CBLDROPf, 1, 20, SOCF_RES },
    { DSTDISCf, 1, 19, SOCF_RES },
    { VFPDRf, 1, 18, SOCF_RES },
    { URPFf, 1, 17, SOCF_RES },
    { VLANDRf, 1, 16, SOCF_RES },
    { DROP_RESERVEDf, 10, 6, SOCF_LE|SOCF_RES },
    { MAC_RATE_LIMITf, 1, 5, SOCF_RES },
    { CLASS_BASED_SMf, 1, 4, SOCF_RES },
    { VLAN_CC_OR_PBTf, 1, 3, SOCF_RES },
    { MACSA0f, 1, 2, SOCF_RES },
    { LAG_FAILOVERf, 1, 1, SOCF_RES },
    { HIGIG_HDR_ERRORf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_2_Xr_fields[] = {
    { RDBGC_TRIGGER_RESERVEDf, 10, 22, SOCF_LE },
    { MACLMT_DROPf, 1, 21, 0 },
    { CBLDROPf, 1, 20, 0 },
    { DSTDISCf, 1, 19, 0 },
    { VFPDRf, 1, 18, 0 },
    { URPFf, 1, 17, 0 },
    { VLANDRf, 1, 16, 0 },
    { DROP_RESERVEDf, 10, 6, SOCF_LE },
    { MAC_RATE_LIMITf, 1, 5, 0 },
    { CLASS_BASED_SMf, 1, 4, 0 },
    { VLAN_CC_OR_PBTf, 1, 3, 0 },
    { MACSA0f, 1, 2, 0 },
    { LAG_FAILOVERf, 1, 1, 0 },
    { HIGIG_HDR_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_BCM56218_A0r_fields[] = {
    { RESERVED_5f, 1, 31, SOCF_RES },
    { RESERVED_4f, 1, 30, SOCF_RES },
    { MAC_RATE_LIMITf, 1, 29, SOCF_RES },
    { MCIDXEf, 1, 28, SOCF_RES },
    { HGHDREf, 1, 27, SOCF_RES },
    { MACLMTf, 1, 26, SOCF_RES },
    { RTUNEf, 1, 25, SOCF_RES },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, SOCF_RES },
    { DSFRAGf, 1, 22, SOCF_RES },
    { DSICMPf, 1, 21, SOCF_RES },
    { DSL4HEf, 1, 20, SOCF_RES },
    { DSL3HEf, 1, 19, SOCF_RES },
    { VLANDRf, 1, 18, SOCF_RES },
    { RTUNf, 1, 17, SOCF_RES },
    { IMBPf, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, SOCF_RES },
    { RIMDRf, 1, 14, SOCF_RES },
    { RFILDRf, 1, 13, SOCF_RES },
    { PDISCf, 1, 12, SOCF_RES },
    { INVALID_VLANf, 1, 11, SOCF_RES },
    { DISC_STAGEf, 1, 10, SOCF_RES },
    { HIGIG_MH_TYPE1f, 1, 9, SOCF_RES },
    { CFI_OR_L3DISABLEf, 1, 8, SOCF_RES },
    { L2DST_DISCARDf, 1, 7, SOCF_RES },
    { L2SRC_STATIC_MOVEf, 1, 6, SOCF_RES },
    { L2SRC_DISCARDf, 1, 5, SOCF_RES },
    { SRC_ROUTEf, 1, 4, SOCF_RES },
    { CMLf, 1, 3, SOCF_RES },
    { PROTOCOL_PKTf, 1, 2, SOCF_RES },
    { BPDUf, 1, 1, SOCF_RES },
    { VXLT_MISSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_ING_EVENT_DEBUG_BCM56224_A0r_fields[] = {
    { DSL2HEf, 1, 31, SOCF_RES },
    { RESERVED_4f, 1, 30, SOCF_RES },
    { MAC_RATE_LIMITf, 1, 29, SOCF_RES },
    { MCIDXEf, 1, 28, SOCF_RES },
    { HGHDREf, 1, 27, SOCF_RES },
    { MACLMTf, 1, 26, SOCF_RES },
    { RTUNEf, 1, 25, SOCF_RES },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { RESERVED_2_1f, 1, 23, SOCF_RES },
    { DSFRAGf, 1, 22, SOCF_RES },
    { DSICMPf, 1, 21, SOCF_RES },
    { DSL4HEf, 1, 20, SOCF_RES },
    { DSL3HEf, 1, 19, SOCF_RES },
    { VLANDRf, 1, 18, SOCF_RES },
    { RTUNf, 1, 17, SOCF_RES },
    { IMBPf, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, SOCF_RES },
    { RIMDRf, 1, 14, SOCF_RES },
    { RFILDRf, 1, 13, SOCF_RES },
    { PDISCf, 1, 12, SOCF_RES },
    { INVALID_VLANf, 1, 11, SOCF_RES },
    { DISC_STAGEf, 1, 10, SOCF_RES },
    { HIGIG_MH_TYPE1f, 1, 9, SOCF_RES },
    { CFI_OR_L3DISABLEf, 1, 8, SOCF_RES },
    { L2DST_DISCARDf, 1, 7, SOCF_RES },
    { L2SRC_STATIC_MOVEf, 1, 6, SOCF_RES },
    { L2SRC_DISCARDf, 1, 5, SOCF_RES },
    { SRC_ROUTEf, 1, 4, SOCF_RES },
    { CMLf, 1, 3, SOCF_RES },
    { PROTOCOL_PKTf, 1, 2, SOCF_RES },
    { BPDUf, 1, 1, SOCF_RES },
    { VXLT_MISSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_BCM56624_A0r_fields[] = {
    { PARITYDf, 1, 31, SOCF_RES },
    { LAGLUPDf, 1, 30, SOCF_RES },
    { LAGLUPf, 1, 29, SOCF_RES },
    { MCIDXEf, 1, 28, SOCF_RES },
    { HGHDREf, 1, 27, SOCF_RES },
    { HG_FAILOVER_PORT_DOWNf, 1, 26, SOCF_RES },
    { RTUNEf, 1, 25, SOCF_RES },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, SOCF_RES },
    { DSFRAGf, 1, 22, SOCF_RES },
    { DSICMPf, 1, 21, SOCF_RES },
    { DSL4HEf, 1, 20, SOCF_RES },
    { DSL3HEf, 1, 19, SOCF_RES },
    { DSL2HEf, 1, 18, SOCF_RES },
    { RESERVED_1f, 1, 17, SOCF_RES },
    { VFPf, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, SOCF_RES },
    { RIMDRf, 1, 14, SOCF_RES },
    { RFILDRf, 1, 13, SOCF_RES },
    { PDISCf, 1, 12, SOCF_RES },
    { SW1_INVALID_VLANf, 1, 11, SOCF_RES },
    { DISC_STAGEf, 1, 10, SOCF_RES },
    { HIGIG_MH_TYPE1f, 1, 9, SOCF_RES },
    { CFI_OR_L3DISABLEf, 1, 8, SOCF_RES },
    { L2DST_DISCARDf, 1, 7, SOCF_RES },
    { L2SRC_STATIC_MOVEf, 1, 6, SOCF_RES },
    { L2SRC_DISCARDf, 1, 5, SOCF_RES },
    { SRC_ROUTEf, 1, 4, SOCF_RES },
    { CMLf, 1, 3, SOCF_RES },
    { PROTOCOL_PKTf, 1, 2, SOCF_RES },
    { BPDUf, 1, 1, SOCF_RES },
    { VXLT_MISSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_BCM56820_A0r_fields[] = {
    { PARITYDf, 1, 31, 0 },
    { LAGLUPDf, 1, 30, 0 },
    { LAGLUPf, 1, 29, 0 },
    { MCIDXEf, 1, 28, 0 },
    { HGHDREf, 1, 27, 0 },
    { HG_FAILOVER_PORT_DOWNf, 1, 26, 0 },
    { RTUNEf, 1, 25, 0 },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, 0 },
    { DSFRAGf, 1, 22, 0 },
    { DSICMPf, 1, 21, 0 },
    { DSL4HEf, 1, 20, 0 },
    { DSL3HEf, 1, 19, 0 },
    { DSL2HEf, 1, 18, 0 },
    { RESERVED_1f, 1, 17, SOCF_RES },
    { VFPf, 1, 16, 0 },
    { RDROPf, 1, 15, 0 },
    { RIMDRf, 1, 14, 0 },
    { RFILDRf, 1, 13, 0 },
    { PDISCf, 1, 12, 0 },
    { SW1_INVALID_VLANf, 1, 11, 0 },
    { DISC_STAGEf, 1, 10, 0 },
    { HIGIG_MH_TYPE1f, 1, 9, 0 },
    { CFI_OR_L3DISABLEf, 1, 8, 0 },
    { L2DST_DISCARDf, 1, 7, 0 },
    { L2SRC_STATIC_MOVEf, 1, 6, 0 },
    { L2SRC_DISCARDf, 1, 5, 0 },
    { SRC_ROUTEf, 1, 4, 0 },
    { CMLf, 1, 3, 0 },
    { PROTOCOL_PKTf, 1, 2, 0 },
    { BPDUf, 1, 1, 0 },
    { VXLT_MISSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ING_EVENT_DEBUG_Xr_fields[] = {
    { PARITYDf, 1, 31, 0 },
    { LAGLUPDf, 1, 30, 0 },
    { LAGLUPf, 1, 29, 0 },
    { MCIDXEf, 1, 28, 0 },
    { HGHDREf, 1, 27, 0 },
    { HG_FAILOVER_PORT_DOWNf, 1, 26, 0 },
    { RTUNEf, 1, 25, 0 },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, 0 },
    { DSFRAGf, 1, 22, 0 },
    { DSICMPf, 1, 21, 0 },
    { DSL4HEf, 1, 20, 0 },
    { DSL3HEf, 1, 19, 0 },
    { RESERVED_2f, 1, 18, SOCF_RES },
    { RESERVED_1f, 1, 17, SOCF_RES },
    { RESERVED_0f, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, 0 },
    { RIMDRf, 1, 14, 0 },
    { RFILDRf, 1, 13, 0 },
    { PDISCf, 1, 12, 0 },
    { SW1_INVALID_VLANf, 1, 11, 0 },
    { DISC_STAGEf, 1, 10, 0 },
    { HIGIG_MH_TYPE1f, 1, 9, 0 },
    { CFI_OR_L3DISABLEf, 1, 8, 0 },
    { L2DST_DISCARDf, 1, 7, 0 },
    { L2SRC_STATIC_MOVEf, 1, 6, 0 },
    { L2SRC_DISCARDf, 1, 5, 0 },
    { SRC_ROUTEf, 1, 4, 0 },
    { CMLf, 1, 3, 0 },
    { PROTOCOL_PKTf, 1, 2, 0 },
    { BPDUf, 1, 1, 0 },
    { VXLT_MISSf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_ING_HGTRUNKr_fields[] = {
    { ALGORITHMf, 2, 9, SOCF_LE },
    { BMAPf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_ING_HGTRUNK_BCM5675_A0r_fields[] = {
    { EN_VIDf, 1, 28, 0 },
    { EN_TYPEf, 1, 27, 0 },
    { EN_MACSAf, 1, 26, 0 },
    { EN_MACDAf, 1, 25, 0 },
    { EN_L4DSf, 1, 24, 0 },
    { EN_L4SSf, 1, 23, 0 },
    { EN_IPDAf, 1, 22, 0 },
    { EN_IPSAf, 1, 21, 0 },
    { EN_IPVIDf, 1, 20, 0 },
    { EN_IPTYPEf, 1, 19, 0 },
    { EN_IPMACSAf, 1, 18, 0 },
    { EN_IPMACDAf, 1, 17, 0 },
    { TRUNK_POOL_SIZEf, 6, 11, SOCF_LE },
    { ALGORITHMf, 2, 9, SOCF_LE },
    { BMAPf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_HW_RESET_CONTROL_1r_fields[] = {
    { OFFSETf, 20, 6, SOCF_LE },
    { STAGE_NUMBERf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ING_HW_RESET_CONTROL_2r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_FLOW_RATE_CONTROLr_fields[] = {
    { SUSPECT_FLOW_INSERT_DISABLEf, 1, 2, 0 },
    { SUSPECT_FLOW_CONVERT_DISABLEf, 1, 1, 0 },
    { EXPORT_FIFO_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_RAM_CONTROLr_fields[] = {
    { FLOW_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { EXPORT_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { SESSION_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_ING_IPMC_PTR_CTRLr_fields[] = {
    { ENABLEf, 1, 20, 0 },
    { UPPER_LIMITf, 10, 10, SOCF_LE },
    { LOWER_LIMITf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ING_IPMC_PTR_CTRL_BCM56514_A0r_fields[] = {
    { ENABLEf, 1, 22, 0 },
    { UPPER_LIMITf, 11, 11, SOCF_LE },
    { LOWER_LIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPMC_PTR_CTRL_BCM56624_A0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { UPPER_LIMITf, 12, 12, SOCF_LE },
    { LOWER_LIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_ING_L3_NEXT_HOP_PARITY_STATUSr_fields[] = {
    { ERR_ADDRf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_ING_MISC_CONFIGr_fields[] = {
    { USE_DEST_PORTf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_MISC_CONFIG2r_fields[] = {
    { MACSA_ALL_ZERO_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM53314_A0r_fields[] = {
    { FP_INNER_VLAN_OVERLAY_ENABLEf, 1, 5, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 4, SOCF_SC },
    { IPMC_MISS_AS_L2MCf, 1, 3, SOCF_SC },
    { FP_PORT_FIELD_SEL_MODEf, 1, 2, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 1, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM56224_A0r_fields[] = {
    { FP_INNER_VLAN_OVERLAY_ENABLEf, 1, 5, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 4, 0 },
    { IPMC_MISS_AS_L2MCf, 1, 3, 0 },
    { FP_PORT_FIELD_SEL_MODEf, 1, 2, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 1, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM56514_A0r_fields[] = {
    { IPMC_MISS_AS_L2MCf, 1, 5, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 4, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 3, 0 },
    { FP_INNER_VLAN_OVERLAY_ENABLEf, 1, 2, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 1, 0 },
    { FP_PORT_FIELD_SEL_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM56624_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_DROPf, 1, 7, 0 },
    { BLOCKED_PORTS_FP_DISABLEf, 1, 6, 0 },
    { IPMC_MISS_AS_L2MCf, 1, 5, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 4, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 3, 0 },
    { FP_KEY_FORCE_VIDf, 1, 2, 0 },
    { FP_FIXED_KEY_EXPANSIONf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM56634_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_DROPf, 1, 8, 0 },
    { BLOCKED_PORTS_FP_DISABLEf, 1, 7, 0 },
    { IPMC_MISS_AS_L2MCf, 1, 6, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 5, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 4, 0 },
    { FP_KEY_FORCE_VIDf, 1, 3, 0 },
    { FP_FIXED_KEY_EXPANSIONf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_MISC_CONFIG2_BCM56820_A0r_fields[] = {
    { FP_KEY_FORCE_VIDf, 1, 9, 0 },
    { FP_FIXED_KEY_EXPANSIONf, 2, 7, SOCF_LE },
    { CLASS_BASED_SM_PREVENTED_DROPf, 1, 6, 0 },
    { BLOCKED_PORTS_FP_DISABLEf, 1, 5, 0 },
    { IPMC_MISS_AS_L2MCf, 1, 4, 0 },
    { UNKNOWN_TUNNEL_IPMC_DROPf, 1, 3, 0 },
    { DO_NOT_LEARN_DHCPf, 1, 2, 0 },
    { FP_INNER_VLAN_OVERLAY_ENABLEf, 1, 1, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM53314_A0r_fields[] = {
    { PCP_BASED_Q_ASSIGNMENTf, 1, 10, 0 },
    { DROP_EAV_PKT_ON_NONEAV_PORTf, 1, 9, 0 },
    { TRANSPORT_BASED_Q_ASSIGNMENTf, 1, 8, 0 },
    { OUI_BASED_Q_ASSIGNMENTf, 1, 7, 0 },
    { USE_EPC_LINK_BMPf, 1, 6, 0 },
    { STG_CHECK_ENABLEf, 1, 5, 0 },
    { DROP_PACKET_ON_PARITY_ERRORf, 1, 4, 0 },
    { USE_DEST_PORTf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56224_A0r_fields[] = {
    { DROP_PACKET_ON_PARITY_ERRORf, 1, 4, 0 },
    { USE_DEST_PORTf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56334_A0r_fields[] = {
    { TREAT_ALL_PKTS_AS_TCPf, 1, 18, 0 },
    { STG_CHECK_ENABLEf, 1, 17, 0 },
    { PHB2_COS_MODEf, 1, 16, 0 },
    { OTHER_CW_TYPE_TOCPUf, 1, 15, 0 },
    { PWACH_TOCPUf, 1, 14, 0 },
    { PW_COUNT_ALLf, 1, 13, 0 },
    { MPLS_SEQ_NUM_FAIL_TOCPUf, 1, 12, 0 },
    { UNIFORM_TRUNK_DIST_ENABLEf, 1, 11, 0 },
    { EM_COS_ENABLEf, 1, 10, 0 },
    { EM_COSf, 5, 5, SOCF_LE },
    { LOCAL_SW_DISABLE_HGTRUNK_RES_ENf, 1, 4, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56514_A0r_fields[] = {
    { UNIFORM_HG_TRUNK_DIST_ENABLEf, 1, 6, 0 },
    { UNIFORM_TRUNK_DIST_ENABLEf, 1, 5, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 4, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 3, 0 },
    { USE_DEST_PORTf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56624_A0r_fields[] = {
    { PW_COUNT_ALLf, 1, 13, 0 },
    { MPLS_SEQ_NUM_FAIL_TOCPUf, 1, 12, 0 },
    { UNIFORM_TRUNK_DIST_ENABLEf, 1, 11, 0 },
    { EM_COS_ENABLEf, 1, 10, 0 },
    { EM_COSf, 5, 5, SOCF_LE },
    { LOCAL_SW_DISABLE_HGTRUNK_RES_ENf, 1, 4, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56624_B0r_fields[] = {
    { OTHER_CW_TYPE_TOCPUf, 1, 15, 0 },
    { PWACH_TOCPUf, 1, 14, 0 },
    { PW_COUNT_ALLf, 1, 13, 0 },
    { MPLS_SEQ_NUM_FAIL_TOCPUf, 1, 12, 0 },
    { UNIFORM_TRUNK_DIST_ENABLEf, 1, 11, 0 },
    { EM_COS_ENABLEf, 1, 10, 0 },
    { EM_COSf, 5, 5, SOCF_LE },
    { LOCAL_SW_DISABLE_HGTRUNK_RES_ENf, 1, 4, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56634_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { STG_CHECK_ENABLEf, 1, 15, 0 },
    { OTHER_CW_TYPE_TOCPUf, 1, 14, 0 },
    { PWACH_TOCPUf, 1, 13, 0 },
    { PHB2_COS_MODEf, 1, 12, 0 },
    { MPLS_SEQ_NUM_FAIL_TOCPUf, 1, 11, 0 },
    { EM_COS_ENABLEf, 1, 10, 0 },
    { EM_COSf, 5, 5, SOCF_LE },
    { LOCAL_SW_DISABLE_HGTRUNK_RES_ENf, 1, 4, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56800_A0r_fields[] = {
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_MISC_CONFIG_BCM56820_A0r_fields[] = {
    { UNIFORM_TRUNK_DIST_ENABLEf, 1, 10, 0 },
    { EM_COS_ENABLEf, 1, 9, 0 },
    { EM_COSf, 4, 5, SOCF_LE },
    { LOCAL_SW_DISABLE_HGTRUNK_RES_ENf, 1, 4, 0 },
    { DO_NOT_COPY_FROM_CPU_TO_CPUf, 1, 3, 0 },
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_MISC_PORT_CONFIGr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES },
    { OAM_DO_NOT_MODIFYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ING_MISC_PORT_CONFIG_BCM56820_A0r_fields[] = {
    { OAM_DO_NOT_MODIFYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_ING_MODMAP_CTRLr_fields[] = {
    { ING_MOD_MAP_IDf, 1, 8, 0 },
    { ING_MAP_ENf, 1, 7, 0 },
    { MODULEID_OFFSETf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_MODMAP_CTRL_BCM56820_A0r_fields[] = {
    { ING_MOD_MAP_IDf, 1, 9, 0 },
    { ING_MAP_ENf, 1, 8, 0 },
    { MODULEID_OFFSETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_PORT_THROTTLE_CFGr_fields[] = {
    { SOP_THRESHOLDf, 5, 8, SOCF_LE },
    { SOP_EOP_THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_PORT_THROTTLE_ENABLE_64r_fields[] = {
    { BITMAPf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_ING_PRTTODEVIDr_fields[] = {
    { IDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_ING_Q_BEGINr_fields[] = {
    { QBUSf, 32, 0, SOCF_LE },
    { L2_HITSA_CCMf, 1, 13, 0 },
    { L2_HITDA_RMf, 1, 7, 0 },
    { L2_HITDA_CCMf, 1, 1, 0 },
    { L2_HITSA_RMf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ING_Q_BEGIN_BCM53314_A0r_fields[] = {
    { QBUSf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_ING_Q_BEGIN_BCM56800_A0r_fields[] = {
    { AARB_ECO_OFFf, 1, 8, 0 },
    { QBUSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_Q_BEGIN_BCM56820_A0r_fields[] = {
    { QBUSf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_ING_SRCMODFILTERr_fields[] = {
    { BMAPf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_SYS_RSVD_VIDr_fields[] = {
    { VALIDf, 1, 12, 0 },
    { VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_INIT_DONE_STATUSr_fields[] = {
    { XQ_RDYf, 1, 3, SOCF_RO|SOCF_RES },
    { MCPTR_RDYf, 1, 2, SOCF_RO|SOCF_RES },
    { MEM_CH1_RDYf, 1, 1, SOCF_RO|SOCF_RES },
    { MEM_CH0_RDYf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_INPUT_PORT_RX_ENABLEr_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_INPUT_PORT_RX_ENABLE_64r_fields[] = {
    { INPUT_PORT_RX_ENABLE_HIf, 22, 32, SOCF_LE },
    { INPUT_PORT_RX_ENABLEf, 54, 0, SOCF_LE },
    { INPUT_PORT_RX_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INPUT_PORT_RX_ENABLE_64_BCM56634_A0r_fields[] = {
    { INPUT_PORT_RX_ENABLE_HIf, 25, 32, SOCF_LE },
    { INPUT_PORT_RX_ENABLEf, 57, 0, SOCF_LE },
    { INPUT_PORT_RX_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_INPUT_PORT_RX_ENABLE_BCM56334_A0r_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_INPUT_PORT_RX_ENABLE_BCM56820_A0r_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IP0_BISRr_fields[] = {
    { BISR_RD_DATA_HIf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { BISR_RD_DATAf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_IP0_EP_BISR_RD_DATAr_fields[] = {
    { RD_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP0_INTR_ENABLEr_fields[] = {
    { AGE_CMD_COMPLETEf, 1, 3, SOCF_RES },
    { MEM_RESET_COMPLETEf, 1, 2, SOCF_RES },
    { PPA_CMD_COMPLETEf, 1, 1, SOCF_RES },
    { VXLT_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP0_INTR_ENABLE_BCM56334_A0r_fields[] = {
    { IARB_HDR_ECC_INTRf, 1, 13, SOCF_RES },
    { IARB_PKT_ECC_INTRf, 1, 12, SOCF_RES },
    { LMEP_PAR_ERRf, 1, 11, SOCF_RES },
    { VFP_POLICY_PAR_ERRf, 1, 10, SOCF_RES },
    { SOURCE_TRUNK_MAP_PARITY_ERRf, 1, 9, SOCF_RES },
    { L3_TUNNEL_RAM_PARITY_ERRf, 1, 8, SOCF_RES },
    { VLAN_STG_PARITY_ERRf, 1, 7, SOCF_RES },
    { VLAN_PARITY_ERRf, 1, 6, SOCF_RES },
    { VLAN_PROTOCOL_DATA_PARITY_ERRf, 1, 5, SOCF_RES },
    { VLAN_SUBNET_DATA_PARITY_ERRf, 1, 4, SOCF_RES },
    { AGE_CMD_COMPLETEf, 1, 3, SOCF_RES },
    { MEM_RESET_COMPLETEf, 1, 2, SOCF_RES },
    { PPA_CMD_COMPLETEf, 1, 1, SOCF_RES },
    { VXLT_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP0_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { IARB_HDR_ERRf, 1, 19, SOCF_RES },
    { IARB_PKT_ERRf, 1, 18, SOCF_RES },
    { LPORT_PAR_ERRf, 1, 17, SOCF_RES },
    { SRC_TRUNK_PAR_ERRf, 1, 16, SOCF_RES },
    { WLAN_SVP_PAR_ERRf, 1, 15, SOCF_RES },
    { L3_TUNNEL_PAR_ERRf, 1, 14, SOCF_RES },
    { FP_UDF_PAR_ERRf, 1, 13, SOCF_RES },
    { MOD_MAP_PAR_ERRf, 1, 12, SOCF_RES },
    { VLAN_RANGE_PAR_ERRf, 1, 11, SOCF_RES },
    { CPU_TS_POLICY_PAR_ERRf, 1, 10, SOCF_RES },
    { LMEP_PAR_ERRf, 1, 9, SOCF_RES },
    { SYS_CONFIG_PAR_ERRf, 1, 8, SOCF_RES },
    { PORT_TABLE_PAR_ERRf, 1, 7, SOCF_RES },
    { VLAN_SUBNET_PAR_ERRf, 1, 6, SOCF_RES },
    { VLAN_PROT_PAR_ERRf, 1, 5, SOCF_RES },
    { VFP_POLICY_PAR_ERRf, 1, 4, SOCF_RES },
    { VXLT_PAR_ERRf, 1, 3, SOCF_RES },
    { AGE_CMD_COMPLETEf, 1, 2, SOCF_RES },
    { MEM_RESET_COMPLETEf, 1, 1, SOCF_RES },
    { PPA_CMD_COMPLETEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP0_INTR_STATUSr_fields[] = {
    { AGE_CMD_COMPLETEf, 1, 3, SOCF_RO },
    { MEM_RESET_COMPLETEf, 1, 2, SOCF_RO },
    { PPA_CMD_COMPLETEf, 1, 1, SOCF_RO },
    { VXLT_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP0_INTR_STATUS_BCM56334_A0r_fields[] = {
    { IARB_HDR_ECC_INTRf, 1, 13, SOCF_RO },
    { IARB_PKT_ECC_INTRf, 1, 12, SOCF_RO },
    { LMEP_PAR_ERRf, 1, 11, SOCF_RO },
    { VFP_POLICY_PAR_ERRf, 1, 10, SOCF_RO },
    { SOURCE_TRUNK_MAP_PARITY_ERRf, 1, 9, SOCF_RO },
    { L3_TUNNEL_RAM_PARITY_ERRf, 1, 8, SOCF_RO },
    { VLAN_STG_PARITY_ERRf, 1, 7, SOCF_RO },
    { VLAN_PARITY_ERRf, 1, 6, SOCF_RO },
    { VLAN_PROTOCOL_DATA_PARITY_ERRf, 1, 5, SOCF_RO },
    { VLAN_SUBNET_DATA_PARITY_ERRf, 1, 4, SOCF_RO },
    { AGE_CMD_COMPLETEf, 1, 3, SOCF_RO },
    { MEM_RESET_COMPLETEf, 1, 2, SOCF_RO },
    { PPA_CMD_COMPLETEf, 1, 1, SOCF_RO },
    { VXLT_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP0_INTR_STATUS_BCM56634_A0r_fields[] = {
    { IARB_HDR_ERRf, 1, 19, SOCF_RO },
    { IARB_PKT_ERRf, 1, 18, SOCF_RO },
    { LPORT_PAR_ERRf, 1, 17, SOCF_RO },
    { SRC_TRUNK_PAR_ERRf, 1, 16, SOCF_RO },
    { WLAN_SVP_PAR_ERRf, 1, 15, SOCF_RO },
    { L3_TUNNEL_PAR_ERRf, 1, 14, SOCF_RO },
    { FP_UDF_PAR_ERRf, 1, 13, SOCF_RO },
    { MOD_MAP_PAR_ERRf, 1, 12, SOCF_RO },
    { VLAN_RANGE_PAR_ERRf, 1, 11, SOCF_RO },
    { CPU_TS_POLICY_PAR_ERRf, 1, 10, SOCF_RO },
    { LMEP_PAR_ERRf, 1, 9, SOCF_RO },
    { SYS_CONFIG_PAR_ERRf, 1, 8, SOCF_RO },
    { PORT_TABLE_PAR_ERRf, 1, 7, SOCF_RO },
    { VLAN_SUBNET_PAR_ERRf, 1, 6, SOCF_RO },
    { VLAN_PROT_PAR_ERRf, 1, 5, SOCF_RO },
    { VFP_POLICY_PAR_ERRf, 1, 4, SOCF_RO },
    { VXLT_PAR_ERRf, 1, 3, SOCF_RO },
    { AGE_CMD_COMPLETEf, 1, 2, SOCF_RO },
    { MEM_RESET_COMPLETEf, 1, 1, SOCF_RO },
    { PPA_CMD_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP1_INTR_ENABLEr_fields[] = {
    { IESMIF_INTRf, 1, 8, SOCF_RES },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 7, SOCF_RES },
    { L3_ENTRY_PAR_ERRf, 1, 6, SOCF_RES },
    { L2MC_PAR_ERRf, 1, 5, SOCF_RES },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RES },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RES },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RES },
    { SVP_PAR_ERRf, 1, 1, SOCF_RES },
    { VLAN_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP1_INTR_ENABLE_BCM56334_A0r_fields[] = {
    { VFI_1_PAR_INTRf, 1, 24, SOCF_RES },
    { SOME_RMEP_CCM_DEFECT_INTRf, 1, 23, SOCF_RES },
    { SOME_RDI_DEFECT_INTRf, 1, 22, SOCF_RES },
    { ERROR_CCM_DEFECT_INTRf, 1, 21, SOCF_RES },
    { XCON_CCM_DEFECT_INTRf, 1, 20, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_INTRf, 1, 19, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_DOWN_INTRf, 1, 18, SOCF_RES },
    { ANY_RMEP_TLV_PORT_UP_INTRf, 1, 17, SOCF_RES },
    { ANY_RMEP_TLV_PORT_DOWN_INTRf, 1, 16, SOCF_RES },
    { INITIAL_NHOP_PAR_ERRf, 1, 15, SOCF_RES },
    { PORT_CBL_TABLE_PAR_ERRf, 1, 14, SOCF_RES },
    { MA_INDEX_PAR_ERRf, 1, 13, SOCF_RES },
    { MAID_REDUCTION_PAR_ERRf, 1, 12, SOCF_RES },
    { RMEP_PAR_ERRf, 1, 11, SOCF_RES },
    { MA_STATE_PAR_ERRf, 1, 10, SOCF_RES },
    { L3MC_PAR_ERRf, 1, 9, SOCF_RES },
    { IESMIF_INTRf, 1, 8, SOCF_RES },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 7, SOCF_RES },
    { L3_ENTRY_PAR_ERRf, 1, 6, SOCF_RES },
    { L2MC_PAR_ERRf, 1, 5, SOCF_RES },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RES },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RES },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RES },
    { SVP_PAR_ERRf, 1, 1, SOCF_RES },
    { VFI_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP1_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { DSCP_PAR_ERRf, 1, 22, SOCF_RES },
    { L3_DEFIP_128_DATA_PAR_ERRf, 1, 21, SOCF_RES },
    { VFI_1_INTRf, 1, 20, SOCF_RES },
    { VRF_INTRf, 1, 19, SOCF_RES },
    { VLAN_STG_INTRf, 1, 18, SOCF_RES },
    { VLAN_OR_VFI_MAC_LIMIT_INTRf, 1, 17, SOCF_RES },
    { VLAN_OR_VFI_MAC_COUNT_INTRf, 1, 16, SOCF_RES },
    { VLAN_MPLS_INTRf, 1, 15, SOCF_RES },
    { VFI_INTRf, 1, 14, SOCF_RES },
    { PORT_OR_TRUNK_MAC_LIMIT_INTRf, 1, 13, SOCF_RES },
    { PORT_OR_TRUNK_MAC_COUNT_INTRf, 1, 12, SOCF_RES },
    { L3LU_ERB_INTRf, 1, 11, SOCF_RES },
    { L2_USER_ENTRY_DATA_INTRf, 1, 10, SOCF_RES },
    { L2_MOD_FIFO_INTRf, 1, 9, SOCF_RES },
    { ING_PRI_CNG_MAP_INTRf, 1, 8, SOCF_RES },
    { IESMIF_INTRf, 1, 7, SOCF_RES },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 6, SOCF_RES },
    { L3_ENTRY_PAR_ERRf, 1, 5, SOCF_RES },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RES },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RES },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RES },
    { SVP_PAR_ERRf, 1, 1, SOCF_RES },
    { VLAN_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP1_INTR_STATUSr_fields[] = {
    { IESMIF_INTRf, 1, 8, SOCF_RO },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 7, SOCF_RO },
    { L3_ENTRY_PAR_ERRf, 1, 6, SOCF_RO },
    { L2MC_PAR_ERRf, 1, 5, SOCF_RO },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RO },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RO },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RO },
    { SVP_PAR_ERRf, 1, 1, SOCF_RO },
    { VLAN_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP1_INTR_STATUS_BCM56334_A0r_fields[] = {
    { VFI_1_PAR_INTRf, 1, 24, SOCF_RO },
    { SOME_RMEP_CCM_DEFECT_INTRf, 1, 23, SOCF_RO },
    { SOME_RDI_DEFECT_INTRf, 1, 22, SOCF_RO },
    { ERROR_CCM_DEFECT_INTRf, 1, 21, SOCF_RO },
    { XCON_CCM_DEFECT_INTRf, 1, 20, SOCF_RO },
    { ANY_RMEP_TLV_INTERFACE_UP_INTRf, 1, 19, SOCF_RO },
    { ANY_RMEP_TLV_INTERFACE_DOWN_INTRf, 1, 18, SOCF_RO },
    { ANY_RMEP_TLV_PORT_UP_INTRf, 1, 17, SOCF_RO },
    { ANY_RMEP_TLV_PORT_DOWN_INTRf, 1, 16, SOCF_RO },
    { INITIAL_NHOP_PAR_ERRf, 1, 15, SOCF_RO },
    { PORT_CBL_TABLE_PAR_ERRf, 1, 14, SOCF_RO },
    { MA_INDEX_PAR_ERRf, 1, 13, SOCF_RO },
    { MAID_REDUCTION_PAR_ERRf, 1, 12, SOCF_RO },
    { RMEP_PAR_ERRf, 1, 11, SOCF_RO },
    { MA_STATE_PAR_ERRf, 1, 10, SOCF_RO },
    { L3MC_PAR_ERRf, 1, 9, SOCF_RO },
    { IESMIF_INTRf, 1, 8, SOCF_RO },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 7, SOCF_RO },
    { L3_ENTRY_PAR_ERRf, 1, 6, SOCF_RO },
    { L2MC_PAR_ERRf, 1, 5, SOCF_RO },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RO },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RO },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RO },
    { SVP_PAR_ERRf, 1, 1, SOCF_RO },
    { VFI_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP1_INTR_STATUS_BCM56634_A0r_fields[] = {
    { DSCP_PAR_ERRf, 1, 22, SOCF_RO },
    { L3_DEFIP_128_DATA_PAR_ERRf, 1, 21, SOCF_RO },
    { VFI_1_INTRf, 1, 20, SOCF_RO },
    { VRF_INTRf, 1, 19, SOCF_RO },
    { VLAN_STG_INTRf, 1, 18, SOCF_RO },
    { VLAN_OR_VFI_MAC_LIMIT_INTRf, 1, 17, SOCF_RO },
    { VLAN_OR_VFI_MAC_COUNT_INTRf, 1, 16, SOCF_RO },
    { VLAN_MPLS_INTRf, 1, 15, SOCF_RO },
    { VFI_INTRf, 1, 14, SOCF_RO },
    { PORT_OR_TRUNK_MAC_LIMIT_INTRf, 1, 13, SOCF_RO },
    { PORT_OR_TRUNK_MAC_COUNT_INTRf, 1, 12, SOCF_RO },
    { L3LU_ERB_INTRf, 1, 11, SOCF_RO },
    { L2_USER_ENTRY_DATA_INTRf, 1, 10, SOCF_RO },
    { L2_MOD_FIFO_INTRf, 1, 9, SOCF_RO },
    { ING_PRI_CNG_MAP_INTRf, 1, 8, SOCF_RO },
    { IESMIF_INTRf, 1, 7, SOCF_RO },
    { L3_DEFIP_DATA_PAR_ERRf, 1, 6, SOCF_RO },
    { L3_ENTRY_PAR_ERRf, 1, 5, SOCF_RO },
    { L2_ENTRY_PAR_ERRf, 1, 4, SOCF_RO },
    { MPLS_ENTRY_PAR_ERRf, 1, 3, SOCF_RO },
    { L3_IIF_PAR_ERRf, 1, 2, SOCF_RO },
    { SVP_PAR_ERRf, 1, 1, SOCF_RO },
    { VLAN_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IP1_PARITY_INTR_STATUSr_fields[] = {
    { SOURCE_TRUNK_MAP_INTRf, 1, 3, SOCF_RO },
    { VLAN_MAC_OR_XLATE_INTRf, 1, 2, SOCF_RO },
    { VFP_POLICY_TABLE_INTRf, 1, 1, SOCF_RO },
    { VLAN_TABLE_INTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP2_INTR_ENABLEr_fields[] = {
    { IL3MC_ERB_INTRf, 1, 2, SOCF_RES },
    { INITIAL_ING_NHOP_PAR_ERRf, 1, 1, SOCF_RES },
    { L3_IPMC_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP2_INTR_ENABLE_BCM56334_A0r_fields[] = {
    { MODPORT_MAP_EM_PAR_ERRf, 1, 9, SOCF_RES },
    { MODPORT_MAP_IM_PAR_ERRf, 1, 8, SOCF_RES },
    { MODPORT_MAP_SW_PAR_ERRf, 1, 7, SOCF_RES },
    { EGR_MASK_PAR_ERRf, 1, 6, SOCF_RES },
    { L3_MTU_VALUES_PAR_ERRf, 1, 5, SOCF_RES },
    { IFP_STORM_CONTROL_PAR_ERRf, 1, 4, SOCF_RES },
    { IFP_POLICY_PAR_ERRf, 1, 3, SOCF_RES },
    { IFP_COUNTER_PAR_ERRf, 1, 2, SOCF_RES },
    { IFP_METER_PAR_ERRf, 1, 1, SOCF_RES },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP2_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { EXT_IFP_ACT_PAR_ERRf, 1, 26, SOCF_RES },
    { MA_STATE_PAR_ERRf, 1, 25, SOCF_RES },
    { MAID_PAR_ERRf, 1, 24, SOCF_RES },
    { RMEP_PAR_ERRf, 1, 23, SOCF_RES },
    { MA_INDEX_PAR_ERRf, 1, 22, SOCF_RES },
    { L3_IPMC_1_PAR_ERRf, 1, 21, SOCF_RES },
    { PORT_CBL_PAR_ERRf, 1, 20, SOCF_RES },
    { PROT_NHI_PAR_ERRf, 1, 19, SOCF_RES },
    { ING_DVP_PAR_ERRf, 1, 18, SOCF_RES },
    { L3_ECMP_PAR_ERRf, 1, 17, SOCF_RES },
    { ECMP_GRP_PAR_ERRf, 1, 16, SOCF_RES },
    { NHOP_PAR_ERRf, 1, 15, SOCF_RES },
    { IFP_METER_PAR_ERRf, 1, 14, SOCF_RES },
    { IFP_COUNTER_PAR_ERRf, 1, 13, SOCF_RES },
    { IFP_STORM_PAR_ERRf, 1, 12, SOCF_RES },
    { IFP_POLICY_PAR_ERRf, 1, 11, SOCF_RES },
    { SOME_RMEP_CCM_DEFECT_INTRf, 1, 10, SOCF_RES },
    { SOME_RDI_DEFECT_INTRf, 1, 9, SOCF_RES },
    { ERROR_CCM_DEFECT_INTRf, 1, 8, SOCF_RES },
    { XCON_CCM_DEFECT_INTRf, 1, 7, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_INTRf, 1, 6, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_DOWN_INTRf, 1, 5, SOCF_RES },
    { ANY_RMEP_TLV_PORT_UP_INTRf, 1, 4, SOCF_RES },
    { ANY_RMEP_TLV_PORT_DOWN_INTRf, 1, 3, SOCF_RES },
    { TOS_FN_PAR_ERRf, 1, 2, SOCF_RES },
    { TTL_FN_PAR_ERRf, 1, 1, SOCF_RES },
    { FP_FIELD_SEL_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP2_INTR_STATUSr_fields[] = {
    { IL3MC_ERB_INTRf, 1, 2, SOCF_RO },
    { INITIAL_ING_NHOP_PAR_ERRf, 1, 1, SOCF_RO },
    { L3_IPMC_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IP2_INTR_STATUS_BCM56334_A0r_fields[] = {
    { MODPORT_MAP_EM_PAR_ERRf, 1, 9, SOCF_RO },
    { MODPORT_MAP_IM_PAR_ERRf, 1, 8, SOCF_RO },
    { MODPORT_MAP_SW_PAR_ERRf, 1, 7, SOCF_RO },
    { EGR_MASK_PAR_ERRf, 1, 6, SOCF_RO },
    { L3_MTU_VALUES_PAR_ERRf, 1, 5, SOCF_RO },
    { IFP_STORM_CONTROL_PAR_ERRf, 1, 4, SOCF_RO },
    { IFP_POLICY_PAR_ERRf, 1, 3, SOCF_RO },
    { IFP_COUNTER_PAR_ERRf, 1, 2, SOCF_RO },
    { IFP_METER_PAR_ERRf, 1, 1, SOCF_RO },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP2_INTR_STATUS_BCM56634_A0r_fields[] = {
    { EXT_IFP_ACT_PAR_ERRf, 1, 26, SOCF_RO },
    { MA_STATE_PAR_ERRf, 1, 25, SOCF_RO },
    { MAID_PAR_ERRf, 1, 24, SOCF_RO },
    { RMEP_PAR_ERRf, 1, 23, SOCF_RO },
    { MA_INDEX_PAR_ERRf, 1, 22, SOCF_RO },
    { L3_IPMC_1_PAR_ERRf, 1, 21, SOCF_RO },
    { PORT_CBL_PAR_ERRf, 1, 20, SOCF_RO },
    { PROT_NHI_PAR_ERRf, 1, 19, SOCF_RO },
    { ING_DVP_PAR_ERRf, 1, 18, SOCF_RO },
    { L3_ECMP_PAR_ERRf, 1, 17, SOCF_RO },
    { ECMP_GRP_PAR_ERRf, 1, 16, SOCF_RO },
    { NHOP_PAR_ERRf, 1, 15, SOCF_RO },
    { IFP_METER_PAR_ERRf, 1, 14, SOCF_RO },
    { IFP_COUNTER_PAR_ERRf, 1, 13, SOCF_RO },
    { IFP_STORM_PAR_ERRf, 1, 12, SOCF_RO },
    { IFP_POLICY_PAR_ERRf, 1, 11, SOCF_RO },
    { SOME_RMEP_CCM_DEFECT_INTRf, 1, 10, SOCF_RO },
    { SOME_RDI_DEFECT_INTRf, 1, 9, SOCF_RO },
    { ERROR_CCM_DEFECT_INTRf, 1, 8, SOCF_RO },
    { XCON_CCM_DEFECT_INTRf, 1, 7, SOCF_RO },
    { ANY_RMEP_TLV_INTERFACE_UP_INTRf, 1, 6, SOCF_RO },
    { ANY_RMEP_TLV_INTERFACE_DOWN_INTRf, 1, 5, SOCF_RO },
    { ANY_RMEP_TLV_PORT_UP_INTRf, 1, 4, SOCF_RO },
    { ANY_RMEP_TLV_PORT_DOWN_INTRf, 1, 3, SOCF_RO },
    { TOS_FN_PAR_ERRf, 1, 2, SOCF_RO },
    { TTL_FN_PAR_ERRf, 1, 1, SOCF_RO },
    { FP_FIELD_SEL_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IP2_PARITY_INTR_STATUSr_fields[] = {
    { INITIAL_ING_L3_NEXT_HOP_INTRf, 1, 5, SOCF_RO },
    { L3_IPMC_INTRf, 1, 4, SOCF_RO },
    { L3_DEFIP_DATA_INTRf, 1, 3, SOCF_RO },
    { L3_ENTRY_INTRf, 1, 2, SOCF_RO },
    { L2MC_INTRf, 1, 1, SOCF_RO },
    { L2_ENTRY_INTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP3_INTR_ENABLEr_fields[] = {
    { EGR_MASK_PAR_ERRf, 1, 4, SOCF_RES },
    { L3_MTU_VALUES_PAR_ERRf, 1, 3, SOCF_RES },
    { ING_IPFIX_EXPORT_PAR_ERRf, 1, 2, SOCF_RES },
    { ING_IPFIX_SESS_PAR_ERRf, 1, 1, SOCF_RES },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_ENABLE_1r_fields[] = {
    { UNKNOWN_HGI_BITMAP_PAR_ERRf, 1, 29, SOCF_RES },
    { IMIRROR_BITMAP_PAR_ERRf, 1, 28, SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf, 1, 27, SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf, 1, 26, SOCF_RES },
    { ING_EGRMSKBMAP_PAR_ERRf, 1, 25, SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_PAR_ERRf, 1, 24, SOCF_RES },
    { BCAST_BLOCK_MASK_PAR_ERRf, 1, 23, SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf, 1, 22, SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf, 1, 21, SOCF_RES },
    { E2E_HOL_STATUS_1_PAR_ERRf, 1, 20, SOCF_RES },
    { E2E_HOL_STATUS_PAR_ERRf, 1, 19, SOCF_RES },
    { VLAN_COS_MAP_PAR_ERRf, 1, 18, SOCF_RES },
    { ING_VINTF_COUNTER_TABLE_PAR_ERRf, 1, 17, SOCF_RES },
    { ING_SERVICE_COUNTER_TABLE_PAR_ERRf, 1, 16, SOCF_RES },
    { ING_PW_TERM_SEQ_NUM_PAR_ERRf, 1, 15, SOCF_RES },
    { L3_MTU_VALUES_PAR_ERRf, 1, 14, SOCF_RES },
    { VLAN_PROFILE_2_PAR_ERRf, 1, 13, SOCF_RES },
    { PORT_LAG_FAILOVER_SET_PAR_ERRf, 1, 12, SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_PAR_ERRf, 1, 11, SOCF_RES },
    { SRC_MODID_EGRESS_PAR_ERRf, 1, 10, SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_PAR_ERRf, 1, 9, SOCF_RES },
    { MODPORT_MAP_MIRROR_1_PAR_ERRf, 1, 8, SOCF_RES },
    { MODPORT_MAP_MIRROR_PAR_ERRf, 1, 7, SOCF_RES },
    { MODPORT_MAP_SW_PAR_ERRf, 1, 6, SOCF_RES },
    { MAC_BLOCK_TABLE_PAR_ERRf, 1, 5, SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf, 1, 4, SOCF_RES },
    { TRUNK_GROUP_PAR_ERRf, 1, 3, SOCF_RES },
    { TRUNK_BITMAP_PAR_ERRf, 1, 2, SOCF_RES },
    { TRUNK_EGR_MASK_PAR_ERRf, 1, 1, SOCF_RES },
    { EGR_MASK_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_ENABLE_2r_fields[] = {
    { HG_COUNTERS_PAR_ERRf, 1, 11, SOCF_RES },
    { RDBGC_MEM_INST2_PAR_ERRf, 1, 10, SOCF_RES },
    { RDBGC_MEM_INST1_PAR_ERRf, 1, 9, SOCF_RES },
    { RDBGC_MEM_INST0_PAR_ERRf, 1, 8, SOCF_RES },
    { IP_COUNTERS_PAR_ERRf, 1, 7, SOCF_RES },
    { SW2_EOP_BUFFER_C_PAR_ERRf, 1, 6, SOCF_RES },
    { SW2_EOP_BUFFER_B_PAR_ERRf, 1, 5, SOCF_RES },
    { SW2_EOP_BUFFER_A_PAR_ERRf, 1, 4, SOCF_RES },
    { EMIRROR_CONTROL3_PAR_ERRf, 1, 3, SOCF_RES },
    { EMIRROR_CONTROL2_PAR_ERRf, 1, 2, SOCF_RES },
    { EMIRROR_CONTROL1_PAR_ERRf, 1, 1, SOCF_RES },
    { EMIRROR_CONTROL_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { L3_ECMP_PAR_ERRf, 1, 11, SOCF_RES },
    { L3_ECMP_GROUP_PAR_ERRf, 1, 10, SOCF_RES },
    { IFP_REDIRECTION_PROFILE_PAR_ERRf, 1, 9, SOCF_RES },
    { L2MC_PAR_ERRf, 1, 8, SOCF_RES },
    { L3_IPMC_PAR_ERRf, 1, 7, SOCF_RES },
    { L3_IPMC_REMAP_PAR_ERRf, 1, 6, SOCF_RES },
    { ICONTROL_OPCODE_BITMAP_PAR_ERRf, 1, 5, SOCF_RES },
    { ING_IPFIX_FLOW_PAR_ERRf, 1, 4, SOCF_RES },
    { ING_IPFIX_EOP_PAR_ERRf, 1, 3, SOCF_RES },
    { ING_IPFIX_EXPORT_PAR_ERRf, 1, 2, SOCF_RES },
    { ING_IPFIX_SESS_PAR_ERRf, 1, 1, SOCF_RES },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IP3_INTR_STATUSr_fields[] = {
    { EGR_MASK_PAR_ERRf, 1, 4, SOCF_RO },
    { L3_MTU_VALUES_PAR_ERRf, 1, 3, SOCF_RO },
    { ING_IPFIX_EXPORT_PAR_ERRf, 1, 2, SOCF_RO },
    { ING_IPFIX_SESS_PAR_ERRf, 1, 1, SOCF_RO },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_STATUS_1r_fields[] = {
    { UNKNOWN_HGI_BITMAP_PAR_ERRf, 1, 29, SOCF_RO },
    { IMIRROR_BITMAP_PAR_ERRf, 1, 28, SOCF_RO },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf, 1, 27, SOCF_RO },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf, 1, 26, SOCF_RO },
    { ING_EGRMSKBMAP_PAR_ERRf, 1, 25, SOCF_RO },
    { KNOWN_MCAST_BLOCK_MASK_PAR_ERRf, 1, 24, SOCF_RO },
    { BCAST_BLOCK_MASK_PAR_ERRf, 1, 23, SOCF_RO },
    { UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf, 1, 22, SOCF_RO },
    { UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf, 1, 21, SOCF_RO },
    { E2E_HOL_STATUS_1_PAR_ERRf, 1, 20, SOCF_RO },
    { E2E_HOL_STATUS_PAR_ERRf, 1, 19, SOCF_RO },
    { VLAN_COS_MAP_PAR_ERRf, 1, 18, SOCF_RO },
    { ING_VINTF_COUNTER_TABLE_PAR_ERRf, 1, 17, SOCF_RO },
    { ING_SERVICE_COUNTER_TABLE_PAR_ERRf, 1, 16, SOCF_RO },
    { ING_PW_TERM_SEQ_NUM_PAR_ERRf, 1, 15, SOCF_RO },
    { L3_MTU_VALUES_PAR_ERRf, 1, 14, SOCF_RO },
    { VLAN_PROFILE_2_PAR_ERRf, 1, 13, SOCF_RO },
    { PORT_LAG_FAILOVER_SET_PAR_ERRf, 1, 12, SOCF_RO },
    { ALTERNATE_EMIRROR_BITMAP_PAR_ERRf, 1, 11, SOCF_RO },
    { SRC_MODID_EGRESS_PAR_ERRf, 1, 10, SOCF_RO },
    { SRC_MODID_INGRESS_BLOCK_PAR_ERRf, 1, 9, SOCF_RO },
    { MODPORT_MAP_MIRROR_1_PAR_ERRf, 1, 8, SOCF_RO },
    { MODPORT_MAP_MIRROR_PAR_ERRf, 1, 7, SOCF_RO },
    { MODPORT_MAP_SW_PAR_ERRf, 1, 6, SOCF_RO },
    { MAC_BLOCK_TABLE_PAR_ERRf, 1, 5, SOCF_RO },
    { NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf, 1, 4, SOCF_RO },
    { TRUNK_GROUP_PAR_ERRf, 1, 3, SOCF_RO },
    { TRUNK_BITMAP_PAR_ERRf, 1, 2, SOCF_RO },
    { TRUNK_EGR_MASK_PAR_ERRf, 1, 1, SOCF_RO },
    { EGR_MASK_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_STATUS_2r_fields[] = {
    { HG_COUNTERS_PAR_ERRf, 1, 11, SOCF_RO },
    { RDBGC_MEM_INST2_PAR_ERRf, 1, 10, SOCF_RO },
    { RDBGC_MEM_INST1_PAR_ERRf, 1, 9, SOCF_RO },
    { RDBGC_MEM_INST0_PAR_ERRf, 1, 8, SOCF_RO },
    { IP_COUNTERS_PAR_ERRf, 1, 7, SOCF_RO },
    { SW2_EOP_BUFFER_C_PAR_ERRf, 1, 6, SOCF_RO },
    { SW2_EOP_BUFFER_B_PAR_ERRf, 1, 5, SOCF_RO },
    { SW2_EOP_BUFFER_A_PAR_ERRf, 1, 4, SOCF_RO },
    { EMIRROR_CONTROL3_PAR_ERRf, 1, 3, SOCF_RO },
    { EMIRROR_CONTROL2_PAR_ERRf, 1, 2, SOCF_RO },
    { EMIRROR_CONTROL1_PAR_ERRf, 1, 1, SOCF_RO },
    { EMIRROR_CONTROL_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IP3_INTR_STATUS_BCM56634_A0r_fields[] = {
    { L3_ECMP_PAR_ERRf, 1, 11, SOCF_RO },
    { L3_ECMP_GROUP_PAR_ERRf, 1, 10, SOCF_RO },
    { IFP_REDIRECTION_PROFILE_PAR_ERRf, 1, 9, SOCF_RO },
    { L2MC_PAR_ERRf, 1, 8, SOCF_RO },
    { L3_IPMC_PAR_ERRf, 1, 7, SOCF_RO },
    { L3_IPMC_REMAP_PAR_ERRf, 1, 6, SOCF_RO },
    { ICONTROL_OPCODE_BITMAP_PAR_ERRf, 1, 5, SOCF_RO },
    { ING_IPFIX_FLOW_PAR_ERRf, 1, 4, SOCF_RO },
    { ING_IPFIX_EOP_PAR_ERRf, 1, 3, SOCF_RO },
    { ING_IPFIX_EXPORT_PAR_ERRf, 1, 2, SOCF_RO },
    { ING_IPFIX_SESS_PAR_ERRf, 1, 1, SOCF_RO },
    { ING_NHOP_PAR_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IP3_PARITY_INTR_STATUSr_fields[] = {
    { IFP_POLICY_TABLE_INTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IP4_PARITY_STATUSr_fields[] = {
    { ISW2_MODPORT_MAP_EM_PARITY_ERRf, 1, 5, SOCF_RO },
    { ISW2_MODPORT_MAP_IM_PARITY_ERRf, 1, 4, SOCF_RO },
    { ISW2_MODPORT_MAP_SW_PARITY_ERRf, 1, 3, SOCF_RO },
    { ISW2_SRC_MODID_BLOCK_PARITY_ERRf, 1, 2, SOCF_RO },
    { ISW2_EGR_MASK_PARITY_ERRf, 1, 1, SOCF_RO },
    { IRSEL2_NEXTHOP_PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IPARS_TM_REG_1r_fields[] = {
    { TM_SRC_TRUNKf, 4, 4, SOCF_LE },
    { TM_FP_UDFf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IPARS_TM_REG_1_BCM53314_A0r_fields[] = {
    { WW_FP_UDFf, 1, 8, 0 },
    { TM_SRC_TRUNKf, 4, 4, SOCF_LE },
    { TM_FP_UDFf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IPAUSE_TX_PKT_XOFF_VALr_fields[] = {
    { XOFF_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IPAUSE_WATCHDOG_INIT_VALr_fields[] = {
    { INIT_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IPAUSE_WATCHDOG_THRESHr_fields[] = {
    { THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPFIX_AGE_CONTROLr_fields[] = {
    { DBG_TRIGGERf, 1, 29, 0 },
    { REFRESH_ENABLEf, 1, 28, 0 },
    { CLK_GRANf, 1, 27, 0 },
    { AGE_MAXCNTf, 11, 16, SOCF_LE },
    { AGE_ENABLEf, 1, 15, 0 },
    { AGE_PERIODf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPFIX_AGE_CONTROL_BCM56334_A0r_fields[] = {
    { DBG_TRIGGERf, 1, 29, SOCF_RES },
    { REFRESH_ENABLEf, 1, 28, SOCF_RES },
    { CLK_GRANf, 1, 27, SOCF_RES },
    { AGE_MAXCNTf, 11, 16, SOCF_LE|SOCF_RES },
    { AGE_ENABLEf, 1, 15, SOCF_RES },
    { AGE_PERIODf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_IPG_HD_BKP_CNTLr_fields[] = {
    { IPG_CONFIG_RXf, 5, 2, SOCF_LE|SOCF_RES },
    { HD_FC_BKOFF_OKf, 1, 1, 0 },
    { HD_FC_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_IPIC_SPARE_REG0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPIPE_PERR_CONTROLr_fields[] = {
    { COPYTO_CPUf, 1, 1, 0 },
    { DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IPMCGROUPTBLMEMDEBUGr_fields[] = {
    { TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCACONFIGr_fields[] = {
    { IPMCIDXAHIGHMARKERf, 10, 10, SOCF_LE },
    { IPMCIDXALOWMARKERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCACONFIG_BCM56624_A0r_fields[] = {
    { IPMCIDXAHIGHMARKERf, 12, 12, SOCF_LE },
    { IPMCIDXALOWMARKERf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCACONFIG_BCM56820_A0r_fields[] = {
    { IPMCIDXAHIGHMARKERf, 11, 11, SOCF_LE },
    { IPMCIDXALOWMARKERf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCAENr_fields[] = {
    { IPMCIDXINCAENf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCAEN_64r_fields[] = {
    { IPMCIDXINCAENf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPMCIDXINCAEN_BCM56334_A0r_fields[] = {
    { IPMCIDXINCAENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IPMCIDXINCAEN_BCM56624_A0r_fields[] = {
    { IPMCIDXINCAENf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCAEN_BCM56820_A0r_fields[] = {
    { IPMCIDXINCAENf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCBCONFIGr_fields[] = {
    { IPMCIDXBHIGHMARKERf, 10, 10, SOCF_LE },
    { IPMCIDXBLOWMARKERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCBCONFIG_BCM56624_A0r_fields[] = {
    { IPMCIDXBHIGHMARKERf, 12, 12, SOCF_LE },
    { IPMCIDXBLOWMARKERf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCBCONFIG_BCM56820_A0r_fields[] = {
    { IPMCIDXBHIGHMARKERf, 11, 11, SOCF_LE },
    { IPMCIDXBLOWMARKERf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCBENr_fields[] = {
    { IPMCIDXINCBENf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCBEN_64r_fields[] = {
    { IPMCIDXINCBENf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPMCIDXINCBEN_BCM56334_A0r_fields[] = {
    { IPMCIDXINCBENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IPMCIDXINCBEN_BCM56624_A0r_fields[] = {
    { IPMCIDXINCBENf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCBEN_BCM56820_A0r_fields[] = {
    { IPMCIDXINCBENf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCCCONFIGr_fields[] = {
    { IPMCIDXCHIGHMARKERf, 10, 10, SOCF_LE },
    { IPMCIDXCLOWMARKERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCCCONFIG_BCM56624_A0r_fields[] = {
    { IPMCIDXCHIGHMARKERf, 12, 12, SOCF_LE },
    { IPMCIDXCLOWMARKERf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCCCONFIG_BCM56820_A0r_fields[] = {
    { IPMCIDXCHIGHMARKERf, 11, 11, SOCF_LE },
    { IPMCIDXCLOWMARKERf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCIDXINCCENr_fields[] = {
    { IPMCIDXINCCENf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCIDXINCCEN_64r_fields[] = {
    { IPMCIDXINCCENf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPMCIDXINCCEN_BCM56334_A0r_fields[] = {
    { IPMCIDXINCCENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IPMCIDXINCCEN_BCM56624_A0r_fields[] = {
    { IPMCIDXINCCENf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPMCIDXINCCEN_BCM56820_A0r_fields[] = {
    { IPMCIDXINCCENf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMCIDXINCCONFIGr_fields[] = {
    { IPMCIDXINCENf, 1, 20, 0 },
    { IPMCIDXHIGHMARKERf, 10, 10, SOCF_LE },
    { IPMCIDXLOWMARKERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_IPMCREPLICATIONCFGr_fields[] = {
    { IPMC_MSBUS_MAX_RETRYf, 10, 14, SOCF_LE },
    { IPMCREPCOUNT_STOPf, 1, 13, 0 },
    { REPLICATION_OVER_LIMITf, 1, 12, 0 },
    { REPLICATION_COSf, 5, 7, SOCF_LE },
    { REPLICATION_PORTf, 6, 1, SOCF_LE },
    { REPLICATION_COUNT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCREPLICATIONCFG0r_fields[] = {
    { REPLICATION_SRCH_FAILf, 10, 11, SOCF_LE|SOCF_RO },
    { REPLICATION_OVER_LIMITf, 1, 10, SOCF_RO },
    { REPLICATION_COSf, 4, 6, SOCF_LE },
    { REPLICATION_PORTf, 5, 1, SOCF_LE },
    { REPLICATION_COUNT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_IPMCREPLICATIONCFG1r_fields[] = {
    { REPLICATION_SRCH_FAILf, 11, 11, SOCF_LE|SOCF_RO },
    { REPLICATION_OVER_LIMITf, 1, 10, SOCF_RO },
    { REPLICATION_COSf, 4, 6, SOCF_LE },
    { REPLICATION_PORTf, 5, 1, SOCF_LE },
    { REPLICATION_COUNT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPMCREPLICATIONCFG0_BCM56820_A0r_fields[] = {
    { REPLICATION_SRCH_FAILf, 13, 11, SOCF_LE|SOCF_RO },
    { REPLICATION_OVER_LIMITf, 1, 10, SOCF_RO },
    { REPLICATION_COSf, 4, 6, SOCF_LE },
    { REPLICATION_PORTf, 5, 1, SOCF_LE },
    { REPLICATION_COUNT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPMCREPLICATIONCFG1_BCM56820_A0r_fields[] = {
    { REPLICATION_SRCH_FAILf, 16, 11, SOCF_LE|SOCF_RO },
    { REPLICATION_OVER_LIMITf, 1, 10, SOCF_RO },
    { REPLICATION_COSf, 4, 6, SOCF_LE },
    { REPLICATION_PORTf, 5, 1, SOCF_LE },
    { REPLICATION_COUNT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_IPMCREPLICATIONCOUNTr_fields[] = {
    { REPLICATION_SRCH_FAILf, 1, 31, SOCF_RO },
    { REPLICATION_COUNT_ENf, 1, 30, 0 },
    { REPLICATION_OVER_LIMITf, 1, 29, SOCF_RO },
    { REPLICATION_COSf, 3, 26, SOCF_LE },
    { REPLICATION_LIMITf, 13, 13, SOCF_LE|SOCF_RES },
    { REPLICATION_COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPMCREPLICATIONCOUNT0r_fields[] = {
    { REPLICATION_LIMITf, 13, 13, SOCF_LE|SOCF_RES },
    { REPLICATION_COUNTf, 13, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IPMCREPLICATIONCOUNT_BCM56224_A0r_fields[] = {
    { REPLICATION_SRCH_FAILf, 1, 31, SOCF_RO|SOCF_RES },
    { REPLICATION_COUNT_ENf, 1, 30, SOCF_RES },
    { REPLICATION_OVER_LIMITf, 1, 29, SOCF_RO|SOCF_RES },
    { REPLICATION_COSf, 3, 26, SOCF_LE|SOCF_RES },
    { REPLICATION_LIMITf, 13, 13, SOCF_LE|SOCF_RES },
    { REPLICATION_COUNTf, 13, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_IPMCREPLICATIONCOUNT_BCM56504_A0r_fields[] = {
    { REPLICATION_SRCH_FAILf, 1, 31, SOCF_RO },
    { REPLICATION_COUNT_ENf, 1, 30, 0 },
    { REPLICATION_OVER_LIMITf, 1, 29, SOCF_RO },
    { REPLICATION_COSf, 3, 26, SOCF_LE },
    { REPLICATION_LIMITf, 13, 13, SOCF_LE },
    { REPLICATION_COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_IPMCREPLICATIONCOUNT_BCM56624_A0r_fields[] = {
    { REPLICATION_LIMITf, 13, 13, SOCF_LE },
    { REPLICATION_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_IPMCREPOVERLMTPBMr_fields[] = {
    { IPMCREPOVERLMTPBMf, 28, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IPMCREPOVERLMTPBM_BCM56224_A0r_fields[] = {
    { IPMCREPOVERLMTPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_IPMCREP_SRCHFAILr_fields[] = {
    { REPLICATION_SRCH_FAILf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPMCREP_SRCHFAIL_64r_fields[] = {
    { REPLICATION_SRCH_FAILf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_V6r_fields[] = {
    { IPMC_ENTRY_V6_BITSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_V4_AVAILr_fields[] = {
    { IPMC_ENTRY_V4_AVAIL_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_V4_BLKCNTr_fields[] = {
    { IPMC_ENTRY_V4_BLKCNT_BITSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_V6_AVAILr_fields[] = {
    { IPMC_ENTRY_V6_AVAIL_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_V6_BLKCNTr_fields[] = {
    { IPMC_ENTRY_V6_BLKCNT_BITSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_ENTRY_VLDr_fields[] = {
    { IPMC_ENTRY_VLD_BITSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPMC_L2_MTUr_fields[] = {
    { MTU_LENf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_IPMC_MTU_CONFIGr_fields[] = {
    { HELIX_FBB0_MTU_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_V4_MAPPING_0r_fields[] = {
    { MAP_7f, 4, 28, SOCF_LE },
    { MAP_6f, 4, 24, SOCF_LE },
    { MAP_5f, 4, 20, SOCF_LE },
    { MAP_4f, 4, 16, SOCF_LE },
    { MAP_3f, 4, 12, SOCF_LE },
    { MAP_2f, 4, 8, SOCF_LE },
    { MAP_1f, 4, 4, SOCF_LE },
    { MAP_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_IPV4IPMCIDXINCCONFIGr_fields[] = {
    { IPMCIDXINCENf, 1, 22, 0 },
    { IPMCIDXHIGHMARKERf, 11, 11, SOCF_LE },
    { IPMCIDXLOWMARKERf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPV6_MIN_FRAG_SIZEr_fields[] = {
    { PKT_LENGTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_IR1023r_fields[] = {
    { COUNTf, 38, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_IRBYTr_fields[] = {
    { COUNTf, 42, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_IRBYT_BCM56634_A0r_fields[] = {
    { COUNTf, 44, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_IRSEL_TM_REG_1r_fields[] = {
    { TM_ING_L3_NEXT_HOPf, 4, 4, SOCF_LE },
    { TM_L3_ECMPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_IRXPPr_fields[] = {
    { COUNTf, 38, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_ISTAT_CAUSEr_fields[] = {
    { RDISC_CAUSEf, 2, 4, SOCF_LE|SOCF_RO },
    { PDISC_CAUSEf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ISW1_TM_REG_1r_fields[] = {
    { TM_DSCP_TABLEf, 4, 16, SOCF_LE },
    { TM_FP_PORT_FIELD_SELECTf, 4, 12, SOCF_LE },
    { TM_DEFIP_HITf, 4, 8, SOCF_LE },
    { TM_L3_HITf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ISW1_TM_REG_1_BCM53314_A0r_fields[] = {
    { WW_DSCP_TABLEf, 1, 20, 0 },
    { TM_DSCP_TABLEf, 4, 16, SOCF_LE },
    { TM_FP_PORT_FIELD_SELECTf, 4, 12, SOCF_LE },
    { TM_DEFIP_HITf, 4, 8, SOCF_LE },
    { TM_L3_HITf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ISW2_TM_REG_1r_fields[] = {
    { TM_EGR_MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_ISW2_TM_REG_1_BCM53314_A0r_fields[] = {
    { WW_EGR_MASKf, 1, 4, 0 },
    { TM_EGR_MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IUNKNOWN_OPCODEr_fields[] = {
    { UNKNOWN_OPCODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IUNKNOWN_OPCODE_HIr_fields[] = {
    { UNKNOWN_OPCODE_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_IUSER_TRUNK_HASH_SELECTr_fields[] = {
    { TRUNK_CFG_VALf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IUSER_TRUNK_HASH_SELECT_BCM53314_A0r_fields[] = {
    { TRUNK_CFG_VALf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_IVLAN_CONTROLr_fields[] = {
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
soc_field_info_t soc_IVLAN_CONTROL_BCM5665_A0r_fields[] = {
    { TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IVLAN_TM_REG_1r_fields[] = {
    { WW_VLAN_STGf, 1, 9, 0 },
    { WW_VLANf, 1, 8, 0 },
    { TM_VLAN_STGf, 4, 4, SOCF_LE },
    { TM_VLANf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IVTX_ENTRY_SRCH_AVAILr_fields[] = {
    { IVTX_ENTRY_SRCH_AVAIL_BITSf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IVXLT_TM_REG_1r_fields[] = {
    { TM_CNG_MAPf, 4, 16, SOCF_LE },
    { TM_PROTOCOL_DATAf, 4, 12, SOCF_LE },
    { TM_VLAN_MACf, 4, 8, SOCF_LE },
    { TM_SUBNET_DATAf, 4, 4, SOCF_LE },
    { TM_XLATE_DATAf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_IVXLT_TM_REG_2r_fields[] = {
    { TM_VLAN_XLATE_CAMf, 11, 11, SOCF_LE },
    { TM_VLAN_SUBNET_CAMf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_IVXLT_TM_REG_1_BCM53314_A0r_fields[] = {
    { WW_CNG_MAPf, 1, 21, 0 },
    { WW_PROTOCOL_DATAf, 1, 20, 0 },
    { TM_CNG_MAPf, 4, 16, SOCF_LE },
    { TM_PROTOCOL_DATAf, 4, 12, SOCF_LE },
    { TM_VLAN_MACf, 4, 8, SOCF_LE },
    { TM_SUBNET_DATAf, 4, 4, SOCF_LE },
    { TM_XLATE_DATAf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2MC_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 13, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_L2_AGE_DEBUGr_fields[] = {
    { COMPLETEf, 1, 12, SOCF_RES },
    { STARTf, 1, 11, 0 },
    { AGE_COUNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_AGE_DEBUG_2r_fields[] = {
    { AGE_START_ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56218_A0r_fields[] = {
    { COMPLETEf, 1, 15, SOCF_RES },
    { STARTf, 1, 14, 0 },
    { AGE_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56224_A0r_fields[] = {
    { COMPLETEf, 1, 15, SOCF_RES },
    { STARTf, 1, 14, 0 },
    { AGE_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56304_B0r_fields[] = {
    { COMPLETEf, 1, 12, SOCF_RES },
    { STARTf, 1, 11, 0 },
    { AGE_COUNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56514_A0r_fields[] = {
    { COMPLETEf, 1, 17, SOCF_RES },
    { STARTf, 1, 16, 0 },
    { AGE_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56624_A0r_fields[] = {
    { COMPLETEf, 1, 17, SOCF_RES },
    { STARTf, 1, 16, 0 },
    { AGE_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_AGE_DEBUG_BCM56820_A0r_fields[] = {
    { SBUS_SPACINGf, 8, 20, SOCF_LE },
    { UNUSEDf, 2, 18, SOCF_LE },
    { COMPLETEf, 1, 17, SOCF_RES },
    { STARTf, 1, 16, 0 },
    { AGE_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_AGE_TIMERr_fields[] = {
    { RES_SELf, 2, 20, SOCF_LE },
    { AGE_VALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2_AGE_TIMER_BCM56800_A0r_fields[] = {
    { AGE_ENAf, 1, 20, 0 },
    { AGE_VALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_AUX_HASH_CONTROLr_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { HASH_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_L2_AUX_HASH_CONTROL_BCM53314_A0r_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { HASH_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields[] = {
    { ENABLEf, 1, 4, 0 },
    { HASH_SELECTf, 3, 1, SOCF_LE },
    { INSERT_LEAST_FULL_HALFf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_ENTRY_ADDR_MASKr_fields[] = {
    { MASKf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_ADDR_MASK_BCM56224_A0r_fields[] = {
    { MASKf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L2_ENTRY_CONTROLr_fields[] = {
    { RAM3_SAMf, 2, 18, SOCF_LE|SOCF_RES },
    { RAM2_SAMf, 2, 16, SOCF_LE|SOCF_RES },
    { RAM1_SAMf, 2, 14, SOCF_LE|SOCF_RES },
    { RAM0_SAMf, 2, 12, SOCF_LE|SOCF_RES },
    { RAM3_CT2f, 1, 11, SOCF_RES },
    { RAM3_CT1f, 1, 10, SOCF_RES },
    { RAM3_CT0f, 1, 9, SOCF_RES },
    { RAM2_CT2f, 1, 8, SOCF_RES },
    { RAM2_CT1f, 1, 7, SOCF_RES },
    { RAM2_CT0f, 1, 6, SOCF_RES },
    { RAM1_CT2f, 1, 5, SOCF_RES },
    { RAM1_CT1f, 1, 4, SOCF_RES },
    { RAM1_CT0f, 1, 3, SOCF_RES },
    { RAM0_CT2f, 1, 2, SOCF_RES },
    { RAM0_CT1f, 1, 1, SOCF_RES },
    { RAM0_CT0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL0r_fields[] = {
    { RAM3_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM2_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM1_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM0_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL1r_fields[] = {
    { RAM7_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM6_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM5_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM4_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL0_BCM56820_A0r_fields[] = {
    { RAM0_WWf, 1, 11, SOCF_RES },
    { RAM0_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL_0r_fields[] = {
    { RAM1_1_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM1_0_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM0_1_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM0_0_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL_1r_fields[] = {
    { RAM3_1_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM3_0_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM2_1_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM2_0_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL_2r_fields[] = {
    { RAM5_1_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM5_0_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM4_1_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM4_0_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_DBGCTRL_3r_fields[] = {
    { RAM7_1_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { RAM7_0_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { RAM6_1_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { RAM6_0_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 1, 1, 0 },
    { PARITY_IRQ_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUSr_fields[] = {
    { BUCKET_IDXf, 11, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUS_0r_fields[] = {
    { BUCKET_IDX_0f, 12, 5, SOCF_LE },
    { MULTIPLE_ERR_0f, 1, 4, 0 },
    { PARITY_ERR_BM_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUS_1r_fields[] = {
    { BUCKET_IDX_1f, 12, 5, SOCF_LE },
    { MULTIPLE_ERR_1f, 1, 4, 0 },
    { PARITY_ERR_BM_1f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUS_BCM53314_A0r_fields[] = {
    { RESERVED0f, 1, 19, SOCF_RO|SOCF_RES },
    { BUCKET_IDXf, 10, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUS_BCM56514_A0r_fields[] = {
    { BUCKET_IDXf, 12, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUS_INTR_0r_fields[] = {
    { BUCKET_IDXf, 12, 5, SOCF_LE },
    { MULTIPLE_ERRf, 1, 4, 0 },
    { PARITY_ERR_BMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_HITDA_DBGCTRLr_fields[] = {
    { HIT_LEFT_WWf, 1, 11, SOCF_RES },
    { HIT_LEFT_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L2_HIT_CONTROLr_fields[] = {
    { HITSA_RMf, 1, 1, SOCF_RES },
    { HITDA_RMf, 1, 1, SOCF_RES },
    { HITSA_CCMf, 1, 0, SOCF_RES },
    { HITDA_CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_L2_HIT_DBGCTRLr_fields[] = {
    { HITSA_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { HITDA_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L2_HIT_DBGCTRL_BCM56624_A0r_fields[] = {
    { HITSA_LEFT_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { HITDA_LEFT_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { HITSA_RIGHT_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { HITDA_RIGHT_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_L2_ISr_fields[] = {
    { PERR_DISABLEf, 1, 16, SOCF_SC },
    { BKSCAN_DISABLEf, 1, 15, SOCF_SC },
    { STATIC_LEARN_TIMER_CTLf, 2, 13, SOCF_LE|SOCF_SC },
    { L2_MOD_FIFO_ENABLEf, 1, 12, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 11, 0 },
    { AGE_ENf, 1, 10, 0 },
    { PRG_ENf, 1, 9, SOCF_SC },
    { EXT_DISf, 1, 8, SOCF_SC },
    { INT_DISf, 1, 7, SOCF_SC },
    { OVF_DISf, 1, 6, SOCF_SC },
    { ONEK_TESTf, 1, 5, SOCF_SC },
    { AGE_TESTf, 1, 4, SOCF_SC },
    { MEM_CONFIGf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_IS_BCM56601_B0r_fields[] = {
    { PERR_DISABLEf, 1, 16, SOCF_SC },
    { BKSCAN_DISABLEf, 1, 15, SOCF_SC },
    { STATIC_LEARN_TIMER_CTLf, 2, 13, SOCF_LE|SOCF_SC },
    { L2_MOD_FIFO_ENABLEf, 1, 12, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 11, 0 },
    { AGE_ENf, 1, 10, 0 },
    { PRG_ENf, 1, 9, SOCF_SC },
    { EXT_DISf, 1, 8, SOCF_SC },
    { INT_DISf, 1, 7, SOCF_SC },
    { OVF_DISf, 1, 6, SOCF_SC },
    { ONEK_TESTf, 1, 5, SOCF_SC },
    { AGE_TESTf, 1, 4, SOCF_SC },
    { MEM_CONFIGf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_LEARN_CONTROLr_fields[] = {
    { OVERFLOW_BUCKET_ENABLEf, 1, 2, 0 },
    { NOCOPY_ON_OVERFLOWf, 1, 1, 0 },
    { L2_RECORD_OVERFLOW_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_L2_MOD_FIFO_CNTr_fields[] = {
    { NUM_OF_ENTRIESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields[] = {
    { NUM_OF_ENTRIESf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L2_MOD_FIFO_DBGCTRLr_fields[] = {
    { L2_MOD_FIFO_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_MOD_FIFO_RD_PTRr_fields[] = {
    { PTRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_MOD_FIFO_STATUSr_fields[] = {
    { L2_MOD_FIFO_CNTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_PP_CTr_fields[] = {
    { RESERVE_SLICE7f, 1, 31, SOCF_RES },
    { CT_SLICE7f, 3, 28, SOCF_LE },
    { RESERVE_SLICE6f, 1, 27, SOCF_RES },
    { CT_SLICE6f, 3, 24, SOCF_LE },
    { RESERVE_SLICE5f, 1, 23, SOCF_RES },
    { CT_SLICE5f, 3, 20, SOCF_LE },
    { RESERVE_SLICE4f, 1, 19, SOCF_RES },
    { CT_SLICE4f, 3, 16, SOCF_LE },
    { RESERVE_SLICE3f, 1, 15, SOCF_RES },
    { CT_SLICE3f, 3, 12, SOCF_LE },
    { RESERVE_SLICE2f, 1, 11, SOCF_RES },
    { CT_SLICE2f, 3, 8, SOCF_LE },
    { RESERVE_SLICE1f, 1, 7, SOCF_RES },
    { CT_SLICE1f, 3, 4, SOCF_LE },
    { RESERVE_SLICE0f, 1, 3, SOCF_RES },
    { CT_SLICE0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_PP_SAMr_fields[] = {
    { SAM_SLICE7f, 2, 14, SOCF_LE },
    { SAM_SLICE6f, 2, 12, SOCF_LE },
    { SAM_SLICE5f, 2, 10, SOCF_LE },
    { SAM_SLICE4f, 2, 8, SOCF_LE },
    { SAM_SLICE3f, 2, 6, SOCF_LE },
    { SAM_SLICE2f, 2, 4, SOCF_LE },
    { SAM_SLICE1f, 2, 2, SOCF_LE },
    { SAM_SLICE0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields[] = {
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_RES },
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_CONTROLr_fields[] = {
    { DEBUG_ENf, 1, 2, SOCF_RES },
    { BIST_ENf, 1, 1, SOCF_RES },
    { BIST_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields[] = {
    { DBG_DATAf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_ENABLEr_fields[] = {
    { L2_USER_ENTRY_CAM_BIST_ENABLE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields[] = {
    { AINDEXf, 8, 1, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S10_STATUSf, 9, 0, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56504_B0r_fields[] = {
    { S10_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 8, 8, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_A0r_fields[] = {
    { AINDEXf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r_fields[] = {
    { S2_STATUSf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S3_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56504_B0r_fields[] = {
    { S3_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields[] = {
    { AINDEXf, 8, 8, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56504_B0r_fields[] = {
    { S5_STATUSf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S6_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56504_B0r_fields[] = {
    { S6_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { L2_USER_ENTRY_CAM_S8_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56504_B0r_fields[] = {
    { S8_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields[] = {
    { L2_USER_ENTRY_CAM_BIST_DONE_STATUSf, 1, 1, SOCF_RO },
    { BIST_DONEf, 1, 1, SOCF_RO },
    { L2_USER_ENTRY_CAM_BIST_GO_STATUSf, 1, 0, SOCF_RO },
    { BIST_GOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56504_A0r_fields[] = {
    { BIST_DONEf, 1, 1, SOCF_RES },
    { BIST_GOf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_SAMr_fields[] = {
    { L2_USER_SAM_BITSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3MC_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields[] = {
    { DEBUG_EN1f, 1, 3, SOCF_RES },
    { DEBUG_EN0f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56820_A0r_fields[] = {
    { BIST_MODEf, 1, 4, SOCF_RES },
    { DEBUG_EN1f, 1, 3, SOCF_RES },
    { BIST_EN1f, 1, 2, SOCF_RES },
    { DEBUG_EN0f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_128_CAM_DBGCTRLr_fields[] = {
    { CAM1_TMf, 11, 11, SOCF_LE|SOCF_RES },
    { CAM0_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_CAM_ENABLEr_fields[] = {
    { CAM_1_ENABLEf, 1, 1, 0 },
    { CAM_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_DATA_DBGCTRLr_fields[] = {
    { RAM0_WWf, 1, 4, SOCF_RES },
    { RAM0_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_CONFIGr_fields[] = {
    { BIST_MODEf, 1, 18, SOCF_RES },
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_RES },
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_CONTROLr_fields[] = {
    { DEBUG_EN3f, 1, 7, SOCF_RES },
    { BIST_EN3f, 1, 6, SOCF_RES },
    { DEBUG_EN2f, 1, 5, SOCF_RES },
    { BIST_EN2f, 1, 4, SOCF_RES },
    { DEBUG_EN1f, 1, 3, SOCF_RES },
    { BIST_EN1f, 1, 2, SOCF_RES },
    { DEBUG_EN0f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_CONTROL_BCM56820_A0r_fields[] = {
    { BIST_MODEf, 1, 12, SOCF_RES },
    { DEBUG_EN5f, 1, 11, SOCF_RES },
    { BIST_EN5f, 1, 10, SOCF_RES },
    { DEBUG_EN4f, 1, 9, SOCF_RES },
    { BIST_EN4f, 1, 8, SOCF_RES },
    { DEBUG_EN3f, 1, 7, SOCF_RES },
    { BIST_EN3f, 1, 6, SOCF_RES },
    { DEBUG_EN2f, 1, 5, SOCF_RES },
    { BIST_EN2f, 1, 4, SOCF_RES },
    { DEBUG_EN1f, 1, 3, SOCF_RES },
    { BIST_EN1f, 1, 2, SOCF_RES },
    { DEBUG_EN0f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_DBGCTRLr_fields[] = {
    { MODEf, 1, 16, SOCF_RES },
    { DEBUG_EN7f, 1, 15, SOCF_RES },
    { DEBUG_EN6f, 1, 14, SOCF_RES },
    { DEBUG_EN5f, 1, 13, SOCF_RES },
    { DEBUG_EN4f, 1, 12, SOCF_RES },
    { DEBUG_EN3f, 1, 11, SOCF_RES },
    { DEBUG_EN2f, 1, 10, SOCF_RES },
    { DEBUG_EN1f, 1, 9, SOCF_RES },
    { DEBUG_EN0f, 1, 8, SOCF_RES },
    { BIST_EN7f, 1, 7, SOCF_RES },
    { BIST_EN6f, 1, 6, SOCF_RES },
    { BIST_EN5f, 1, 5, SOCF_RES },
    { BIST_EN4f, 1, 4, SOCF_RES },
    { BIST_EN3f, 1, 3, SOCF_RES },
    { BIST_EN2f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56334_A0r_fields[] = {
    { MODEf, 1, 12, SOCF_RES },
    { DEBUG_EN5f, 1, 11, SOCF_RES },
    { DEBUG_EN4f, 1, 10, SOCF_RES },
    { DEBUG_EN3f, 1, 9, SOCF_RES },
    { DEBUG_EN2f, 1, 8, SOCF_RES },
    { DEBUG_EN1f, 1, 7, SOCF_RES },
    { DEBUG_EN0f, 1, 6, SOCF_RES },
    { BIST_EN5f, 1, 5, SOCF_RES },
    { BIST_EN4f, 1, 4, SOCF_RES },
    { BIST_EN3f, 1, 3, SOCF_RES },
    { BIST_EN2f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S10_STATUSr_fields[] = {
    { AINDEXf, 11, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56304_B0r_fields[] = {
    { S10_STATUSf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56504_B0r_fields[] = {
    { S10_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S12_STATUSr_fields[] = {
    { S12_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 11, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56304_B0r_fields[] = {
    { S2_STATUSf, 17, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56504_B0r_fields[] = {
    { S2_STATUSf, 19, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields[] = {
    { AINDEXf, 10, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 11, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { ACTUAL_AINDEXf, 11, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { AINDEX_STATUSf, 1, 1, SOCF_RO|SOCF_RES },
    { MATCH_STATUSf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56304_B0r_fields[] = {
    { S3_STATUSf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56504_B0r_fields[] = {
    { S3_STATUSf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S5_STATUSr_fields[] = {
    { S5_STATUSf, 19, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56304_B0r_fields[] = {
    { S5_STATUSf, 17, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S6_STATUSr_fields[] = {
    { S6_STATUSf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56304_B0r_fields[] = {
    { S6_STATUSf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S8_STATUSr_fields[] = {
    { S8_STATUSf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56304_B0r_fields[] = {
    { S8_STATUSf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL0r_fields[] = {
    { CAM5_SAMf, 3, 15, SOCF_LE|SOCF_RES },
    { CAM4_SAMf, 3, 12, SOCF_LE|SOCF_RES },
    { CAM3_SAMf, 3, 9, SOCF_LE|SOCF_RES },
    { CAM2_SAMf, 3, 6, SOCF_LE|SOCF_RES },
    { CAM1_SAMf, 3, 3, SOCF_LE|SOCF_RES },
    { CAM0_SAMf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL1r_fields[] = {
    { MODEf, 1, 6, SOCF_RES },
    { BIST_EN5f, 1, 5, SOCF_RES },
    { BIST_EN4f, 1, 4, SOCF_RES },
    { BIST_EN3f, 1, 3, SOCF_RES },
    { BIST_EN2f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL0_BCM56304_B0r_fields[] = {
    { CAM0_SAMf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL1_BCM56304_B0r_fields[] = {
    { MODEf, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL1_BCM56314_A0r_fields[] = {
    { DEFIP_CAM_BIST_SKIP_COUNTf, 11, 2, SOCF_LE|SOCF_RES },
    { MODEf, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL1_BCM56504_B0r_fields[] = {
    { DEFIP_CAM_BIST_SKIP_COUNTf, 11, 7, SOCF_LE|SOCF_RES },
    { MODEf, 1, 6, SOCF_RES },
    { BIST_EN5f, 1, 5, SOCF_RES },
    { BIST_EN4f, 1, 4, SOCF_RES },
    { BIST_EN3f, 1, 3, SOCF_RES },
    { BIST_EN2f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_CAM_CONTROL1_BCM56514_A0r_fields[] = {
    { DEBUG_EN5f, 1, 23, SOCF_RES },
    { DEBUG_EN4f, 1, 22, SOCF_RES },
    { DEBUG_EN3f, 1, 21, SOCF_RES },
    { DEBUG_EN2f, 1, 20, SOCF_RES },
    { DEBUG_EN1f, 1, 19, SOCF_RES },
    { DEBUG_EN0f, 1, 18, SOCF_RES },
    { DEFIP_CAM_BIST_SKIP_COUNTf, 11, 7, SOCF_LE|SOCF_RES },
    { MODEf, 1, 6, SOCF_RES },
    { BIST_EN5f, 1, 5, SOCF_RES },
    { BIST_EN4f, 1, 4, SOCF_RES },
    { BIST_EN3f, 1, 3, SOCF_RES },
    { BIST_EN2f, 1, 2, SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_CAM_DBGCTRL0r_fields[] = {
    { CAM0_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_CAM_DBGCTRL1r_fields[] = {
    { CAM3_TMf, 11, 11, SOCF_LE|SOCF_RES },
    { CAM2_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_CAM_DBGCTRL2r_fields[] = {
    { CAM5_TMf, 11, 11, SOCF_LE|SOCF_RES },
    { CAM4_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_CAM_DBGCTRL3r_fields[] = {
    { CAM7_TMf, 11, 11, SOCF_LE|SOCF_RES },
    { CAM6_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_CAM_ENABLEr_fields[] = {
    { CAM_5_ENABLEf, 1, 5, 0 },
    { CAM_4_ENABLEf, 1, 4, 0 },
    { CAM_3_ENABLEf, 1, 3, 0 },
    { CAM_2_ENABLEf, 1, 2, 0 },
    { CAM_1_ENABLEf, 1, 1, 0 },
    { CAM_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_CAM_ENABLE_BCM56224_A0r_fields[] = {
    { CAM_3_ENABLEf, 1, 3, 0 },
    { CAM_2_ENABLEf, 1, 2, 0 },
    { CAM_1_ENABLEf, 1, 1, 0 },
    { CAM_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_CAM_ENABLE_BCM56304_B0r_fields[] = {
    { CAM_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_CAM_ENABLE_BCM56624_A0r_fields[] = {
    { CAM_7_ENABLEf, 1, 7, 0 },
    { CAM_6_ENABLEf, 1, 6, 0 },
    { CAM_5_ENABLEf, 1, 5, 0 },
    { CAM_4_ENABLEf, 1, 4, 0 },
    { CAM_3_ENABLEf, 1, 3, 0 },
    { CAM_2_ENABLEf, 1, 2, 0 },
    { CAM_1_ENABLEf, 1, 1, 0 },
    { CAM_0_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_PARITY_STATUSr_fields[] = {
    { MEMORY_IDXf, 13, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_DEFIP_PARITY_STATUS_BCM56314_A0r_fields[] = {
    { MEMORY_IDXf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_PARITY_STATUS_BCM56820_A0r_fields[] = {
    { MEMORY_IDXf, 13, 1, SOCF_LE|SOCF_RO },
    { ENTRY_IDXf, 13, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_RPF_CONTROLr_fields[] = {
    { DEFIP_RPF_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_ADDR_MASKr_fields[] = {
    { MASKf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUSr_fields[] = {
    { BUCKET_IDXf, 10, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_0r_fields[] = {
    { BUCKET_IDX_0f, 10, 9, SOCF_LE },
    { MULTIPLE_ERR_0f, 1, 8, 0 },
    { PARITY_ERR_BM_0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_1r_fields[] = {
    { BUCKET_IDX_1f, 10, 9, SOCF_LE },
    { MULTIPLE_ERR_1f, 1, 8, 0 },
    { PARITY_ERR_BM_1f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_0_BCM56334_A0r_fields[] = {
    { BUCKET_IDX_0f, 9, 9, SOCF_LE },
    { MULTIPLE_ERR_0f, 1, 8, 0 },
    { PARITY_ERR_BM_0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_1_BCM56334_A0r_fields[] = {
    { BUCKET_IDX_1f, 9, 9, SOCF_LE },
    { MULTIPLE_ERR_1f, 1, 8, 0 },
    { PARITY_ERR_BM_1f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_BCM56224_A0r_fields[] = {
    { BUCKET_IDXf, 8, 17, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 16, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_BCM56304_B0r_fields[] = {
    { BUCKET_IDXf, 8, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_BCM56800_A0r_fields[] = {
    { BUCKET_IDXf, 9, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_PARITY_STATUS_INTR_0r_fields[] = {
    { BUCKET_IDXf, 10, 9, SOCF_LE },
    { MULTIPLE_ERRf, 1, 8, 0 },
    { PARITY_ERR_BMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_L3_HIT_DEBUGr_fields[] = {
    { RMf, 1, 1, SOCF_RES },
    { CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_HIT_DEBUG_BCM56514_A0r_fields[] = {
    { DEFIP_HIT_CT2f, 1, 6, SOCF_RES },
    { DEFIP_HIT_CT1f, 1, 5, SOCF_RES },
    { DEFIP_HIT_CT0f, 1, 4, SOCF_RES },
    { DEFIP_HIT_SAMf, 2, 2, SOCF_LE|SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_IPMC_PARITY_STATUSr_fields[] = {
    { MEMORY_IDXf, 11, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_TUNNEL_CAM_DBGCTRLr_fields[] = {
    { TMf, 11, 8, SOCF_LE|SOCF_RES },
    { DEBUG_ENf, 4, 4, SOCF_LE|SOCF_RES },
    { BIST_ENf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_LINK_STATUSr_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_LINK_STATUS_64r_fields[] = {
    { BITMAP_HIf, 22, 32, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE|SOCF_RES },
    { BITMAP_LOf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_LINK_STATUS_64_BCM56334_A0r_fields[] = {
    { BITMAP_LOf, 30, 0, SOCF_LE|SOCF_RES },
    { BITMAPf, 30, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_LINK_STATUS_BCM56820_A0r_fields[] = {
    { BITMAPf, 29, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_LLC_MATCHr_fields[] = {
    { SAP_VALUE1f, 16, 16, SOCF_LE },
    { SAP_VALUE0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_LMEP_COMMON_1r_fields[] = {
    { DA_47_16f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_LMEP_COMMON_2r_fields[] = {
    { MY_MODIDf, 7, 16, SOCF_LE },
    { DA_15_3f, 13, 3, SOCF_LE },
    { L3f, 1, 2, 0 },
    { PFMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_LMEP_COMMON_1_BCM56334_A0r_fields[] = {
    { DA_47_16f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_LMEP_COMMON_2_BCM56334_A0r_fields[] = {
    { MY_MODIDf, 7, 16, SOCF_LE },
    { DA_15_3f, 13, 3, SOCF_LE|SOCF_SC|SOCF_RES },
    { L3f, 1, 2, 0 },
    { PFMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_LOCAL_SW_DISABLE_CTRLr_fields[] = {
    { EM_MODEf, 1, 3, 0 },
    { IM_MODEf, 1, 2, 0 },
    { SW_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_DUP_MAPPING_1r_fields[] = {
    { MAP_15f, 4, 28, SOCF_LE },
    { MAP_14f, 4, 24, SOCF_LE },
    { MAP_13f, 4, 20, SOCF_LE },
    { MAP_12f, 4, 16, SOCF_LE },
    { MAP_11f, 4, 12, SOCF_LE },
    { MAP_10f, 4, 8, SOCF_LE },
    { MAP_9f, 4, 4, SOCF_LE },
    { MAP_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_END_OVRDr_fields[] = {
    { LPM_END_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_DUPr_fields[] = {
    { LPM_ENTRY_DUP_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_DUP_AVAILr_fields[] = {
    { LPM_ENTRY_DUP_AVAIL_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_DUP_BLKCNTr_fields[] = {
    { LPM_ENTRY_DUP_BLKCNT_BITSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_SRCH_AVAILr_fields[] = {
    { LPM_ENTRY_SRCH_AVAIL_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_SRCH_BLKCNTr_fields[] = {
    { LPM_ENTRY_SRCH_BLKCNT_BITSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_ENTRY_VLDr_fields[] = {
    { LPM_ENTRY_VLD_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_START_OVRDr_fields[] = {
    { LPM_START_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_LPM_TOTAL_OVRDr_fields[] = {
    { LPM_TOTAL_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMITr_fields[] = {
    { CELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM53314_A0r_fields[] = {
    { CELLRESETLIMITf, 12, 12, SOCF_LE },
    { CELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM56218_A0r_fields[] = {
    { CELLRESETLIMITf, 12, 12, SOCF_LE },
    { CELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM56224_A0r_fields[] = {
    { CELLRESETLIMITf, 14, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM56314_A0r_fields[] = {
    { CELLRESETLIMITf, 13, 13, SOCF_LE },
    { CELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM56504_A0r_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMIT_BCM56514_A0r_fields[] = {
    { CELLRESETLIMITf, 14, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MACSEC_CNTRLr_fields[] = {
    { TX_CRC_PROGRAMf, 1, 2, SOCF_RES },
    { TX_CRC_CORUPT_ENf, 1, 1, SOCF_RES },
    { TX_LAUNCH_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MACSEC_CNTRL_BCM53314_A0r_fields[] = {
    { TX_CRC_PROGRAMf, 1, 2, 0 },
    { TX_CRC_CORUPT_ENf, 1, 1, 0 },
    { TX_LAUNCH_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MACSEC_PROG_TX_CRCr_fields[] = {
    { MACSEC_PROG_TX_CRCf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_0r_fields[] = {
    { MAC_ADDR0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_1r_fields[] = {
    { MAC_ADDR1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MAC_BLOCK_TABLEr_fields[] = {
    { MAC_BLOCK_MASKf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 5, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_CNTMAXSZr_fields[] = {
    { SZf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_CORESPARE0r_fields[] = {
    { RSVDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MAC_CTRLr_fields[] = {
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MAC_CTRL_BCM56314_A0r_fields[] = {
    { LMD_RSTBf, 1, 4, SOCF_RES },
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MAC_CTRL_BCM56624_A0r_fields[] = {
    { LMD_RSTBf, 1, 4, 0 },
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MAC_CTRL_BCM56634_A0r_fields[] = {
    { RUNT_51B_MODEf, 1, 9, 0 },
    { TXRESETf, 1, 8, SOCF_RES },
    { RXRESETf, 1, 7, SOCF_RES },
    { LMD_RSTBf, 1, 4, 0 },
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_CTRL_BCM56820_A0r_fields[] = {
    { PP_RX_ENABLEf, 1, 6, 0 },
    { PP_TX_ENABLEf, 1, 5, 0 },
    { LMD_RSTBf, 1, 4, 0 },
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_MAC_CTRL_BCM88230_A0r_fields[] = {
    { RUNT_51B_MODEf, 1, 9, 0 },
    { TXRESETf, 1, 8, 0 },
    { RXRESETf, 1, 7, 0 },
    { LMD_RSTBf, 1, 4, 0 },
    { RMTLOOPf, 1, 3, 0 },
    { LCLLOOPf, 1, 2, 0 },
    { RXENf, 1, 1, 0 },
    { TXENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_HCFC_CTRLr_fields[] = {
    { HCFC_SOMf, 8, 6, SOCF_LE },
    { HCFC_IN_IPG_ONLYf, 1, 5, 0 },
    { HCFC_CORRUPT_CRCf, 1, 4, 0 },
    { HCFC_IGNORE_CRCf, 1, 3, 0 },
    { HCFC_OUT_OF_BAND_MODEf, 1, 2, 0 },
    { HCFC_RX_ENf, 1, 1, 0 },
    { HCFC_TX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_HCFC_STATUSr_fields[] = {
    { HCFC_TX_OVERFLOWf, 1, 17, 0 },
    { HCFC_RX_EARLY_SYNC_DETECTEDf, 1, 16, 0 },
    { HCFC_RX_CRC_DROP_COUNTERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MAC_LIMIT_CONFIGr_fields[] = {
    { MY_MODIDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MAC_LIMIT_RAM_DBGCTRLr_fields[] = {
    { VLAN_OR_VFI_MAC_LIMIT_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { VLAN_OR_VFI_MAC_COUNT_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { PORT_OR_TRUNK_MAC_LIMIT_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { PORT_OR_TRUNK_MAC_COUNT_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_MODEr_fields[] = {
    { LINK_STATUSf, 1, 5, SOCF_RO },
    { MAC_TX_PAUSEf, 1, 4, SOCF_RO },
    { MAC_RX_PAUSEf, 1, 3, SOCF_RO },
    { MAC_DUPLEXf, 1, 2, SOCF_RO },
    { MAC_SPEEDf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MAC_MODE_BCM53314_A0r_fields[] = {
    { LINK_STATUSf, 1, 5, SOCF_RO },
    { MAC_TX_PAUSEf, 1, 4, SOCF_RO },
    { MAC_RX_PAUSEf, 1, 3, SOCF_RO },
    { MAC_DUPLEXf, 1, 2, SOCF_RO },
    { MAC_SPEEDf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_PFC_CTRLr_fields[] = {
    { PP_EIGHT_CLASSf, 1, 3, 0 },
    { FORCE_PP_XONf, 1, 2, 0 },
    { PP_TX_ENBLf, 1, 1, 0 },
    { PP_RX_ENBLf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MAC_PFC_CTRL_BCM56334_A0r_fields[] = {
    { PFC_STATS_ENf, 1, 5, 0 },
    { RX_PASS_PFC_FRMf, 1, 4, 0 },
    { PP_EIGHT_CLASSf, 1, 3, 0 },
    { FORCE_PP_XONf, 1, 2, 0 },
    { PP_TX_ENBLf, 1, 1, 0 },
    { PP_RX_ENBLf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_PFC_DAr_fields[] = {
    { DA_HIf, 16, 32, SOCF_LE },
    { DAf, 48, 0, SOCF_LE },
    { DA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_PFC_DA_0r_fields[] = {
    { PFC_MACDA_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_PFC_DA_1r_fields[] = {
    { PFC_MACDA_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_PFC_FIELDr_fields[] = {
    { OPCODEf, 16, 16, SOCF_LE },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_PFC_REFRESH_CTRLr_fields[] = {
    { PFC_REFRESH_TIMERf, 16, 16, SOCF_LE },
    { PFC_REFRESH_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_MAC_RXCTRLr_fields[] = {
    { ANYSTARTf, 1, 7, 0 },
    { RXPASSCTRLf, 1, 6, 0 },
    { RXPAUSENf, 1, 5, 0 },
    { STRICTPRMBLf, 1, 4, 0 },
    { IGNORECRCf, 1, 3, 0 },
    { STRIPCRCf, 1, 2, 0 },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MAC_RXCTRL_BCM56634_A0r_fields[] = {
    { CRCSKIPRXSOPf, 1, 11, 0 },
    { TIME_STAMP_RX_ENf, 1, 10, 0 },
    { STRIPRXPADDINGf, 1, 9, 0 },
    { HIGIG2MODEf, 1, 8, 0 },
    { ANYSTARTf, 1, 7, 0 },
    { RXPASSCTRLf, 1, 6, 0 },
    { RXPAUSENf, 1, 5, 0 },
    { STRICTPRMBLf, 1, 4, 0 },
    { IGNORECRCf, 1, 3, 0 },
    { STRIPCRCf, 1, 2, 0 },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_RXCTRL_BCM56800_A0r_fields[] = {
    { HIGIG2MODEf, 1, 8, 0 },
    { ANYSTARTf, 1, 7, 0 },
    { RXPASSCTRLf, 1, 6, 0 },
    { RXPAUSENf, 1, 5, 0 },
    { STRICTPRMBLf, 1, 4, 0 },
    { IGNORECRCf, 1, 3, 0 },
    { STRIPCRCf, 1, 2, 0 },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXCTRL_BCM88230_A0r_fields[] = {
    { CRCSKIPRXSOPf, 1, 11, 0 },
    { TIME_STAMP_RX_ENf, 1, 10, 0 },
    { STRIPRXPADDINGf, 1, 9, 0 },
    { HIGIG2MODEf, 1, 8, 0 },
    { ANYSTARTf, 1, 7, 0 },
    { RXPASSCTRLf, 1, 6, 0 },
    { RXPAUSENf, 1, 5, 0 },
    { STRICTPRMBLf, 1, 4, 0 },
    { IGNORECRCf, 1, 3, 0 },
    { STRIPCRCf, 1, 2, 0 },
    { HDRMODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXLLFCMSGCNTr_fields[] = {
    { COUNTf, 34, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXLLFCMSGFLDSr_fields[] = {
    { LLFC_ENf, 1, 24, 0 },
    { LLFC_FC_OBJ_PHYSICALf, 4, 20, SOCF_LE },
    { LLFC_MSG_TYPE_PHYSICALf, 8, 12, SOCF_LE },
    { LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MAC_RXLSSCTRLr_fields[] = {
    { SPAREf, 28, 4, SOCF_LE|SOCF_SC },
    { REMOTEFAULTSTATf, 1, 3, SOCF_RO },
    { LOCALFAULTSTATf, 1, 2, SOCF_RO },
    { REMOTEFAULTDISABLEf, 1, 1, 0 },
    { LOCALFAULTDISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXLSSCTRL_BCM5675_A0r_fields[] = {
    { REMOTEFAULTDISABLEf, 1, 1, 0 },
    { LOCALFAULTDISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXLSSSTATr_fields[] = {
    { REMOTEFAULTSTATf, 1, 1, SOCF_RO },
    { LOCALFAULTSTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_5670_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXMACSAr_fields[] = {
    { SAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_MAC_RXMAXSZr_fields[] = {
    { SZf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXMUXCTRLr_fields[] = {
    { TSTMUXf, 1, 4, 0 },
    { LANEf, 2, 2, SOCF_LE },
    { PASSTHRUf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_RXSPARE0r_fields[] = {
    { SPAREf, 32, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MAC_TXCTRLr_fields[] = {
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM56334_A0r_fields[] = {
    { CRCSKIPTXSOPf, 1, 29, 0 },
    { TIME_STAMP_TX_ENf, 1, 28, 0 },
    { TXFIFO_RESETf, 1, 27, 0 },
    { HIGIG2MODEf, 1, 26, 0 },
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE|SOCF_RES },
    { THROTNUMERf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MAC_TXCTRL_BCM56601_A0r_fields[] = {
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE|SOCF_RES },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM56634_A0r_fields[] = {
    { CRCSKIPTXSOPf, 1, 29, 0 },
    { TIME_STAMP_TX_ENf, 1, 28, 0 },
    { TXFIFO_RESETf, 1, 27, 0 },
    { HIGIG2MODEf, 1, 26, 0 },
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE|SOCF_RES },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM5675_A0r_fields[] = {
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM56800_A0r_fields[] = {
    { HIGIG2MODEf, 1, 26, 0 },
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE|SOCF_RES },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM56820_A0r_fields[] = {
    { TXFIFO_RESETf, 1, 27, 0 },
    { HIGIG2MODEf, 1, 26, 0 },
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE|SOCF_RES },
    { THROTNUMf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXCTRL_BCM88230_A0r_fields[] = {
    { CRCSKIPTXSOPf, 1, 29, 0 },
    { TIME_STAMP_TX_ENf, 1, 28, 0 },
    { TXFIFO_RESETf, 1, 27, 0 },
    { HIGIG2MODEf, 1, 26, 0 },
    { ANYSTARTf, 1, 25, 0 },
    { DISCARDf, 1, 24, 0 },
    { PAUSEENf, 1, 23, 0 },
    { THROTDENOMf, 8, 15, SOCF_LE },
    { THROTNUMERf, 6, 9, SOCF_LE },
    { AVGIPGf, 5, 4, SOCF_LE|SOCF_RES },
    { CRC_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { HDRMODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXLLFCCTRLr_fields[] = {
    { LLFC_IMGf, 8, 3, SOCF_LE },
    { LLFC_CUT_THROUGH_MODEf, 1, 2, 0 },
    { LLFC_IN_IPG_ONLYf, 1, 1, 0 },
    { LLFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXLLFCMSGFLDSr_fields[] = {
    { LLFC_XOFF_TIMEf, 16, 12, SOCF_LE },
    { LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_MAC_TXMAXSZr_fields[] = {
    { SZf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXMUXCTRLr_fields[] = {
    { LANEf, 2, 3, SOCF_LE },
    { PASSTHRUf, 1, 2, 0 },
    { RINGENf, 1, 1, 0 },
    { OUTENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXPPPCTRLr_fields[] = {
    { PP_REFRESH_ENf, 1, 16, 0 },
    { PP_REFRESH_TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXPSETHRr_fields[] = {
    { XONf, 16, 16, SOCF_LE },
    { XOFFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MAC_TXSPARE0r_fields[] = {
    { RSVDf, 31, 1, SOCF_LE },
    { WAN_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXTIMESTAMPFIFOREADr_fields[] = {
    { TIMESTAMPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MAC_TXTIMESTAMPFIFOSTATUSr_fields[] = {
    { FIFO_OVERFLOWf, 1, 3, SOCF_RO },
    { ENTRY_COUNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_MAC_TX_STATUSr_fields[] = {
    { TXFIFO_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_MAC_XGXS_CTRLr_fields[] = {
    { PLLBYPf, 1, 10, 0 },
    { BUSf, 11, 0, SOCF_LE|SOCF_RES },
    { RMTLOOPf, 1, 9, 0 },
    { AFIFO_RSTf, 1, 8, SOCF_RES },
    { TXFIFO_RSTLf, 1, 7, SOCF_RES },
    { IDDQf, 1, 6, SOCF_RES },
    { PWRDWNf, 1, 5, SOCF_RES },
    { HW_RSTLf, 1, 4, SOCF_RES },
    { MODEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_MAC_XGXS_CTRL_BCM56601_A0r_fields[] = {
    { RESERVEDf, 4, 20, SOCF_LE|SOCF_RES },
    { LCREFENf, 1, 19, SOCF_RES },
    { RSTFLTRBYPf, 1, 18, 0 },
    { RXLANESWAPf, 1, 17, 0 },
    { TXLANESWAPf, 1, 16, 0 },
    { RXTRIMf, 4, 12, SOCF_LE },
    { MODEFORCEf, 1, 11, 0 },
    { PLLBYPf, 1, 10, 0 },
    { RMTLOOPf, 1, 9, 0 },
    { AFIFO_RSTf, 1, 8, SOCF_RES },
    { TXFIFO_RSTLf, 1, 7, SOCF_RES },
    { IDDQf, 1, 6, SOCF_RES },
    { PWRDWNf, 1, 5, SOCF_RES },
    { HW_RSTLf, 1, 4, SOCF_RES },
    { MODEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MAC_XGXS_CTRL_BCM5673_A0r_fields[] = {
    { RXLANESWAPf, 1, 17, 0 },
    { BUSf, 18, 0, SOCF_LE|SOCF_RES },
    { TXLANESWAPf, 1, 16, 0 },
    { RXTRIMf, 4, 12, SOCF_LE },
    { MODEFORCEf, 1, 11, 0 },
    { PLLBYPf, 1, 10, 0 },
    { RMTLOOPf, 1, 9, 0 },
    { AFIFO_RSTf, 1, 8, SOCF_RES },
    { TXFIFO_RSTLf, 1, 7, SOCF_RES },
    { IDDQf, 1, 6, SOCF_RES },
    { PWRDWNf, 1, 5, SOCF_RES },
    { HW_RSTLf, 1, 4, SOCF_RES },
    { MODEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_XGXS_CTRL_BCM56800_A0r_fields[] = {
    { RESERVEDf, 14, 10, SOCF_LE|SOCF_RES },
    { LCREFENf, 1, 9, SOCF_RES },
    { PLLBYPf, 1, 8, 0 },
    { AFIFO_RSTf, 1, 7, SOCF_RES },
    { TXFIFO_RSTLf, 1, 6, SOCF_RES },
    { BIGMACRSTLf, 1, 5, SOCF_RES },
    { RSTB_PLLf, 1, 4, SOCF_RES },
    { RSTB_MDIOREGSf, 1, 3, SOCF_RES },
    { HW_RSTLf, 1, 2, SOCF_RES },
    { IDDQf, 1, 1, SOCF_RES },
    { PWRDWNf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_MAC_XGXS_STATr_fields[] = {
    { BRKLINKf, 1, 7, SOCF_RO },
    { BUSf, 8, 0, SOCF_LE|SOCF_RO },
    { RMTFLTf, 1, 6, SOCF_RO },
    { TXFIFO_ERRf, 1, 5, SOCF_RO },
    { TXACTf, 1, 4, SOCF_RO },
    { TXPLL_LOCKf, 1, 3, SOCF_RO },
    { SEQDONEf, 1, 2, SOCF_RO },
    { RXACTf, 1, 1, SOCF_RO },
    { LINKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_MAC_XGXS_STAT_BCM56601_A0r_fields[] = {
    { BRKLINKf, 1, 7, SOCF_RO },
    { RMTFLTf, 1, 6, SOCF_RO },
    { TXFIFO_ERRf, 1, 5, SOCF_RO },
    { TXACTf, 1, 4, SOCF_RO },
    { TXPLL_LOCKf, 1, 3, SOCF_RO },
    { SEQDONEf, 1, 2, SOCF_RO },
    { RXACTf, 1, 1, SOCF_RO },
    { LINKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MAC_XGXS_STAT_BCM56800_A0r_fields[] = {
    { SPEED_16000f, 1, 21, SOCF_RO },
    { SPEED_15000f, 1, 20, SOCF_RO },
    { SPEED_13000f, 1, 19, SOCF_RO },
    { SPEED_12500f, 1, 18, SOCF_RO },
    { SPEED_12000f, 1, 17, SOCF_RO },
    { SPEED_10000_CX4f, 1, 16, SOCF_RO },
    { SPEED_10000f, 1, 15, SOCF_RO },
    { SPEED_6000f, 1, 14, SOCF_RO },
    { SPEED_5000f, 1, 13, SOCF_RO },
    { SPEED_2500f, 1, 12, SOCF_RO },
    { SPEED_1000f, 1, 11, SOCF_RO },
    { SPEED_100f, 1, 10, SOCF_RO },
    { SPEED_10f, 1, 9, SOCF_RO },
    { SGMIIf, 1, 8, SOCF_RO },
    { DUPLEX_STATUSf, 1, 7, SOCF_RO },
    { AUTONEG_COMPLETEf, 1, 6, SOCF_RO },
    { TXPLL_LOCKf, 1, 5, SOCF_RO },
    { TXACTf, 1, 4, SOCF_RO },
    { RXACTf, 1, 3, SOCF_RO },
    { LINKSERDESf, 1, 2, SOCF_RO },
    { LINK10Gf, 1, 1, SOCF_RO },
    { LINKOREDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MAX_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MAXBUCKETCONFIGr_fields[] = {
    { MAX_REFRESHf, 18, 4, SOCF_LE },
    { MAX_THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAXBUCKETCONFIG1r_fields[] = {
    { PARITYf, 1, 18, 0 },
    { REFRESHf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MAXBUCKETCONFIG_64r_fields[] = {
    { PARITYf, 1, 33, 0 },
    { MAX_REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MAX_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MAXBUCKETCONFIG_BCM56514_A0r_fields[] = {
    { MAX_REFRESHf, 18, 12, SOCF_LE },
    { MAX_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MAXBUCKETCONFIG_BCM56800_A0r_fields[] = {
    { PARITYf, 1, 22, 0 },
    { MAX_REFRESHf, 18, 4, SOCF_LE },
    { MAX_THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MAXBUCKETCONFIG_BCM56820_A0r_fields[] = {
    { PARITYf, 1, 15, 0 },
    { METER_GRANf, 3, 12, SOCF_LE },
    { THRESHOLDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MAXBUCKET_BCM56800_A0r_fields[] = {
    { PARITYf, 1, 30, 0 },
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MAX_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MAXBWCOMMITMENTr_fields[] = {
    { MAXBWCG1f, 11, 16, SOCF_LE },
    { MAXBWCG0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0)
soc_field_info_t soc_MAXBWCOMMITMENT_BCM5650_C0r_fields[] = {
    { MAXBWCG0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MAXBWCOMMITMENT_BCM56601_A0r_fields[] = {
    { MAXBWf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_ARB_STATE_1r_fields[] = {
    { INIT_READYf, 1, 20, SOCF_RO|SOCF_RES },
    { HIGH_AREF_READYf, 1, 19, SOCF_RO|SOCF_RES },
    { LOW_AREF_READYf, 1, 18, SOCF_RO|SOCF_RES },
    { CPUREQ_READYf, 1, 17, SOCF_RO|SOCF_RES },
    { CTS_READYf, 1, 16, SOCF_RO|SOCF_RES },
    { INIT_IDLEf, 1, 15, SOCF_RO|SOCF_RES },
    { AREF_IDLEf, 1, 14, SOCF_RO|SOCF_RES },
    { CPUREQ_IDLEf, 1, 13, SOCF_RO|SOCF_RES },
    { CTS_IDLEf, 1, 12, SOCF_RO|SOCF_RES },
    { ARB_STATE_0f, 3, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARB_STATE_1f, 3, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARB_STATE_2f, 3, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { ARB_STATE_3f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_ARB_STATE_2r_fields[] = {
    { CTS_WRITE_DATA_QUEUEf, 8, 56, SOCF_LE|SOCF_RO },
    { CPUREQ_WRITE_DATA_QUEUEf, 8, 48, SOCF_LE|SOCF_RO },
    { READ_DATA_READY_QUEUEf, 16, 32, SOCF_LE|SOCF_RO },
    { CTS_READ_RETURN_QUEUEf, 20, 12, SOCF_LE|SOCF_RO },
    { CPUREQ_READ_RETURN_QUEUEf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_AREFr_fields[] = {
    { AREF_WAIT_TIMEf, 3, 29, SOCF_LE },
    { IREFCf, 5, 24, SOCF_LE },
    { HIAREFLIMITf, 12, 12, SOCF_LE },
    { LOAREFLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_AREF_STATEr_fields[] = {
    { AREF_COUNTf, 16, 7, SOCF_LE|SOCF_RO },
    { PENDING_AREF_COUNTf, 3, 4, SOCF_LE|SOCF_RO },
    { AREF_STATE_0f, 1, 3, SOCF_RO },
    { AREF_STATE_1f, 1, 2, SOCF_RO },
    { AREF_STATE_2f, 1, 1, SOCF_RO },
    { AREF_STATE_3f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_ATE_CTRLr_fields[] = {
    { THRESHOLDf, 8, 12, SOCF_LE },
    { CLR_STICKYf, 1, 11, 0 },
    { FORCE_ERRf, 1, 10, 0 },
    { BIST_ENf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_ATE_STS1r_fields[] = {
    { GOT_LOCKf, 1, 3, SOCF_RO },
    { LOST_LOCKf, 1, 2, SOCF_RO },
    { BIST_DONEf, 1, 1, SOCF_RO },
    { BIST_ERRORf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_ATE_STS2r_fields[] = {
    { NOW_LOCKEDf, 1, 8, SOCF_RO },
    { ERROR_CNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_BIST_CTRLr_fields[] = {
    { BIST_PASSf, 1, 31, SOCF_RO },
    { BIST_FAILf, 1, 30, SOCF_RO },
    { BIST_DONEf, 1, 29, SOCF_RO },
    { BISTFAIL_COUNTf, 18, 11, SOCF_LE|SOCF_RO },
    { BISTEND_ADDRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CMDQ_STATEr_fields[] = {
    { CMDQ_ENTRY0_PIDf, 6, 50, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY0_DSIBSf, 5, 45, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY0_CELLPTRf, 16, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY0_CMDf, 1, 28, SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY1_PIDf, 6, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY1_DSIBSf, 5, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY1_CELLPTRf, 16, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_ENTRY1_CMDf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CONFIGr_fields[] = {
    { RDRTN_DLY_ENf, 1, 63, SOCF_RES },
    { RDRTN_DLY_CYCLESf, 4, 59, SOCF_LE|SOCF_RES },
    { CONCURRENT_AP_MODEf, 1, 52, SOCF_RES },
    { DQS_PINSf, 1, 51, SOCF_RES },
    { APRE_BITf, 1, 50, SOCF_RES },
    { ROW_ADDR_BITSf, 2, 48, SOCF_LE|SOCF_RES },
    { TDLLf, 16, 32, SOCF_LE|SOCF_RES },
    { TINITf, 16, 16, SOCF_LE|SOCF_RES },
    { TREFf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_CONFIG_32r_fields[] = {
    { INITAREFINTVf, 12, 16, SOCF_LE },
    { INITWAITINTVf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CPUREQ_STATEr_fields[] = {
    { WRITE_FIFO_PUSH_ERRORf, 1, 23, SOCF_RO|SOCF_RES },
    { WRITE_FIFO_POP_ERRORf, 1, 22, SOCF_RO|SOCF_RES },
    { WRITE_FIFO_FULLf, 1, 21, SOCF_RO|SOCF_RES },
    { WRITE_FIFO_EMPTYf, 1, 20, SOCF_RO|SOCF_RES },
    { READ_FIFO_PUSH_ERRORf, 1, 19, SOCF_RO|SOCF_RES },
    { READ_FIFO_POP_ERRORf, 1, 18, SOCF_RO|SOCF_RES },
    { READ_FIFO_FULLf, 1, 17, SOCF_RO|SOCF_RES },
    { READ_FIFO_EMPTYf, 1, 16, SOCF_RO|SOCF_RES },
    { CPUREQ_STATE_0f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPUREQ_STATE_1f, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPUREQ_STATE_2f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { CPUREQ_STATE_3f, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CTLr_fields[] = {
    { STEPf, 1, 3, 0 },
    { SINGLESTEP_ENABLEDf, 1, 2, 0 },
    { QUEUE_RESETf, 1, 1, 0 },
    { CHN_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CTL_STATEr_fields[] = {
    { CMDQ_PUSH_ERRORf, 1, 12, SOCF_RO|SOCF_RES },
    { CMDQ_POP_ERRORf, 1, 11, SOCF_RO|SOCF_RES },
    { CMDQ_FULLf, 1, 10, SOCF_RO|SOCF_RES },
    { CMDQ_EMPTYf, 1, 9, SOCF_RO|SOCF_RES },
    { CMDQ_WRITE_PTRf, 2, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMDQ_READ_PTRf, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADVf, 1, 4, SOCF_RO|SOCF_RES },
    { CTL_STATE_0f, 1, 3, SOCF_RO|SOCF_RES },
    { CTL_STATE_1f, 1, 2, SOCF_RO|SOCF_RES },
    { CTL_STATE_2f, 1, 1, SOCF_RO|SOCF_RES },
    { CTL_STATE_3f, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_CTS_STATEr_fields[] = {
    { CTS_STATE_0f, 3, 9, SOCF_LE|SOCF_RO },
    { CTS_STATE_1f, 3, 6, SOCF_LE|SOCF_RO },
    { CTS_STATE_2f, 3, 3, SOCF_LE|SOCF_RO },
    { CTS_STATE_3f, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DDR_REG1r_fields[] = {
    { DLL90_OFFSET_TXf, 4, 28, SOCF_LE },
    { DLL90_OFFSET3f, 4, 24, SOCF_LE },
    { DLL90_OFFSET2f, 4, 20, SOCF_LE },
    { DLL90_OFFSET1f, 4, 16, SOCF_LE },
    { DLL90_OFFSET0_QKf, 4, 12, SOCF_LE },
    { LOOPBACK_ENf, 1, 11, 0 },
    { DLL_TEST_MODEf, 1, 10, 0 },
    { SEL_FILT_CNT_1f, 1, 9, 0 },
    { SEL_FILT_CNT_0f, 1, 8, 0 },
    { SEL_AVG_ALGf, 1, 7, 0 },
    { CLEAR_STATUSf, 1, 6, 0 },
    { SRAM_MODEf, 1, 5, 0 },
    { FCRAM_MODEf, 1, 4, 0 },
    { ENABLE_DQ_ODTf, 1, 3, 0 },
    { ENABLE_QK_ODTf, 1, 2, 0 },
    { RELOCK_DLLf, 1, 1, 0 },
    { ENABLE_DDRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DDR_REG2r_fields[] = {
    { PLL468_VOLTAGEf, 3, 29, SOCF_LE },
    { PVT_RESTARTf, 1, 28, 0 },
    { SEL_EARLY2_3f, 1, 27, 0 },
    { SEL_EARLY1_3f, 1, 26, 0 },
    { SEL_EARLY2_2f, 1, 25, 0 },
    { SEL_EARLY1_2f, 1, 24, 0 },
    { SEL_EARLY2_1f, 1, 23, 0 },
    { SEL_EARLY1_1f, 1, 22, 0 },
    { SEL_EARLY2_0f, 1, 21, 0 },
    { SEL_EARLY1_0f, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_SLEW_PVTf, 1, 2, 0 },
    { OVRD_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_MCU_CHN0_DDR_REG3r_fields[] = {
    { RESERVED1f, 5, 27, SOCF_LE|SOCF_RES },
    { PLL600_PWRDNf, 1, 29, SOCF_RES },
    { PLL600_SLOWCLK_ENf, 1, 28, SOCF_RES },
    { PLL600_BYPENf, 1, 27, SOCF_RES },
    { DLL_MON_SELf, 2, 25, SOCF_LE },
    { MON_DLL_MODEf, 1, 24, 0 },
    { DLL90_OFFSET_QKBf, 4, 20, SOCF_LE },
    { RESERVED0f, 2, 18, SOCF_LE|SOCF_RES },
    { DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { PHASE_SEL3f, 2, 10, SOCF_LE },
    { PHASE_SEL2f, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { OVRD_SM3_ENf, 1, 3, 0 },
    { OVRD_SM2_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
soc_field_info_t soc_MCU_CHN0_DDR_REG3_BCM56601_B0r_fields[] = {
    { PLL468_BYPEN1f, 1, 31, SOCF_RES },
    { PLL468_PDNf, 1, 30, SOCF_RES },
    { PLL600_PWRDNf, 1, 29, SOCF_RES },
    { PLL600_SLOWCLK_ENf, 1, 28, SOCF_RES },
    { PLL600_BYPENf, 1, 27, SOCF_RES },
    { DLL_MON_SELf, 2, 25, SOCF_LE },
    { MON_DLL_MODEf, 1, 24, 0 },
    { DLL90_OFFSET_QKBf, 4, 20, SOCF_LE },
    { PLL468_RESETf, 1, 19, SOCF_RES },
    { USE_468_FROM_PLL468f, 1, 18, SOCF_RES },
    { A0_DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { PHASE_SEL3f, 2, 10, SOCF_LE },
    { PHASE_SEL2f, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { OVRD_SM3_ENf, 1, 3, 0 },
    { OVRD_SM2_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DDR_REG3_BCM56601_C0r_fields[] = {
    { PLL468_PDNf, 1, 31, SOCF_RES },
    { PLL468_BYPEN1f, 1, 30, SOCF_RES },
    { PLL600_PWRDNf, 1, 29, SOCF_RES },
    { PLL600_SLOWCLK_ENf, 1, 28, SOCF_RES },
    { PLL600_BYPENf, 1, 27, SOCF_RES },
    { DLL_MON_SELf, 2, 25, SOCF_LE },
    { MON_DLL_MODEf, 1, 24, 0 },
    { DLL90_OFFSET_QKBf, 4, 20, SOCF_LE },
    { PLL468_RESETf, 1, 19, SOCF_RES },
    { USE_468_FROM_PLL468f, 1, 18, SOCF_RES },
    { A0_DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { PHASE_SEL3f, 2, 10, SOCF_LE },
    { PHASE_SEL2f, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { OVRD_SM3_ENf, 1, 3, 0 },
    { OVRD_SM2_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DDR_STS2r_fields[] = {
    { SEL_HIST3f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HIST2f, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { QK_DLL90_LOCKEDf, 1, 19, SOCF_RES },
    { QK_DLLDSKW_LOCKEDf, 1, 18, SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DDR_STS2_BCM56601_B0r_fields[] = {
    { SEL_HIST3f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HIST2f, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { PLL468_LOCKEDf, 1, 20, SOCF_RES },
    { QK_DLL90_LOCKEDf, 1, 19, SOCF_RES },
    { QK_DLLDSKW_LOCKEDf, 1, 18, SOCF_RES },
    { TX_DLL90_LOCKEDf, 1, 17, SOCF_RES },
    { TX_DLLDSKW_LOCKEDf, 1, 16, SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DEBUG_CMDQr_fields[] = {
    { RDPTRf, 3, 8, SOCF_LE|SOCF_RO },
    { WRPTRf, 3, 5, SOCF_LE|SOCF_RO },
    { QEMPTYf, 1, 4, SOCF_RO },
    { QFULLf, 1, 3, SOCF_RO },
    { CMDERRf, 1, 2, 0 },
    { POPERRf, 1, 1, 0 },
    { PUSHERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DEBUG_CTRLr_fields[] = {
    { STEPf, 1, 3, SOCF_RES },
    { SINGLESTEPENf, 1, 2, SOCF_RES },
    { QUERESETf, 1, 1, SOCF_RES },
    { CHNRESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DEBUG_RTQr_fields[] = {
    { ERRCOUNTf, 16, 16, SOCF_LE|SOCF_RO },
    { RDPTRf, 6, 10, SOCF_LE|SOCF_RO },
    { WRPTRf, 6, 4, SOCF_LE|SOCF_RO },
    { QEMPTYf, 1, 3, SOCF_RO },
    { QFULLf, 1, 2, SOCF_RO },
    { POPERRf, 1, 1, 0 },
    { PUSHERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_DEBUG_WDQr_fields[] = {
    { RDPTRf, 6, 10, SOCF_LE|SOCF_RO },
    { WRPTRf, 6, 4, SOCF_LE|SOCF_RO },
    { QEMPTYf, 1, 3, SOCF_RO },
    { QFULLf, 1, 2, SOCF_RO },
    { POPERRf, 1, 1, 0 },
    { PUSHERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_DELAY_CTLr_fields[] = {
    { ADDR_ADJ_DIRf, 1, 13, SOCF_RES },
    { ADDR_ADJ_VALf, 5, 8, SOCF_LE|SOCF_RES },
    { DQI_ADJ_DIRf, 1, 5, SOCF_RES },
    { DQI_ADJ_VALf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_EXT_MODEREG_FCr_fields[] = {
    { MISCf, 5, 7, SOCF_LE|SOCF_RES },
    { SSf, 2, 5, SOCF_LE },
    { DICf, 4, 1, SOCF_LE },
    { DSf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_INIT_STATEr_fields[] = {
    { PWRUP_STATE_0f, 3, 25, SOCF_LE|SOCF_RO },
    { PWRUP_STATE_1f, 3, 22, SOCF_LE|SOCF_RO },
    { PWRUP_STATE_2f, 3, 19, SOCF_LE|SOCF_RO },
    { PWRUP_STATE_3f, 3, 16, SOCF_LE|SOCF_RO },
    { INIT_STATE_0f, 4, 12, SOCF_LE|SOCF_RO },
    { INIT_STATE_1f, 4, 8, SOCF_LE|SOCF_RO },
    { INIT_STATE_2f, 4, 4, SOCF_LE|SOCF_RO },
    { INIT_STATE_3f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_MEM_CMDr_fields[] = {
    { CMDf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_MODEr_fields[] = {
    { DRV_STR_1f, 1, 22, SOCF_RES },
    { DRV_STR_0f, 1, 17, SOCF_RES },
    { DLL_ENABLEf, 1, 16, SOCF_RES },
    { OP_MODE_RESETDLLf, 1, 8, SOCF_RES },
    { CLf, 3, 4, SOCF_LE|SOCF_RES },
    { BTf, 1, 3, SOCF_RO|SOCF_RES },
    { BLf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_MODEREG_FCr_fields[] = {
    { MISCf, 4, 8, SOCF_LE|SOCF_RES },
    { TEf, 1, 7, 0 },
    { CLf, 3, 4, SOCF_LE },
    { BTf, 1, 3, 0 },
    { BLf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_MCU_CHN0_MODEREG_RLr_fields[] = {
    { ONDIETERMf, 1, 9, 0 },
    { IMPMATCHf, 1, 8, 0 },
    { DLLRESETf, 1, 7, 0 },
    { ADDMUXf, 1, 5, 0 },
    { BLf, 2, 3, SOCF_LE },
    { CONFIGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_MODEREG_RL_BCM56601_B0r_fields[] = {
    { DUMMY_VALf, 11, 12, SOCF_LE },
    { ONDIETERMf, 1, 9, 0 },
    { IMPMATCHf, 1, 8, 0 },
    { DLLRESETf, 1, 7, 0 },
    { ADDMUXf, 1, 5, 0 },
    { BLf, 2, 3, SOCF_LE },
    { CONFIGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_MRS_CTRLr_fields[] = {
    { CHN_RESERVEDf, 11, 5, SOCF_LE|SOCF_RES },
    { RESET_MRSf, 1, 4, 0 },
    { INIT_MRS_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_PAD_CTLr_fields[] = {
    { ADDR_PAD_SLEWf, 2, 25, SOCF_LE|SOCF_RES },
    { ADDR_PAD_DRIVEf, 2, 23, SOCF_LE|SOCF_RES },
    { ADDR_CLASS_2f, 1, 22, SOCF_RES },
    { DATA_PAD_SLEWf, 2, 20, SOCF_LE|SOCF_RES },
    { DATA_PAD_DRIVEf, 2, 18, SOCF_LE|SOCF_RES },
    { DATA_CLASS_2f, 1, 17, SOCF_RES },
    { CLKB_PAD_NSLEWf, 2, 15, SOCF_LE|SOCF_RES },
    { CLKB_PAD_PSLEWf, 2, 13, SOCF_LE|SOCF_RES },
    { CLKB_PAD_NDRIVEf, 2, 11, SOCF_LE|SOCF_RES },
    { CLKB_PAD_PDRIVEf, 2, 9, SOCF_LE|SOCF_RES },
    { CLK_PAD_NSLEWf, 2, 7, SOCF_LE|SOCF_RES },
    { CLK_PAD_PSLEWf, 2, 5, SOCF_LE|SOCF_RES },
    { CLK_PAD_NDRIVEf, 2, 3, SOCF_LE|SOCF_RES },
    { CLK_PAD_PDRIVEf, 2, 1, SOCF_LE|SOCF_RES },
    { CLK_CLASS_2f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_RDRTNQ_STATE_1r_fields[] = {
    { LAST_CELL_GT32LE48f, 1, 16, SOCF_RO },
    { LAST_CELL_LE32f, 1, 15, SOCF_RO },
    { RDRTNQ_ENDOFCELLf, 1, 14, SOCF_RO },
    { RDRTNQ_ENDOFCELL_FLAGSf, 4, 10, SOCF_LE|SOCF_RO },
    { RDRTNQ_PUSH_ERRORf, 1, 9, SOCF_RO },
    { RDRTNQ_POP_ERRORf, 1, 8, SOCF_RO },
    { RDRTNQ_FULLf, 1, 7, SOCF_RO },
    { RDRTNQ_EMPTYf, 1, 6, SOCF_RO },
    { RDRTNQ_WRITE_PTRf, 3, 3, SOCF_LE|SOCF_RO },
    { RDRTNQ_READ_PTRf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_RDRTNQ_STATE_2r_fields[] = {
    { RDRTNQ_POP_STATE_0f, 1, 19, SOCF_RO|SOCF_RES },
    { RDRTNQ_POP_STATE_1f, 1, 18, SOCF_RO|SOCF_RES },
    { RDRTNQ_POP_STATE_2f, 1, 17, SOCF_RO|SOCF_RES },
    { RDRTNQ_POP_STATE_3f, 1, 16, SOCF_RO|SOCF_RES },
    { RDRTNQ_PUSH_STATE_0f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RDRTNQ_PUSH_STATE_1f, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RDRTNQ_PUSH_STATE_2f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RDRTNQ_PUSH_STATE_3f, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_RDRTNQ_STATE_3r_fields[] = {
    { PIDQ_ENTRY_0f, 6, 28, SOCF_LE|SOCF_RO },
    { PIDQ_ENTRY_1f, 6, 22, SOCF_LE|SOCF_RO },
    { PIDQ_ENTRY_2f, 6, 16, SOCF_LE|SOCF_RO },
    { PIDQ_ENTRY_3f, 6, 10, SOCF_LE|SOCF_RO },
    { PIDQ_PUSH_ERRORf, 1, 9, SOCF_RO },
    { PIDQ_POP_ERRORf, 1, 8, SOCF_RO },
    { PIDQ_FULLf, 1, 7, SOCF_RO },
    { PIDQ_EMPTYf, 1, 6, SOCF_RO },
    { PIDQ_WRITE_PTRf, 3, 3, SOCF_LE|SOCF_RO },
    { PIDQ_READ_PTRf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_RDRTNQ_STATE_4r_fields[] = {
    { IBSQ_ENTRY_0f, 3, 19, SOCF_LE|SOCF_RO },
    { IBSQ_ENTRY_1f, 3, 16, SOCF_LE|SOCF_RO },
    { IBSQ_ENTRY_2f, 3, 13, SOCF_LE|SOCF_RO },
    { IBSQ_ENTRY_3f, 3, 10, SOCF_LE|SOCF_RO },
    { IBSQ_PUSH_ERRORf, 1, 9, SOCF_RO },
    { IBSQ_POP_ERRORf, 1, 8, SOCF_RO },
    { IBSQ_FULLf, 1, 7, SOCF_RO },
    { IBSQ_EMPTYf, 1, 6, SOCF_RO },
    { IBSQ_WRITE_PTRf, 3, 3, SOCF_LE|SOCF_RO },
    { IBSQ_READ_PTRf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_REQ_CMDr_fields[] = {
    { DDR_ADDRf, 17, 4, SOCF_LE },
    { COMMANDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_REQ_DESCPr_fields[] = {
    { SEQNUMf, 2, 16, SOCF_LE },
    { PORTIDf, 4, 12, SOCF_LE },
    { DATASIZEf, 6, 6, SOCF_LE },
    { BANKCNTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_TIMINGr_fields[] = {
    { TR2WIDLEf, 2, 60, SOCF_LE|SOCF_RES },
    { TW2RIDLEf, 2, 58, SOCF_LE|SOCF_RES },
    { TSAMPLEf, 1, 57, SOCF_RES },
    { TCRDHf, 1, 56, SOCF_RES },
    { TCRDf, 3, 52, SOCF_LE|SOCF_RES },
    { TCWDf, 3, 48, SOCF_LE|SOCF_RES },
    { TWRf, 3, 44, SOCF_LE|SOCF_RES },
    { TWTRf, 3, 41, SOCF_LE|SOCF_RES },
    { TRRDf, 3, 37, SOCF_LE|SOCF_RES },
    { TRPf, 4, 32, SOCF_LE|SOCF_RES },
    { TRASf, 4, 26, SOCF_LE|SOCF_RES },
    { TRCDWf, 4, 21, SOCF_LE|SOCF_RES },
    { TRCDRf, 4, 16, SOCF_LE|SOCF_RES },
    { TRFCf, 5, 10, SOCF_LE|SOCF_RES },
    { TRCf, 5, 4, SOCF_LE|SOCF_RES },
    { TMRDf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_MCU_CHN0_TIMING_32r_fields[] = {
    { TR2WIDLEf, 1, 31, 0 },
    { TW2RIDLEf, 1, 30, 0 },
    { TRLf, 4, 24, SOCF_LE },
    { TWLf, 4, 20, SOCF_LE },
    { TCRDf, 4, 16, SOCF_LE },
    { TCWDf, 4, 12, SOCF_LE },
    { TRCf, 4, 4, SOCF_LE },
    { TMRSCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN0_TIMING_32_BCM56601_B0r_fields[] = {
    { TR2WIDLEf, 1, 31, 0 },
    { TW2RIDLEf, 1, 30, 0 },
    { TI2WIDLEf, 1, 29, 0 },
    { TI2RIDLEf, 1, 28, 0 },
    { TRLf, 4, 24, SOCF_LE },
    { TWLf, 4, 20, SOCF_LE },
    { TCRDf, 4, 16, SOCF_LE },
    { TCWDf, 4, 12, SOCF_LE },
    { TRCf, 4, 4, SOCF_LE },
    { TMRSCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_WRDATAQ_STATE_1r_fields[] = {
    { WRDATAQ_WRITE_FLAGSf, 20, 34, SOCF_LE|SOCF_RO },
    { WRDATAQ_READ_FLAGSf, 20, 14, SOCF_LE|SOCF_RO },
    { WRDATAQ_PUSH_ERRORf, 1, 13, SOCF_RO },
    { WRDATAQ_POP_ERRORf, 1, 12, SOCF_RO },
    { WRDATAQ_FULLf, 1, 11, SOCF_RO },
    { WRDATAQ_EMPTYf, 1, 10, SOCF_RO },
    { WRDATAQ_WRITE_PTRf, 5, 5, SOCF_LE|SOCF_RO },
    { WRDATAQ_READ_PTRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN0_WRDATAQ_STATE_2r_fields[] = {
    { WRDATAQ_POP_STATE_0f, 3, 9, SOCF_LE|SOCF_RO },
    { WRDATAQ_POP_STATE_1f, 3, 6, SOCF_LE|SOCF_RO },
    { WRDATAQ_POP_STATE_2f, 3, 3, SOCF_LE|SOCF_RO },
    { WRDATAQ_POP_STATE_3f, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHN1_CTL_STATEr_fields[] = {
    { CMDQ_PUSH_ERRORf, 1, 12, SOCF_RO },
    { CMDQ_POP_ERRORf, 1, 11, SOCF_RO },
    { CMDQ_FULLf, 1, 10, SOCF_RO },
    { CMDQ_EMPTYf, 1, 9, SOCF_RO },
    { CMDQ_WRITE_PTRf, 2, 7, SOCF_LE|SOCF_RO },
    { CMDQ_READ_PTRf, 2, 5, SOCF_LE|SOCF_RO },
    { ADVf, 1, 4, SOCF_RO },
    { CTL_STATE_0f, 1, 3, SOCF_RO },
    { CTL_STATE_1f, 1, 2, SOCF_RO },
    { CTL_STATE_2f, 1, 1, SOCF_RO },
    { CTL_STATE_3f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_CHN1_MRS_CTRLr_fields[] = {
    { CHN_RESERVEDf, 27, 5, SOCF_LE|SOCF_RES },
    { RESET_MRSf, 1, 4, 0 },
    { INIT_MRS_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_DLL_CONTROLr_fields[] = {
    { TEST_SELECTf, 2, 17, SOCF_LE|SOCF_RES },
    { TEST_ENABLEf, 1, 16, SOCF_RES },
    { BYPASS_VALf, 5, 9, SOCF_LE|SOCF_RES },
    { BYPASSf, 1, 8, SOCF_RES },
    { HIFREQf, 1, 4, SOCF_RES },
    { RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_DLL_STATUSr_fields[] = {
    { DLL_DELAYf, 5, 4, SOCF_LE|SOCF_RO },
    { LOCK_DETECTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_ISr_fields[] = {
    { HSE_PARITY_DISf, 1, 1, 0 },
    { MCU_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_MCU_MAIN_CONFIGr_fields[] = {
    { BANKCNT_THRSHf, 8, 5, SOCF_LE },
    { RDRTNQ_MARGINf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_MAIN_CONFIG_BCM56601_B0r_fields[] = {
    { EN_WDQ_EMPTYf, 1, 13, 0 },
    { BANKCNT_THRSHf, 8, 5, SOCF_LE },
    { RDRTNQ_MARGINf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_MAIN_CONTROLr_fields[] = {
    { CHN_INITf, 1, 8, SOCF_RES },
    { ENABLE_CH23f, 1, 5, SOCF_RES },
    { ENABLE_CH01f, 1, 4, SOCF_RES },
    { RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_MAIN_CONTROL_BCM56601_A0r_fields[] = {
    { SEL_FCf, 1, 8, 0 },
    { INIT_CHN1f, 1, 7, 0 },
    { INIT_CHN0f, 1, 6, 0 },
    { ENABLE_CHN1f, 1, 5, 0 },
    { ENABLE_CHN0f, 1, 4, 0 },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MCU_MAIN_STATUSr_fields[] = {
    { CHN3_INIT_DONEf, 1, 4, SOCF_RO },
    { CHN2_INIT_DONEf, 1, 3, SOCF_RO },
    { CHN1_INIT_DONEf, 1, 2, SOCF_RO },
    { CHN0_INIT_DONEf, 1, 1, SOCF_RO },
    { CHN_INIT_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0)
soc_field_info_t soc_MCU_MAIN_STATUS_BCM5650_C0r_fields[] = {
    { CHN3_INIT_DONEf, 1, 4, SOCF_RO },
    { CHN2_INIT_DONEf, 1, 3, SOCF_RO },
    { CHN1_INIT_DONEf, 1, 2, SOCF_RO },
    { CHN0_INIT_DONEf, 1, 1, SOCF_RO },
    { CHN_INIT_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MCU_MAIN_STATUS_BCM56601_A0r_fields[] = {
    { CHN1_INIT_DONEf, 1, 2, SOCF_RO },
    { CHN0_INIT_DONEf, 1, 1, SOCF_RO },
    { CHN_INIT_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_PLL_CONTROLr_fields[] = {
    { TESTf, 1, 18, SOCF_RES },
    { DIFFCLKf, 1, 17, SOCF_RES },
    { BYPASSf, 1, 16, SOCF_RES },
    { N1DIVf, 6, 5, SOCF_LE|SOCF_RES },
    { MDIVf, 1, 4, SOCF_RES },
    { RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_PLL_STATUSr_fields[] = {
    { LOCK_CHANGEf, 1, 2, SOCF_RO|SOCF_RES },
    { LOCK_DETf, 1, 1, SOCF_RO|SOCF_RES },
    { STICKY_LOCK_DETf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MC_CONTROL_1r_fields[] = {
    { HIGIG2_BC_SIZEf, 16, 16, SOCF_LE },
    { HIGIG2_BC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MC_CONTROL_2r_fields[] = {
    { HIGIG2_L2MC_SIZEf, 16, 16, SOCF_LE },
    { HIGIG2_L2MC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MC_CONTROL_3r_fields[] = {
    { HIGIG2_IPMC_SIZEf, 16, 16, SOCF_LE },
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MC_CONTROL_4r_fields[] = {
    { ALLOW_IPMC_INDEX_WRAP_AROUNDf, 1, 11, 0 },
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 10, 0 },
    { IPMC_MASK_LENf, 5, 5, SOCF_LE },
    { L2MC_MASK_LENf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MC_CONTROL_5r_fields[] = {
    { SHARED_TABLE_IPMC_SIZEf, 13, 13, SOCF_LE },
    { SHARED_TABLE_L2MC_SIZEf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MC_CONTROL_1_BCM53314_A0r_fields[] = {
    { HIGIG2_BC_BASE_OFFSETf, 16, 16, SOCF_LE|SOCF_RES },
    { HIGIG2_BC_SIZEf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MC_CONTROL_2_BCM53314_A0r_fields[] = {
    { HIGIG2_MC_BASE_OFFSETf, 16, 16, SOCF_LE|SOCF_RES },
    { HIGIG2_MC_SIZEf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MC_CONTROL_2_BCM56224_A0r_fields[] = {
    { HIGIG2_MC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_MC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MC_CONTROL_3_BCM53314_A0r_fields[] = {
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 16, SOCF_LE|SOCF_RES },
    { HIGIG2_IPMC_SIZEf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MC_CONTROL_3_BCM56218_A0r_fields[] = {
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 5, 0 },
    { L2MC_MASK_LENf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MC_CONTROL_3_BCM56224_A0r_fields[] = {
    { HIGIG2_IPMC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_IPMC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MC_CONTROL_4_BCM53314_A0r_fields[] = {
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 1, SOCF_RES },
    { ALLOW_IPMC_INDEX_WRAP_AROUNDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MC_CONTROL_4_BCM56224_A0r_fields[] = {
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 1, 0 },
    { ALLOW_IPMC_INDEX_WRAP_AROUNDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MC_CONTROL_4_BCM56624_A0r_fields[] = {
    { ALLOW_IPMC_INDEX_WRAP_AROUNDf, 1, 1, 0 },
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MEM0DLYr_fields[] = {
    { CHANNEL_DELAY_OTHERSf, 5, 5, SOCF_LE },
    { CHANNEL_DELAY_DDR333f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr_fields[] = {
    { STATUSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56820_A0r_fields[] = {
    { STATUSf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr_fields[] = {
    { ADDRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56624_A0r_fields[] = {
    { ADDRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr_fields[] = {
    { STATUSf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56624_A0r_fields[] = {
    { STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MEMCONFIGr_fields[] = {
    { NUM_OF_CELLSf, 5, 12, SOCF_LE },
    { OFFSET_BITSf, 3, 8, SOCF_LE },
    { ROW_BITSf, 4, 4, SOCF_LE },
    { LIMITEDf, 1, 1, 0 },
    { INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MEMCONFIG_BCM56601_A0r_fields[] = {
    { INITf, 1, 17, 0 },
    { PTR_BLOCK_START_ADDRf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MEMFAILINTMASKr_fields[] = {
    { IPMCREPOVERLIMITERRORINTMASKf, 1, 9, 0 },
    { CCPPARITYERRORINTMASKf, 1, 8, 0 },
    { CFAPPARITYERRORINTMASKf, 1, 7, 0 },
    { XQPARITYERRORINTMASKf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORINTMASKf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORINTMASKf, 1, 4, 0 },
    { CRCERRORINTMASKf, 1, 3, 0 },
    { CELLNOTIPINTMASKf, 1, 2, 0 },
    { SOFTRESETINTMASKf, 1, 1, 0 },
    { CFAPFAILINTMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MEMFAILINTMASK_BCM53314_A0r_fields[] = {
    { CCPPARITYERRORINTMASKf, 1, 8, 0 },
    { CFAPPARITYERRORINTMASKf, 1, 7, 0 },
    { XQPARITYERRORINTMASKf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORINTMASKf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORINTMASKf, 1, 4, 0 },
    { CRCERRORINTMASKf, 1, 3, 0 },
    { CELLNOTIPINTMASKf, 1, 2, 0 },
    { SOFTRESETINTMASKf, 1, 1, 0 },
    { CFAPFAILINTMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MEMFAILINTMASK_BCM56218_A0r_fields[] = {
    { CCPPARITYERRORINTMASKf, 1, 8, 0 },
    { CFAPPARITYERRORINTMASKf, 1, 7, 0 },
    { XQPARITYERRORINTMASKf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORINTMASKf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORINTMASKf, 1, 4, 0 },
    { CRCERRORINTMASKf, 1, 3, 0 },
    { CELLNOTIPINTMASKf, 1, 2, 0 },
    { SOFTRESETINTMASKf, 1, 1, 0 },
    { CFAPFAILINTMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MEMFAILINTSTATUSr_fields[] = {
    { MEMFAILINTCOUNTf, 16, 10, SOCF_LE },
    { IPMCREPOVERLIMITERRORf, 1, 9, 0 },
    { CCPPARITYERRORf, 1, 8, 0 },
    { CFAPPARITYERRORf, 1, 7, 0 },
    { XQPARITYERRORf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORf, 1, 4, 0 },
    { CELLCRCERRORf, 1, 3, 0 },
    { CELLNOTIPERRORf, 1, 2, 0 },
    { SOFTRESETERRORf, 1, 1, 0 },
    { CFAPFAILERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_MEMFAILINTSTATUS_BCM56218_A0r_fields[] = {
    { MEMFAILINTCOUNTf, 16, 9, SOCF_LE },
    { CCPPARITYERRORf, 1, 8, 0 },
    { CFAPPARITYERRORf, 1, 7, 0 },
    { XQPARITYERRORf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORf, 1, 4, 0 },
    { CELLCRCERRORf, 1, 3, 0 },
    { CELLNOTIPERRORf, 1, 2, 0 },
    { SOFTRESETERRORf, 1, 1, 0 },
    { CFAPFAILERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_MEMFAILMSGBITMAPr_fields[] = {
    { IPMCREPOVERLIMITBITMAPf, 12, 14, SOCF_LE|SOCF_RO },
    { SOFTRESETPORTBITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_MEMFAILMSGCOUNTr_fields[] = {
    { MEMFAILMSGCOUNTf, 16, 6, SOCF_LE|SOCF_RO },
    { IPMCREPOVERLIMITERRORf, 1, 5, SOCF_RO },
    { CELLNOTIPERRORf, 1, 4, SOCF_RO },
    { HDRPARITYERRORf, 1, 3, SOCF_RO },
    { MEMFAILERRORf, 1, 2, SOCF_RO },
    { SOFTRESETERRORf, 1, 1, SOCF_RO },
    { CFAPFAILERRORf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MEMORYERRORCNTr_fields[] = {
    { POINTERBLOCKCRCERRORSf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SC },
    { NEXTPOINTERCRCERRORSf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SC },
    { CELLCRCERRORSf, 8, 8, SOCF_LE|SOCF_RO|SOCF_SC },
    { FRAMECRCERRORSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MEMORYERRORCNTCHr_fields[] = {
    { CELLCRCERRORf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SC },
    { FRAMECRCERRORf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MEMORYPTRERRORCNTCHr_fields[] = {
    { POINTERBLOCKCRCERRORf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SC },
    { NEXTPOINTERCRCERRORf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MEM_FAIL_INT_CTRr_fields[] = {
    { INT_CTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MEM_FAIL_INT_ENr_fields[] = {
    { MTRO_PAR_ERR_ENf, 1, 26, 0 },
    { TOQ1_VLAN_TBL_PAR_ERR_ENf, 1, 25, 0 },
    { TOQ1_IPMC_TBL_PAR_ERR_ENf, 1, 24, 0 },
    { TOQ1_CELLLINK_PAR_ERR_ENf, 1, 23, 0 },
    { TOQ1_PKTLINK_PAR_ERR_ENf, 1, 22, 0 },
    { TOQ1_PKTHDR1_PAR_ERR_ENf, 1, 21, 0 },
    { TOQ1_CELLHDR_PAR_ERR_ENf, 1, 20, 0 },
    { TOQ0_VLAN_TBL_PAR_ERR_ENf, 1, 19, 0 },
    { TOQ0_IPMC_TBL_PAR_ERR_ENf, 1, 18, 0 },
    { TOQ0_CELLLINK_PAR_ERR_ENf, 1, 17, 0 },
    { TOQ0_PKTLINK_PAR_ERR_ENf, 1, 16, 0 },
    { TOQ0_PKTHDR1_PAR_ERR_ENf, 1, 15, 0 },
    { TOQ0_CELLHDR_PAR_ERR_ENf, 1, 14, 0 },
    { MEM1_VLAN_TBL_PAR_ERR_ENf, 1, 13, 0 },
    { MEM1_IPMC_TBL_PAR_ERR_ENf, 1, 12, 0 },
    { ENQ_IPMC_TBL_PAR_ERR_ENf, 1, 11, 0 },
    { DEQ1_CELLCRC_ERR_ENf, 1, 10, 0 },
    { DEQ0_CELLCRC_ERR_ENf, 1, 9, 0 },
    { DEQ1_NOT_IP_ERR_ENf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERR_ENf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERR_ENf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERR_ENf, 1, 5, 0 },
    { CFAP_MEM_FAIL_ENf, 1, 4, 0 },
    { CFAP_PAR_ERR_ENf, 1, 3, 0 },
    { CCP_PAR_ERR_ENf, 1, 2, 0 },
    { AGING_EXP_PAR_ERR_ENf, 1, 1, 0 },
    { AGING_CTR_PAR_ERR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MEM_FAIL_INT_EN_BCM56624_A0r_fields[] = {
    { E2EFC_ERR_ENf, 1, 23, 0 },
    { DEQ_PKTHDR2_ERR_ENf, 1, 22, 0 },
    { WRED_PAR_ERR_ENf, 1, 21, 0 },
    { PFAP_MEM_FAIL_ENf, 1, 20, 0 },
    { PFAP_PAR_ERR_ENf, 1, 19, 0 },
    { MTRO_PAR_ERR_ENf, 1, 18, 0 },
    { TOQ0_VLAN_TBL_PAR_ERR_ENf, 1, 17, 0 },
    { TOQ0_IPMC_TBL_PAR_ERR_ENf, 1, 16, 0 },
    { TOQ0_CELLLINK_PAR_ERR_ENf, 1, 15, 0 },
    { TOQ0_PKTLINK_PAR_ERR_ENf, 1, 14, 0 },
    { TOQ0_PKTHDR1_PAR_ERR_ENf, 1, 13, 0 },
    { TOQ0_CELLHDR_PAR_ERR_ENf, 1, 12, 0 },
    { MEM1_VLAN_TBL_PAR_ERR_ENf, 1, 11, 0 },
    { MEM1_IPMC_TBL_PAR_ERR_ENf, 1, 10, 0 },
    { START_BY_START_ERR_ENf, 1, 9, 0 },
    { DEQ0_CELLCRC_ERR_ENf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERR_ENf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERR_ENf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERR_ENf, 1, 5, 0 },
    { CFAP_MEM_FAIL_ENf, 1, 4, 0 },
    { CFAP_PAR_ERR_ENf, 1, 3, 0 },
    { CCP_PAR_ERR_ENf, 1, 2, 0 },
    { AGING_EXP_PAR_ERR_ENf, 1, 1, 0 },
    { AGING_CTR_PAR_ERR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MEM_FAIL_INT_EN_BCM56634_A0r_fields[] = {
    { RDE_ERR_ENf, 1, 26, 0 },
    { PQE_ERR_ENf, 1, 25, 0 },
    { WAMU_ERR_ENf, 1, 24, 0 },
    { E2EFC_ERR_ENf, 1, 23, 0 },
    { DEQ_PKTHDR2_ERR_ENf, 1, 22, 0 },
    { WRED_PAR_ERR_ENf, 1, 21, 0 },
    { PFAP_MEM_FAIL_ENf, 1, 20, 0 },
    { PFAP_PAR_ERR_ENf, 1, 19, 0 },
    { MTRO_PAR_ERR_ENf, 1, 18, 0 },
    { TOQ0_VLAN_TBL_PAR_ERR_ENf, 1, 17, 0 },
    { TOQ0_IPMC_TBL_PAR_ERR_ENf, 1, 16, 0 },
    { TOQ0_CELLLINK_PAR_ERR_ENf, 1, 15, 0 },
    { TOQ0_PKTLINK_PAR_ERR_ENf, 1, 14, 0 },
    { TOQ0_PKTHDR1_PAR_ERR_ENf, 1, 13, 0 },
    { TOQ0_CELLHDR_PAR_ERR_ENf, 1, 12, 0 },
    { MEM1_VLAN_TBL_PAR_ERR_ENf, 1, 11, 0 },
    { MEM1_IPMC_TBL_PAR_ERR_ENf, 1, 10, 0 },
    { START_BY_START_ERR_ENf, 1, 9, 0 },
    { DEQ0_CELLCRC_ERR_ENf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERR_ENf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERR_ENf, 1, 6, 0 },
    { DEQ_RDEHDR_ERR_ENf, 1, 5, 0 },
    { CFAP_MEM_FAIL_ENf, 1, 4, 0 },
    { CFAP_PAR_ERR_ENf, 1, 3, 0 },
    { CCP_PAR_ERR_ENf, 1, 2, 0 },
    { AGING_EXP_PAR_ERR_ENf, 1, 1, 0 },
    { AGING_CTR_PAR_ERR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MEM_FAIL_INT_EN_BCM56820_A0r_fields[] = {
    { START_BY_START_ERR_ENf, 1, 30, 0 },
    { DEQ1_LENGTH_PAR_ERR_ENf, 1, 29, 0 },
    { DEQ0_LENGTH_PAR_ERR_ENf, 1, 28, 0 },
    { WRED_PAR_ERR_ENf, 1, 27, 0 },
    { MTRO_PAR_ERR_ENf, 1, 26, 0 },
    { TOQ1_VLAN_TBL_PAR_ERR_ENf, 1, 25, 0 },
    { TOQ1_IPMC_TBL_PAR_ERR_ENf, 1, 24, 0 },
    { TOQ1_CELLLINK_PAR_ERR_ENf, 1, 23, 0 },
    { TOQ1_PKTLINK_PAR_ERR_ENf, 1, 22, 0 },
    { TOQ1_PKTHDR1_PAR_ERR_ENf, 1, 21, 0 },
    { TOQ1_CELLHDR_PAR_ERR_ENf, 1, 20, 0 },
    { TOQ0_VLAN_TBL_PAR_ERR_ENf, 1, 19, 0 },
    { TOQ0_IPMC_TBL_PAR_ERR_ENf, 1, 18, 0 },
    { TOQ0_CELLLINK_PAR_ERR_ENf, 1, 17, 0 },
    { TOQ0_PKTLINK_PAR_ERR_ENf, 1, 16, 0 },
    { TOQ0_PKTHDR1_PAR_ERR_ENf, 1, 15, 0 },
    { TOQ0_CELLHDR_PAR_ERR_ENf, 1, 14, 0 },
    { MEM1_VLAN_TBL_PAR_ERR_ENf, 1, 13, 0 },
    { MEM1_IPMC_TBL_PAR_ERR_ENf, 1, 12, 0 },
    { ENQ_IPMC_TBL_PAR_ERR_ENf, 1, 11, 0 },
    { DEQ1_CELLCRC_ERR_ENf, 1, 10, 0 },
    { DEQ0_CELLCRC_ERR_ENf, 1, 9, 0 },
    { DEQ1_NOT_IP_ERR_ENf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERR_ENf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERR_ENf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERR_ENf, 1, 5, 0 },
    { CFAP_MEM_FAIL_ENf, 1, 4, 0 },
    { CFAP_PAR_ERR_ENf, 1, 3, 0 },
    { CCP_PAR_ERR_ENf, 1, 2, 0 },
    { AGING_EXP_PAR_ERR_ENf, 1, 1, 0 },
    { AGING_CTR_PAR_ERR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MEM_FAIL_INT_STATr_fields[] = {
    { MTRO_PAR_ERRf, 1, 26, 0 },
    { TOQ1_VLAN_TBL_PAR_ERRf, 1, 25, 0 },
    { TOQ1_IPMC_TBL_PAR_ERRf, 1, 24, 0 },
    { TOQ1_CELLLINK_PAR_ERRf, 1, 23, 0 },
    { TOQ1_PKTLINK_PAR_ERRf, 1, 22, 0 },
    { TOQ1_PKTHDR1_PAR_ERRf, 1, 21, 0 },
    { TOQ1_CELLHDR_PAR_ERRf, 1, 20, 0 },
    { TOQ0_VLAN_TBL_PAR_ERRf, 1, 19, 0 },
    { TOQ0_IPMC_TBL_PAR_ERRf, 1, 18, 0 },
    { TOQ0_CELLLINK_PAR_ERRf, 1, 17, 0 },
    { TOQ0_PKTLINK_PAR_ERRf, 1, 16, 0 },
    { TOQ0_PKTHDR1_PAR_ERRf, 1, 15, 0 },
    { TOQ0_CELLHDR_PAR_ERRf, 1, 14, 0 },
    { MEM1_VLAN_TBL_PAR_ERRf, 1, 13, 0 },
    { MEM1_IPMC_TBL_PAR_ERRf, 1, 12, 0 },
    { ENQ_IPMC_TBL_PAR_ERRf, 1, 11, 0 },
    { DEQ1_CELLCRC_ERRf, 1, 10, 0 },
    { DEQ0_CELLCRC_ERRf, 1, 9, 0 },
    { DEQ1_NOT_IP_ERRf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERRf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERRf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERRf, 1, 5, 0 },
    { CFAP_MEM_FAILf, 1, 4, 0 },
    { CFAP_PAR_ERRf, 1, 3, 0 },
    { CCP_PAR_ERRf, 1, 2, 0 },
    { AGING_EXP_PAR_ERRf, 1, 1, 0 },
    { AGING_CTR_PAR_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MEM_FAIL_INT_STAT_BCM56624_A0r_fields[] = {
    { E2EFC_PAR_ERRf, 1, 23, 0 },
    { DEQ_PKTHDR2_PAR_ERRf, 1, 22, 0 },
    { WRED_PAR_ERRf, 1, 21, 0 },
    { PFAP_MEM_FAILf, 1, 20, 0 },
    { PFAP_PAR_ERRf, 1, 19, 0 },
    { MTRO_PAR_ERRf, 1, 18, 0 },
    { TOQ0_VLAN_TBL_PAR_ERRf, 1, 17, 0 },
    { TOQ0_IPMC_TBL_PAR_ERRf, 1, 16, 0 },
    { TOQ0_CELLLINK_PAR_ERRf, 1, 15, 0 },
    { TOQ0_PKTLINK_PAR_ERRf, 1, 14, 0 },
    { TOQ0_PKTHDR1_PAR_ERRf, 1, 13, 0 },
    { TOQ0_CELLHDR_PAR_ERRf, 1, 12, 0 },
    { MEM1_VLAN_TBL_PAR_ERRf, 1, 11, 0 },
    { MEM1_IPMC_TBL_PAR_ERRf, 1, 10, 0 },
    { START_BY_START_ERRf, 1, 9, 0 },
    { DEQ0_CELLCRC_ERRf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERRf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERRf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERRf, 1, 5, 0 },
    { CFAP_MEM_FAILf, 1, 4, 0 },
    { CFAP_PAR_ERRf, 1, 3, 0 },
    { CCP_PAR_ERRf, 1, 2, 0 },
    { AGING_EXP_PAR_ERRf, 1, 1, 0 },
    { AGING_CTR_PAR_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MEM_FAIL_INT_STAT_BCM56634_A0r_fields[] = {
    { RDE_PAR_ERRf, 1, 26, 0 },
    { PQE_PAR_ERRf, 1, 25, 0 },
    { WAMU_PAR_ERRf, 1, 24, 0 },
    { E2EFC_PAR_ERRf, 1, 23, 0 },
    { DEQ_PKTHDR2_PAR_ERRf, 1, 22, 0 },
    { WRED_PAR_ERRf, 1, 21, 0 },
    { PFAP_MEM_FAILf, 1, 20, 0 },
    { PFAP_PAR_ERRf, 1, 19, 0 },
    { MTRO_PAR_ERRf, 1, 18, 0 },
    { TOQ0_VLAN_TBL_PAR_ERRf, 1, 17, 0 },
    { TOQ0_IPMC_TBL_PAR_ERRf, 1, 16, 0 },
    { TOQ0_CELLLINK_PAR_ERRf, 1, 15, 0 },
    { TOQ0_PKTLINK_PAR_ERRf, 1, 14, 0 },
    { TOQ0_PKTHDR1_PAR_ERRf, 1, 13, 0 },
    { TOQ0_CELLHDR_PAR_ERRf, 1, 12, 0 },
    { MEM1_VLAN_TBL_PAR_ERRf, 1, 11, 0 },
    { MEM1_IPMC_TBL_PAR_ERRf, 1, 10, 0 },
    { START_BY_START_ERRf, 1, 9, 0 },
    { DEQ0_CELLCRC_ERRf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERRf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERRf, 1, 6, 0 },
    { DEQ_RDEHDR_ERRf, 1, 5, 0 },
    { CFAP_MEM_FAILf, 1, 4, 0 },
    { CFAP_PAR_ERRf, 1, 3, 0 },
    { CCP_PAR_ERRf, 1, 2, 0 },
    { AGING_EXP_PAR_ERRf, 1, 1, 0 },
    { AGING_CTR_PAR_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MEM_FAIL_INT_STAT_BCM56820_A0r_fields[] = {
    { START_BY_START_ERRf, 1, 30, 0 },
    { DEQ1_LENGTH_PAR_ERRf, 1, 29, 0 },
    { DEQ0_LENGTH_PAR_ERRf, 1, 28, 0 },
    { WRED_PAR_ERRf, 1, 27, 0 },
    { MTRO_PAR_ERRf, 1, 26, 0 },
    { TOQ1_VLAN_TBL_PAR_ERRf, 1, 25, 0 },
    { TOQ1_IPMC_TBL_PAR_ERRf, 1, 24, 0 },
    { TOQ1_CELLLINK_PAR_ERRf, 1, 23, 0 },
    { TOQ1_PKTLINK_PAR_ERRf, 1, 22, 0 },
    { TOQ1_PKTHDR1_PAR_ERRf, 1, 21, 0 },
    { TOQ1_CELLHDR_PAR_ERRf, 1, 20, 0 },
    { TOQ0_VLAN_TBL_PAR_ERRf, 1, 19, 0 },
    { TOQ0_IPMC_TBL_PAR_ERRf, 1, 18, 0 },
    { TOQ0_CELLLINK_PAR_ERRf, 1, 17, 0 },
    { TOQ0_PKTLINK_PAR_ERRf, 1, 16, 0 },
    { TOQ0_PKTHDR1_PAR_ERRf, 1, 15, 0 },
    { TOQ0_CELLHDR_PAR_ERRf, 1, 14, 0 },
    { MEM1_VLAN_TBL_PAR_ERRf, 1, 13, 0 },
    { MEM1_IPMC_TBL_PAR_ERRf, 1, 12, 0 },
    { ENQ_IPMC_TBL_PAR_ERRf, 1, 11, 0 },
    { DEQ1_CELLCRC_ERRf, 1, 10, 0 },
    { DEQ0_CELLCRC_ERRf, 1, 9, 0 },
    { DEQ1_NOT_IP_ERRf, 1, 8, 0 },
    { DEQ0_NOT_IP_ERRf, 1, 7, 0 },
    { DEQ_PKTHDR0_ERRf, 1, 6, 0 },
    { DEQ_PKTHDR_CPU_ERRf, 1, 5, 0 },
    { CFAP_MEM_FAILf, 1, 4, 0 },
    { CFAP_PAR_ERRf, 1, 3, 0 },
    { CCP_PAR_ERRf, 1, 2, 0 },
    { AGING_EXP_PAR_ERRf, 1, 1, 0 },
    { AGING_CTR_PAR_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_ATTRIBUTESr_fields[] = {
    { IPG_PREAMBLE_ADJf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_CTLr_fields[] = {
    { EN_IP_LNGTH_ADJf, 1, 7, SOCF_SC },
    { METER_BG_DISf, 1, 6, SOCF_SC },
    { METER_MODE_INTf, 3, 3, SOCF_LE },
    { METER_MODE_EXTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF0_0r_fields[] = {
    { COUT_PIN_G_DEC_Cf, 1, 23, 0 },
    { COUT_PIN_G_DEC_Pf, 1, 22, 0 },
    { COUT_PIN_G_COLORf, 2, 20, SOCF_LE },
    { COUT_PIN_Y_DEC_Cf, 1, 19, 0 },
    { COUT_PIN_Y_DEC_Pf, 1, 18, 0 },
    { COUT_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { COUT_PIN_R_DEC_Cf, 1, 15, 0 },
    { COUT_PIN_R_DEC_Pf, 1, 14, 0 },
    { COUT_PIN_R_COLORf, 2, 12, SOCF_LE },
    { COUT_POUT_G_DEC_Cf, 1, 11, 0 },
    { COUT_POUT_G_DEC_Pf, 1, 10, 0 },
    { COUT_POUT_G_COLORf, 2, 8, SOCF_LE },
    { COUT_POUT_Y_DEC_Cf, 1, 7, 0 },
    { COUT_POUT_Y_DEC_Pf, 1, 6, 0 },
    { COUT_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { COUT_POUT_R_DEC_Cf, 1, 3, 0 },
    { COUT_POUT_R_DEC_Pf, 1, 2, 0 },
    { COUT_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF0_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF1_0r_fields[] = {
    { COUT_PIN_G_DEC_Cf, 1, 23, 0 },
    { COUT_PIN_G_DEC_Pf, 1, 22, 0 },
    { COUT_PIN_G_COLORf, 2, 20, SOCF_LE },
    { COUT_PIN_Y_DEC_Cf, 1, 19, 0 },
    { COUT_PIN_Y_DEC_Pf, 1, 18, 0 },
    { COUT_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { COUT_PIN_R_DEC_Cf, 1, 15, 0 },
    { COUT_PIN_R_DEC_Pf, 1, 14, 0 },
    { COUT_PIN_R_COLORf, 2, 12, SOCF_LE },
    { COUT_POUT_G_DEC_Cf, 1, 11, 0 },
    { COUT_POUT_G_DEC_Pf, 1, 10, 0 },
    { COUT_POUT_G_COLORf, 2, 8, SOCF_LE },
    { COUT_POUT_Y_DEC_Cf, 1, 7, 0 },
    { COUT_POUT_Y_DEC_Pf, 1, 6, 0 },
    { COUT_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { COUT_POUT_R_DEC_Cf, 1, 3, 0 },
    { COUT_POUT_R_DEC_Pf, 1, 2, 0 },
    { COUT_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF1_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF2_0r_fields[] = {
    { COUT_PIN_G_DEC_Cf, 1, 23, 0 },
    { COUT_PIN_G_DEC_Pf, 1, 22, 0 },
    { COUT_PIN_G_COLORf, 2, 20, SOCF_LE },
    { COUT_PIN_Y_DEC_Cf, 1, 19, 0 },
    { COUT_PIN_Y_DEC_Pf, 1, 18, 0 },
    { COUT_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { COUT_PIN_R_DEC_Cf, 1, 15, 0 },
    { COUT_PIN_R_DEC_Pf, 1, 14, 0 },
    { COUT_PIN_R_COLORf, 2, 12, SOCF_LE },
    { COUT_POUT_G_DEC_Cf, 1, 11, 0 },
    { COUT_POUT_G_DEC_Pf, 1, 10, 0 },
    { COUT_POUT_G_COLORf, 2, 8, SOCF_LE },
    { COUT_POUT_Y_DEC_Cf, 1, 7, 0 },
    { COUT_POUT_Y_DEC_Pf, 1, 6, 0 },
    { COUT_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { COUT_POUT_R_DEC_Cf, 1, 3, 0 },
    { COUT_POUT_R_DEC_Pf, 1, 2, 0 },
    { COUT_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF3_0r_fields[] = {
    { COUT_PIN_G_DEC_Cf, 1, 23, 0 },
    { COUT_PIN_G_DEC_Pf, 1, 22, 0 },
    { COUT_PIN_G_COLORf, 2, 20, SOCF_LE },
    { COUT_PIN_Y_DEC_Cf, 1, 19, 0 },
    { COUT_PIN_Y_DEC_Pf, 1, 18, 0 },
    { COUT_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { COUT_PIN_R_DEC_Cf, 1, 15, 0 },
    { COUT_PIN_R_DEC_Pf, 1, 14, 0 },
    { COUT_PIN_R_COLORf, 2, 12, SOCF_LE },
    { COUT_POUT_G_DEC_Cf, 1, 11, 0 },
    { COUT_POUT_G_DEC_Pf, 1, 10, 0 },
    { COUT_POUT_G_COLORf, 2, 8, SOCF_LE },
    { COUT_POUT_Y_DEC_Cf, 1, 7, 0 },
    { COUT_POUT_Y_DEC_Pf, 1, 6, 0 },
    { COUT_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { COUT_POUT_R_DEC_Cf, 1, 3, 0 },
    { COUT_POUT_R_DEC_Pf, 1, 2, 0 },
    { COUT_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF3_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF4_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF5_0r_fields[] = {
    { COUT_PIN_G_DEC_Cf, 1, 23, 0 },
    { COUT_PIN_G_DEC_Pf, 1, 22, 0 },
    { COUT_PIN_G_COLORf, 2, 20, SOCF_LE },
    { COUT_PIN_Y_DEC_Cf, 1, 19, 0 },
    { COUT_PIN_Y_DEC_Pf, 1, 18, 0 },
    { COUT_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { COUT_PIN_R_DEC_Cf, 1, 15, 0 },
    { COUT_PIN_R_DEC_Pf, 1, 14, 0 },
    { COUT_PIN_R_COLORf, 2, 12, SOCF_LE },
    { COUT_POUT_G_DEC_Cf, 1, 11, 0 },
    { COUT_POUT_G_DEC_Pf, 1, 10, 0 },
    { COUT_POUT_G_COLORf, 2, 8, SOCF_LE },
    { COUT_POUT_Y_DEC_Cf, 1, 7, 0 },
    { COUT_POUT_Y_DEC_Pf, 1, 6, 0 },
    { COUT_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { COUT_POUT_R_DEC_Cf, 1, 3, 0 },
    { COUT_POUT_R_DEC_Pf, 1, 2, 0 },
    { COUT_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF6_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_METER_DEF7_1r_fields[] = {
    { USE_IP_LENGTHf, 1, 24, 0 },
    { CIN_PIN_G_DEC_Cf, 1, 23, 0 },
    { CIN_PIN_G_DEC_Pf, 1, 22, 0 },
    { CIN_PIN_G_COLORf, 2, 20, SOCF_LE },
    { CIN_PIN_Y_DEC_Cf, 1, 19, 0 },
    { CIN_PIN_Y_DEC_Pf, 1, 18, 0 },
    { CIN_PIN_Y_COLORf, 2, 16, SOCF_LE },
    { CIN_PIN_R_DEC_Cf, 1, 15, 0 },
    { CIN_PIN_R_DEC_Pf, 1, 14, 0 },
    { CIN_PIN_R_COLORf, 2, 12, SOCF_LE },
    { CIN_POUT_G_DEC_Cf, 1, 11, 0 },
    { CIN_POUT_G_DEC_Pf, 1, 10, 0 },
    { CIN_POUT_G_COLORf, 2, 8, SOCF_LE },
    { CIN_POUT_Y_DEC_Cf, 1, 7, 0 },
    { CIN_POUT_Y_DEC_Pf, 1, 6, 0 },
    { CIN_POUT_Y_COLORf, 2, 4, SOCF_LE },
    { CIN_POUT_R_DEC_Cf, 1, 3, 0 },
    { CIN_POUT_R_DEC_Pf, 1, 2, 0 },
    { CIN_POUT_R_COLORf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MIBPSTATr_fields[] = {
    { CELLDISCARDSTATUSf, 1, 27, SOCF_RO },
    { PKTDISCARDSTATUSf, 1, 26, SOCF_RO },
    { CELLIBPSTATUSf, 1, 25, SOCF_RO },
    { PKTIBPSTATUSf, 1, 24, SOCF_RO },
    { CELLHOLSTATUSf, 8, 16, SOCF_LE|SOCF_RO },
    { PKTCNGSTATUSf, 8, 8, SOCF_LE|SOCF_RO },
    { PKTHOLSTATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MIM_LIP_2_LEP_FC_ENr_fields[] = {
    { ENABLEf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MINBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MIN_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MINBUCKETCONFIGr_fields[] = {
    { MIN_REFRESHf, 18, 8, SOCF_LE },
    { MIN_HI_THD_SELf, 4, 4, SOCF_LE },
    { MIN_LO_THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MINBUCKETCONFIG_64r_fields[] = {
    { PARITYf, 1, 33, 0 },
    { MIN_REFRESHf, 18, 15, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MIN_THDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MINBUCKETCONFIG_BCM56514_A0r_fields[] = {
    { MIN_REFRESHf, 18, 12, SOCF_LE },
    { MIN_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MINBUCKETCONFIG_BCM56800_A0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { MIN_REFRESHf, 18, 8, SOCF_LE },
    { MIN_HI_THD_SELf, 4, 4, SOCF_LE },
    { MIN_LO_THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MINBUCKETCOS0CONFIGr_fields[] = {
    { MIN_REFRESHf, 18, 12, SOCF_LE },
    { MIN_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MINBUCKETCOS1CONFIGr_fields[] = {
    { MIN_REFRESHf, 18, 12, SOCF_LE },
    { MIN_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MINBUCKET_BCM53314_A0r_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MIN_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MINBUCKET_BCM56800_A0r_fields[] = {
    { PARITYf, 1, 30, 0 },
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MIN_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MINBWGUARANTEEr_fields[] = {
    { BWf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MINSPCONFIGr_fields[] = {
    { COS7_IS_SPf, 1, 7, 0 },
    { COS6_IS_SPf, 1, 6, 0 },
    { COS5_IS_SPf, 1, 5, 0 },
    { COS4_IS_SPf, 1, 4, 0 },
    { COS3_IS_SPf, 1, 3, 0 },
    { COS2_IS_SPf, 1, 2, 0 },
    { COS1_IS_SPf, 1, 1, 0 },
    { COS0_IS_SPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MINSPCONFIG_BCM56624_A0r_fields[] = {
    { COS9_IS_SPf, 1, 9, 0 },
    { COS8_IS_SPf, 1, 8, 0 },
    { COS7_IS_SPf, 1, 7, 0 },
    { COS6_IS_SPf, 1, 6, 0 },
    { COS5_IS_SPf, 1, 5, 0 },
    { COS4_IS_SPf, 1, 4, 0 },
    { COS3_IS_SPf, 1, 3, 0 },
    { COS2_IS_SPf, 1, 2, 0 },
    { COS1_IS_SPf, 1, 1, 0 },
    { COS0_IS_SPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MINSPCONFIG_CPUr_fields[] = {
    { COS_IS_SPf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MIRROR_CONTROLr_fields[] = {
    { M_ON_PORTf, 1, 21, 0 },
    { M_PRESERVE_FMTf, 1, 20, 0 },
    { M_STACKf, 1, 19, 0 },
    { M_ENABLEf, 1, 18, 0 },
    { M_PORTf, 4, 14, SOCF_LE },
    { DEST_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MIRROR_CONTROL_BCM5665_A0r_fields[] = {
    { M_ON_PORTf, 1, 9, 0 },
    { M_PRESERVE_FMTf, 1, 8, 0 },
    { M_STACKf, 1, 7, 0 },
    { M_ENABLEf, 1, 6, 0 },
    { M_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MIRROR_CONTROL_BCM5673_A0r_fields[] = {
    { M_ON_PORTf, 1, 21, 0 },
    { M_PRESERVE_FMTf, 1, 20, 0 },
    { M_ENABLEf, 1, 18, 0 },
    { M_PORTf, 4, 14, SOCF_LE },
    { DEST_BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MIRROR_DEST_BITMAPr_fields[] = {
    { DEST_BITMAP_1f, 25, 32, SOCF_LE },
    { DEST_BITMAP_0f, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_MISCCONFIGr_fields[] = {
    { CTRREADCLEARENf, 1, 9, 0 },
    { GENSTATUSMEG_ENf, 1, 8, 0 },
    { CRRU_ARBSELf, 1, 7, 0 },
    { CELLCRCCHECKENf, 1, 6, 0 },
    { RESERVEDf, 1, 5, SOCF_RES },
    { CELLNOTIPSHUTDOWNENf, 1, 4, 0 },
    { HDRFAILSHUTDOWNENf, 1, 3, 0 },
    { MEMFAILSHUTDOWNENf, 1, 2, 0 },
    { SOFTRESETSHUTDOWNENf, 1, 1, 0 },
    { CFAPFAILSHUTDOWNENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MISCCONFIG_2r_fields[] = {
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 1, 0 },
    { IPMC_IND_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MISCCONFIG_BCM53314_A0r_fields[] = {
    { MULTIPLE_ACCOUNTING_FIX_ENf, 1, 14, 0 },
    { CNG_DROP_ENf, 1, 13, 0 },
    { DYN_XQ_ENf, 1, 12, 0 },
    { HOL_CELL_SOP_DROP_ENf, 1, 11, 0 },
    { PARITY_CHECK_ENf, 1, 10, 0 },
    { METERING_CLK_ENf, 1, 9, 0 },
    { SLAM_MEMf, 1, 8, 0 },
    { HOLMAXTIMERf, 3, 5, SOCF_LE },
    { SKIDMARKERf, 2, 3, SOCF_LE },
    { CELLCRCCHECKENf, 1, 2, 0 },
    { CLRDROPCTRf, 1, 1, SOCF_RES },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MISCCONFIG_BCM56218_A0r_fields[] = {
    { HOL_CELL_SOP_DROP_ENf, 1, 11, 0 },
    { PARITY_CHECK_ENf, 1, 10, 0 },
    { METERING_CLK_ENf, 1, 9, 0 },
    { SLAM_MEMf, 1, 8, 0 },
    { HOLMAXTIMERf, 3, 5, SOCF_LE },
    { SKIDMARKERf, 2, 3, SOCF_LE },
    { CELLCRCCHECKENf, 1, 2, 0 },
    { CLRDROPCTRf, 1, 1, SOCF_RES },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_MISCCONFIG_BCM56224_A0r_fields[] = {
    { CNG_DROP_ENf, 1, 14, 0 },
    { IPMC_IND_MODEf, 1, 13, 0 },
    { DYN_XQ_ENf, 1, 12, 0 },
    { HOL_CELL_SOP_DROP_ENf, 1, 11, 0 },
    { PARITY_CHECK_ENf, 1, 10, 0 },
    { METERING_CLK_ENf, 1, 9, 0 },
    { SLAM_MEMf, 1, 8, 0 },
    { HOLMAXTIMERf, 3, 5, SOCF_LE },
    { SKIDMARKERf, 2, 3, SOCF_LE },
    { CELLCRCCHECKENf, 1, 2, 0 },
    { CLRDROPCTRf, 1, 1, SOCF_RES },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_B0)
soc_field_info_t soc_MISCCONFIG_BCM56224_B0r_fields[] = {
    { MULTIPLE_ACCOUNTING_FIX_ENf, 1, 15, 0 },
    { CNG_DROP_ENf, 1, 14, 0 },
    { IPMC_IND_MODEf, 1, 13, 0 },
    { DYN_XQ_ENf, 1, 12, 0 },
    { HOL_CELL_SOP_DROP_ENf, 1, 11, 0 },
    { PARITY_CHECK_ENf, 1, 10, 0 },
    { METERING_CLK_ENf, 1, 9, 0 },
    { SLAM_MEMf, 1, 8, 0 },
    { HOLMAXTIMERf, 3, 5, SOCF_LE },
    { SKIDMARKERf, 2, 3, SOCF_LE },
    { CELLCRCCHECKENf, 1, 2, 0 },
    { CLRDROPCTRf, 1, 1, SOCF_RES },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_MISCCONFIG_BCM56314_A0r_fields[] = {
    { HOL_CELL_SOP_DROP_ENf, 1, 19, 0 },
    { STACK_MODEf, 2, 17, SOCF_LE },
    { HG_GE_PORTf, 4, 13, SOCF_LE },
    { PARITY_CHECK_ENf, 1, 12, 0 },
    { IPMC_IND_MODEf, 1, 11, 0 },
    { METERING_CLK_ENf, 1, 10, 0 },
    { SLAM_MEMf, 1, 9, 0 },
    { HOLMAXTIMERf, 3, 6, SOCF_LE },
    { SKIDMARKERf, 2, 4, SOCF_LE },
    { CELLCRCCHECKENf, 1, 3, 0 },
    { CLRDROPCTRf, 1, 2, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 1, 0 },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MISCCONFIG_BCM56334_A0r_fields[] = {
    { THDO_COLOR_HYSTERESIS_ENf, 1, 11, 0 },
    { ITU_MODE_SELf, 1, 10, 0 },
    { RESERVEDf, 1, 9, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 8, 0 },
    { IPMC_IND_MODEf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { PARITY_STAT_CLEARf, 1, 4, 0 },
    { PARITY_GEN_ENf, 1, 3, 0 },
    { PARITY_CHK_ENf, 1, 2, 0 },
    { SLAM_MEMf, 1, 1, 0 },
    { REFRESH_ENf, 1, 0, 0 },
    { METERING_CLK_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_MISCCONFIG_BCM56504_A0r_fields[] = {
    { PARITY_CHECK_ENf, 1, 12, 0 },
    { IPMC_IND_MODEf, 1, 11, 0 },
    { METERING_CLK_ENf, 1, 10, 0 },
    { SLAM_MEMf, 1, 9, 0 },
    { HOLMAXTIMERf, 3, 6, SOCF_LE },
    { SKIDMARKERf, 2, 4, SOCF_LE },
    { CELLCRCCHECKENf, 1, 3, 0 },
    { CLRDROPCTRf, 1, 2, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 1, 0 },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_MISCCONFIG_BCM56504_B0r_fields[] = {
    { STACK_MODEf, 2, 17, SOCF_LE },
    { HG_GE_PORTf, 4, 13, SOCF_LE },
    { PARITY_CHECK_ENf, 1, 12, 0 },
    { IPMC_IND_MODEf, 1, 11, 0 },
    { METERING_CLK_ENf, 1, 10, 0 },
    { SLAM_MEMf, 1, 9, 0 },
    { HOLMAXTIMERf, 3, 6, SOCF_LE },
    { SKIDMARKERf, 2, 4, SOCF_LE },
    { CELLCRCCHECKENf, 1, 3, 0 },
    { CLRDROPCTRf, 1, 2, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 1, 0 },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_MISCCONFIG_BCM56514_A0r_fields[] = {
    { CNG_DROP_ENf, 1, 21, 0 },
    { ITU_MODE_SELf, 1, 20, 0 },
    { SOP_DROP_ONLY_POLICY_ENf, 1, 19, 0 },
    { STACK_MODEf, 2, 17, SOCF_LE },
    { HG_GE_PORTf, 4, 13, SOCF_LE },
    { PARITY_CHECK_ENf, 1, 12, 0 },
    { IPMC_IND_MODEf, 1, 11, 0 },
    { METERING_CLK_ENf, 1, 10, 0 },
    { SLAM_MEMf, 1, 9, 0 },
    { HOLMAXTIMERf, 3, 6, SOCF_LE },
    { SKIDMARKERf, 2, 4, SOCF_LE },
    { CELLCRCCHECKENf, 1, 3, 0 },
    { CLRDROPCTRf, 1, 2, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 1, 0 },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_MISCCONFIG_BCM56601_A0r_fields[] = {
    { PARITY_BIT_WRITE_ACCESSf, 1, 4, 0 },
    { SUPPRESS_MEMFULLf, 1, 3, 0 },
    { MMU_SOFT_RESET_Nf, 1, 2, 0 },
    { SHORTCIRCUITENf, 1, 1, 0 },
    { CTRREADCLEARENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MISCCONFIG_BCM56601_B0r_fields[] = {
    { PARITY_BIT_WRITE_ACCESSf, 1, 5, 0 },
    { SUPPRESS_MEMFULLf, 2, 3, SOCF_LE },
    { MMU_SOFT_RESET_Nf, 1, 2, 0 },
    { SHORTCIRCUITENf, 1, 1, 0 },
    { CTRREADCLEARENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MISCCONFIG_BCM56624_A0r_fields[] = {
    { ITU_MODE_SELf, 1, 10, 0 },
    { RESERVEDf, 1, 9, SOCF_RES },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 8, 0 },
    { IPMC_IND_MODEf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { PARITY_STAT_CLEARf, 1, 4, 0 },
    { PARITY_GEN_ENf, 1, 3, 0 },
    { PARITY_CHK_ENf, 1, 2, 0 },
    { SLAM_MEMf, 1, 1, 0 },
    { REFRESH_ENf, 1, 0, 0 },
    { METERING_CLK_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MISCCONFIG_BCM5665_A0r_fields[] = {
    { MMU_SOFT_RESET_Lf, 1, 14, SOCF_RES },
    { PRESERVECRCf, 1, 13, 0 },
    { CRCGENDISf, 1, 12, 0 },
    { SHORTCIRCUITENf, 1, 11, 0 },
    { CPBUSCHECKOFFf, 1, 10, 0 },
    { CTRREADCLEARENf, 1, 9, 0 },
    { DISABLELOCKLOSSMSGSf, 1, 8, 0 },
    { DISABLEPARITYMSGSf, 1, 7, 0 },
    { DISABLECRCMSGSf, 1, 6, 0 },
    { METERINGPERIODf, 2, 4, SOCF_LE },
    { ENABLEMEMFAILMETERINGf, 1, 3, 0 },
    { MSGPOLLINGPERIODf, 2, 1, SOCF_LE },
    { ENABLEMSGPOLLINGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MISCCONFIG_BCM56800_A0r_fields[] = {
    { DEQ_ECC_REPAIR_ENf, 1, 9, 0 },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 8, 0 },
    { IPMC_IND_MODEf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { PARITY_STAT_CLEARf, 1, 4, 0 },
    { PARITY_GEN_ENf, 1, 3, 0 },
    { PARITY_CHK_ENf, 1, 2, 0 },
    { SLAM_MEMf, 1, 1, 0 },
    { REFRESH_ENf, 1, 0, 0 },
    { METERING_CLK_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MISCCONFIG_BCM56820_A0r_fields[] = {
    { ITU_MODE_SELf, 1, 9, 0 },
    { DRACO_1_5_MIRRORING_MODE_ENf, 1, 8, 0 },
    { IPMC_IND_MODEf, 1, 7, 0 },
    { STACK_MODEf, 2, 5, SOCF_LE },
    { PARITY_STAT_CLEARf, 1, 4, 0 },
    { PARITY_GEN_ENf, 1, 3, 0 },
    { PARITY_CHK_ENf, 1, 2, 0 },
    { SLAM_MEMf, 1, 1, 0 },
    { REFRESH_ENf, 1, 0, 0 },
    { METERING_CLK_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_MISCCONFIG_BCM5695_A0r_fields[] = {
    { CLRDROPCTRf, 1, 15, SOCF_RES },
    { DRACOMODEENf, 1, 14, 0 },
    { IPMCREPLICATIONENf, 1, 13, 0 },
    { E2E_ENf, 1, 12, 0 },
    { E2ESTATUSTIMERLIMITf, 3, 9, SOCF_LE },
    { CTRREADCLEARENf, 1, 8, 0 },
    { GENSTATUSMEG_ENf, 1, 7, 0 },
    { CELLCRCCHECKENf, 1, 6, 0 },
    { RESERVEDf, 1, 5, SOCF_RES },
    { CELLNOTIPSHUTDOWNENf, 1, 4, 0 },
    { HDRFAILSHUTDOWNENf, 1, 3, 0 },
    { MEMFAILSHUTDOWNENf, 1, 2, 0 },
    { SOFTRESETSHUTDOWNENf, 1, 1, 0 },
    { CFAPFAILSHUTDOWNENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMRP_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMRP_CONTROL_2r_fields[] = {
    { MAC_DA_UPPERf, 16, 16, SOCF_LE },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU0_FUSE_DEBUGr_fields[] = {
    { S_RFf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MMUEAVENABLEr_fields[] = {
    { ENABLEf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMUECCOVERRIDEr_fields[] = {
    { MMUECCOVERRIDEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMUFLUSHCONTROLr_fields[] = {
    { FLUSHf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MMUFLUSHCONTROL_BCM53314_A0r_fields[] = {
    { FLUSHf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_MMUMBISTENr_fields[] = {
    { CBPHMBISTENf, 1, 7, 0 },
    { CBPD3MBISTENf, 1, 6, 0 },
    { CBPD2MBISTENf, 1, 5, 0 },
    { CBPD1MBISTENf, 1, 4, 0 },
    { CBPD0MBISTENf, 1, 3, 0 },
    { CFAPCCPMBISTENf, 1, 2, 0 },
    { XQMBISTENf, 1, 1, 0 },
    { MBISTMASTERENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_MMUMBISTEN_BCM5695_A0r_fields[] = {
    { AGINGMBISTENf, 1, 9, SOCF_RES },
    { IPMCMBISTENf, 1, 8, SOCF_RES },
    { CBPHMBISTENf, 1, 7, 0 },
    { CBPD3MBISTENf, 1, 6, 0 },
    { CBPD2MBISTENf, 1, 5, 0 },
    { CBPD1MBISTENf, 1, 4, 0 },
    { CBPD0MBISTENf, 1, 3, 0 },
    { CFAPCCPMBISTENf, 1, 2, 0 },
    { XQMBISTENf, 1, 1, 0 },
    { MBISTMASTERENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_MMUMBISTSTATUSr_fields[] = {
    { CBPHMBISTGOf, 1, 13, SOCF_RO },
    { CBPHMBISTDONEf, 1, 12, SOCF_RO },
    { CBPD3MBISTGOf, 1, 11, SOCF_RO },
    { CBPD3MBISTDONEf, 1, 10, SOCF_RO },
    { CBPD2MBISTGOf, 1, 9, SOCF_RO },
    { CBPD2MBISTDONEf, 1, 8, SOCF_RO },
    { CBPD1MBISTGOf, 1, 7, SOCF_RO },
    { CBPD1MBISTDONEf, 1, 6, SOCF_RO },
    { CBPD0MBISTGOf, 1, 5, SOCF_RO },
    { CBPD0MBISTDONEf, 1, 4, SOCF_RO },
    { CFAPCCPMBISTGOf, 1, 3, SOCF_RO },
    { CFAPCCPMBISTDONEf, 1, 2, SOCF_RO },
    { XQMBISTGOf, 1, 1, SOCF_RO },
    { XQMBISTDONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_MMUMBISTSTATUS_BCM5695_A0r_fields[] = {
    { AGINGMBISTGOf, 1, 17, SOCF_RO },
    { AGINGMBISTDONEf, 1, 16, SOCF_RO },
    { IPMCMBISTGOf, 1, 15, SOCF_RO },
    { IPMCMBISTDONEf, 1, 14, SOCF_RO },
    { CBPHMBISTGOf, 1, 13, SOCF_RO },
    { CBPHMBISTDONEf, 1, 12, SOCF_RO },
    { CBPD3MBISTGOf, 1, 11, SOCF_RO },
    { CBPD3MBISTDONEf, 1, 10, SOCF_RO },
    { CBPD2MBISTGOf, 1, 9, SOCF_RO },
    { CBPD2MBISTDONEf, 1, 8, SOCF_RO },
    { CBPD1MBISTGOf, 1, 7, SOCF_RO },
    { CBPD1MBISTDONEf, 1, 6, SOCF_RO },
    { CBPD0MBISTGOf, 1, 5, SOCF_RO },
    { CBPD0MBISTDONEf, 1, 4, SOCF_RO },
    { CFAPCCPMBISTGOf, 1, 3, SOCF_RO },
    { CFAPCCPMBISTDONEf, 1, 2, SOCF_RO },
    { XQMBISTGOf, 1, 1, SOCF_RO },
    { XQMBISTDONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMUPORTENABLEr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMUPORTENABLEMOD0r_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMUPORTENABLEMOD1r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MMUPORTENABLE_BCM53314_A0r_fields[] = {
    { MMUPORTENABLEf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTENABLE_BCM56218_A0r_fields[] = {
    { MMUPORTENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMUPORTENABLE_BCM56224_A0r_fields[] = {
    { MMUPORTENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMUPORTENABLE_BCM56504_A0r_fields[] = {
    { MMUPORTENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMUPORTENABLE_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTENABLE_HIr_fields[] = {
    { MMUPORTENABLEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMUPORTTXENABLEr_fields[] = {
    { MMUPORTTXENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_MMUPORTTXENABLE_BCM53314_A0r_fields[] = {
    { MMUPORTTXENABLEf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTTXENABLE_BCM56218_A0r_fields[] = {
    { MMUPORTTXENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMUPORTTXENABLE_BCM56224_A0r_fields[] = {
    { MMUPORTTXENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTTXENABLE_HIr_fields[] = {
    { MMUPORTTXENABLEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_CELLCNTCOSr_fields[] = {
    { COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_CELLLMTCOSr_fields[] = {
    { LIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_CELLLMTTOTALr_fields[] = {
    { COUNTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MMU_CFGr_fields[] = {
    { PARITY_DIAGf, 1, 1, 0 },
    { JITTER_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MMU_EGR_CTRLr_fields[] = {
    { STRIP_HG_EXTf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_EGS_PRIMODr_fields[] = {
    { PRIf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_EGS_WGTCOSr_fields[] = {
    { WGTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_ERRSTATr_fields[] = {
    { EGS_ERRf, 1, 2, SOCF_RO },
    { XQ_ERRf, 1, 1, SOCF_RO },
    { HW_INITf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_ERR_VECTORr_fields[] = {
    { MMU_XQEG_ERRf, 7, 25, SOCF_LE|SOCF_RES },
    { ASM_IGMU_ERRf, 1, 24, 0 },
    { ASM_FIFO_ERRf, 1, 23, 0 },
    { MCU_REQ_FIFO_ERRf, 1, 22, 0 },
    { MSYS_ING_STAT_ERRf, 1, 21, 0 },
    { MSYS_IPMC_IF_NO_ERRf, 1, 20, 0 },
    { MSYS_IPMC_PTR_ERRf, 1, 19, 0 },
    { MSYS_INGBUF_CELL_INCONSISTENCY_ERRf, 1, 18, 0 },
    { MSYS_INGBUF_OVERFLOW_ERRf, 1, 17, 0 },
    { MSYS_PTR_BLOCK_1_ERRf, 1, 16, 0 },
    { MSYS_NXTPTR_1_ERRf, 1, 15, 0 },
    { MSYS_PKT_1_ERRf, 1, 14, 0 },
    { MSYS_CELL_1_ERRf, 1, 13, 0 },
    { MSYS_PTR_BLOCK_0_ERRf, 1, 12, 0 },
    { MSYS_NXTPTR_0_ERRf, 1, 11, 0 },
    { MSYS_PKT_0_ERRf, 1, 10, 0 },
    { MSYS_CELL_0_ERRf, 1, 9, 0 },
    { MSYS_COPYCNT_COUNT_ERRf, 1, 8, 0 },
    { MSYS_COPYCNT_PTR_ERRf, 1, 7, 0 },
    { MSYS_PTR_CTRL1_ERRf, 1, 6, 0 },
    { MSYS_PTR_CTRL0_ERRf, 1, 5, 0 },
    { MSYS_PTR_RELEASE_MGR_ERRf, 1, 4, 0 },
    { XQ_PARITY_ERRf, 1, 3, 0 },
    { ASM_PARITY_ERRf, 1, 2, 0 },
    { ASM_PKTID_ERRf, 1, 1, 0 },
    { INTERRUPTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_ING_PARADr_fields[] = {
    { ADDRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_MMU_INTCLRr_fields[] = {
    { LINK_UP_DOWNf, 1, 7, SOCF_WO },
    { LINK_UP_CLRf, 1, 6, SOCF_WO },
    { ING_PE_CLRf, 1, 5, SOCF_WO },
    { UPK_PE_CLRf, 1, 4, SOCF_WO },
    { PP_DBE_CLRf, 1, 3, SOCF_WO },
    { PP_SBE_CLRf, 1, 2, SOCF_WO },
    { LLA_PE_CLRf, 1, 1, SOCF_WO },
    { XQ_PE_CLRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MMU_INTCLR_BCM5675_A0r_fields[] = {
    { LINK_UP_DOWNf, 1, 8, SOCF_WO },
    { LINK_UP_CLRf, 1, 7, SOCF_WO },
    { EGR_PE_CLRf, 1, 6, SOCF_WO },
    { ING_PE_CLRf, 1, 5, SOCF_WO },
    { UPK_PE_CLRf, 1, 4, SOCF_WO },
    { PP_DBE_CLRf, 1, 3, SOCF_WO },
    { PP_SBE_CLRf, 1, 2, SOCF_WO },
    { LLA_PE_CLRf, 1, 1, SOCF_WO },
    { XQ_PE_CLRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_MMU_INTCNTLr_fields[] = {
    { LINK_DOWN_ENf, 1, 7, 0 },
    { LINK_UP_ENf, 1, 6, 0 },
    { ING_PE_ENf, 1, 5, 0 },
    { UPK_PE_ENf, 1, 4, 0 },
    { PP_DBE_ENf, 1, 3, 0 },
    { PP_SBE_ENf, 1, 2, 0 },
    { LLA_PE_ENf, 1, 1, 0 },
    { XQ_PE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MMU_INTCTRLr_fields[] = {
    { LINK_DOWN_ENf, 1, 8, 0 },
    { LINK_UP_ENf, 1, 7, 0 },
    { EGR_PE_ENf, 1, 6, 0 },
    { ING_PE_ENf, 1, 5, 0 },
    { UPK_PE_ENf, 1, 4, 0 },
    { PP_DBE_ENf, 1, 3, 0 },
    { PP_SBE_ENf, 1, 2, 0 },
    { LLA_PE_ENf, 1, 1, 0 },
    { XQ_PE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0)
soc_field_info_t soc_MMU_INTSTATr_fields[] = {
    { LINK_DOWNf, 1, 7, SOCF_RO|SOCF_RES },
    { LINK_UPf, 1, 6, SOCF_RO|SOCF_RES },
    { ING_PEf, 1, 5, SOCF_RO },
    { UPK_PEf, 1, 4, SOCF_RO },
    { PP_DBEf, 1, 3, SOCF_RO },
    { PP_SBEf, 1, 2, SOCF_RO },
    { LLA_PEf, 1, 1, SOCF_RO },
    { XQ_PEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MMU_INTSTAT_BCM5675_A0r_fields[] = {
    { LINK_DOWNf, 1, 8, SOCF_RO|SOCF_RES },
    { LINK_UPf, 1, 7, SOCF_RO|SOCF_RES },
    { EGR_PEf, 1, 6, SOCF_RO },
    { ING_PEf, 1, 5, SOCF_RO },
    { UPK_PEf, 1, 4, SOCF_RO },
    { PP_DBEf, 1, 3, SOCF_RO },
    { PP_SBEf, 1, 2, SOCF_RO },
    { LLA_PEf, 1, 1, SOCF_RO },
    { XQ_PEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_LLA_PARADr_fields[] = {
    { ADDRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_LLFC_RX_CONFIGr_fields[] = {
    { XOFF_TIMEOUT_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_LLFC_RX_CONFIG_BCM56820_A0r_fields[] = {
    { RX_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_LLFC_TX_CONFIG_1r_fields[] = {
    { MTRI_PRI_BKPf, 16, 12, SOCF_LE },
    { BW_TIMER_VALUEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_LLFC_TX_CONFIG_2r_fields[] = {
    { XOFF_REFRESH_TIMEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r_fields[] = {
    { MTRI_PRI_BKPf, 16, 12, SOCF_LE },
    { BW_TIMER_VALUEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMU_LLFC_TX_CONFIG_2_BCM56624_A0r_fields[] = {
    { E2EFC_PRI_BKPf, 16, 16, SOCF_LE },
    { XOFF_REFRESH_TIMEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMFAILSTATUSr_fields[] = {
    { MMU_MEMFAILSTATUSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERRORr_fields[] = {
    { MMU_PARITYERRORf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERROR_CCPr_fields[] = {
    { MMU_PARITYERROR_CCPf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERROR_CFAPr_fields[] = {
    { MMU_PARITYERROR_CFAPf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERROR_XQ0r_fields[] = {
    { MMU_PARITYERROR_XQ0f, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERROR_XQ1r_fields[] = {
    { MMU_PARITYERROR_XQ1f, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_PARITYERROR_XQ2r_fields[] = {
    { MMU_PARITYERROR_XQ2f, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_PP_DBE_CNTr_fields[] = {
    { BLOCKCOUNTf, 16, 16, SOCF_LE|SOCF_RO },
    { CELLCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_5670_A0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_PP_DBE_LOGr_fields[] = {
    { ADDRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_PP_ECC_CNTLr_fields[] = {
    { SINGLEBITKILLf, 1, 0, 0 }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_PP_SBE_LOGr_fields[] = {
    { BITPOSf, 10, 12, SOCF_LE|SOCF_RO },
    { ADDRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_MMU_SPARE_REG0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MMU_STATUSr_fields[] = {
    { CBP_FULLf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_STATUS_BCM56820_A0r_fields[] = {
    { CBP_FULLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_TO_XPORT_BKPr_fields[] = {
    { PAUSEf, 1, 16, SOCF_RO },
    { PRI15_BKPf, 1, 15, SOCF_RO },
    { PRI14_BKPf, 1, 14, SOCF_RO },
    { PRI13_BKPf, 1, 13, SOCF_RO },
    { PRI12_BKPf, 1, 12, SOCF_RO },
    { PRI11_BKPf, 1, 11, SOCF_RO },
    { PRI10_BKPf, 1, 10, SOCF_RO },
    { PRI9_BKPf, 1, 9, SOCF_RO },
    { PRI8_BKPf, 1, 8, SOCF_RO },
    { PRI7_BKPf, 1, 7, SOCF_RO },
    { PRI6_BKPf, 1, 6, SOCF_RO },
    { PRI5_BKPf, 1, 5, SOCF_RO },
    { PRI4_BKPf, 1, 4, SOCF_RO },
    { PRI3_BKPf, 1, 3, SOCF_RO },
    { PRI2_BKPf, 1, 2, SOCF_RO },
    { PRI1_BKPf, 1, 1, SOCF_RO },
    { PRI0_BKPf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_UPK_ERRLOGr_fields[] = {
    { ADDRf, 6, 16, SOCF_LE|SOCF_RO },
    { COUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5670_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_MMU_XQ_EGRMAXTIMEr_fields[] = {
    { COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
soc_field_info_t soc_MMU_XQ_PARADr_fields[] = {
    { ADDRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_MODMAP_CTRLr_fields[] = {
    { ING_MAP_ENf, 1, 9, 0 },
    { EGR_MAP_ENf, 1, 8, 0 },
    { MODULE_ID_OFFSETf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MODPORT_15_8r_fields[] = {
    { PORT_FOR_MOD15f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD14f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD13f, 6, 32, SOCF_LE },
    { PORT_FOR_MOD12f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD11f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD10f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD9f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD8f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MODPORT_23_16r_fields[] = {
    { PORT_FOR_MOD23f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD22f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD21f, 6, 32, SOCF_LE },
    { PORT_FOR_MOD20f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD19f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD18f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD17f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD16f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MODPORT_31_24r_fields[] = {
    { PORT_FOR_MOD31f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD30f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD29f, 6, 32, SOCF_LE },
    { PORT_FOR_MOD28f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD27f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD26f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD25f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD24f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MODPORT_7_0r_fields[] = {
    { PORT_FOR_MOD7f, 6, 44, SOCF_LE },
    { PORT_FOR_MOD6f, 6, 38, SOCF_LE },
    { PORT_FOR_MOD5f, 6, 32, SOCF_LE },
    { PORT_FOR_MOD4f, 6, 24, SOCF_LE },
    { PORT_FOR_MOD3f, 6, 18, SOCF_LE },
    { PORT_FOR_MOD2f, 6, 12, SOCF_LE },
    { PORT_FOR_MOD1f, 6, 6, SOCF_LE },
    { PORT_FOR_MOD0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MODPORT_MAPr_fields[] = {
    { HIGIG_PORTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MODPORT_MAP_SELr_fields[] = {
    { MODPORT_MAP_INDEX_UPPERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MODPORT_MAP_SEL_BCM56334_A0r_fields[] = {
    { MODPORT_MAP_INDEX_UPPERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MODPORT_MAP_SEL_BCM56634_A0r_fields[] = {
    { MODPORT_MAP_INDEX_UPPERf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MOD_FIFO_CNTr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MOTP_CHECKSUM_STATUSr_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { MOTP_CHECKSUM_ERRf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_MOTP_CHECKSUM_STATUS_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { MOTP_CHECKSUM_ORf, 1, 1, SOCF_RO|SOCF_RES },
    { MOTP_CHECKSUM_ERRf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MPLS_ENTRY_HASH_CONTROLr_fields[] = {
    { INSERT_LEAST_FULL_HALFf, 1, 6, 0 },
    { HASH_SELECT_Bf, 3, 3, SOCF_LE },
    { HASH_SELECT_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MPLS_ENTRY_PARITY_STATUS_INTR_0r_fields[] = {
    { BUCKET_IDX_0f, 10, 5, SOCF_LE },
    { MULTIPLE_ERRf, 1, 4, 0 },
    { PARITY_ERR_BMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MPLS_ENTRY_PARITY_STATUS_INTR_1r_fields[] = {
    { BUCKET_IDX_1f, 10, 5, SOCF_LE },
    { MULTIPLE_ERRf, 1, 4, 0 },
    { PARITY_ERR_BMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MPLS_MEMORY_DBGCTRLr_fields[] = {
    { ING_PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { VFI_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { L3_IIF_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SOURCE_VP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MPLS_MEMORY_DBGCTRL_BCM56334_A0r_fields[] = {
    { VFI_1_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { VFI_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { L3_IIF_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SOURCE_VP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MPLS_MEMORY_DBGCTRL_BCM56634_A0r_fields[] = {
    { VFI_1_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { VLAN_MPLS_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { VRF_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { ING_PRI_CNG_MAP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { VFI_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { L3_IIF_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SOURCE_VP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MPLS_STATION_CAM_BIST_CONTROLr_fields[] = {
    { DEBUG_EN0f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MRCUSE0r_fields[] = {
    { CELLCOUNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MRPCOSr_fields[] = {
    { PKTCOUNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MSYS_FUSE_BITSr_fields[] = {
    { FUSE_BITSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MTC0COSr_fields[] = {
    { CELLCOUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MTCCOSr_fields[] = {
    { CELLCOUNTf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MTCREQr_fields[] = {
    { REQUESTCOUNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MTCREQ_BCM56601_A0r_fields[] = {
    { PKTREQUESTCOUNTf, 5, 9, SOCF_LE|SOCF_RES },
    { CELLREQUESTCOUNTf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MTPCOSr_fields[] = {
    { COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MTRI_CONFIGr_fields[] = {
    { BKT_UPDATE_SEL_BMPf, 21, 5, SOCF_LE },
    { PACKET_IFG_BYTESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_MTRO_CONFIGr_fields[] = {
    { AGGRESSIVEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_MTRO_CONFIG_BCM56334_A0r_fields[] = {
    { CPUPKTMETER_FASTCLKf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MTRO_CONFIG_BCM56624_A0r_fields[] = {
    { CPUPKTMETER_FASTCLKf, 1, 1, 0 },
    { RESERVEDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MTRO_CONFIG_BCM56820_A0r_fields[] = {
    { CPUPKTMETER_FASTCLKf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_5665_A0)
soc_field_info_t soc_MULTICAST_FREEPTR_STATUSr_fields[] = {
    { ENTRIES_FIFOf, 3, 13, SOCF_LE|SOCF_RO },
    { ENTRIESf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MULTICAST_FREEPTR_STATUS_BCM56601_A0r_fields[] = {
    { ENTRIES_FIFOf, 3, 14, SOCF_LE|SOCF_RO },
    { ENTRIESf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_MULTICAST_FREEPTR_STATUS_BCM5665_B0r_fields[] = {
    { ENTRIES_FIFOf, 3, 13, SOCF_LE|SOCF_RO },
    { ENTRIESf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MVL_ISr_fields[] = {
    { MEM_CONFIGf, 2, 3, SOCF_LE },
    { INT_DISf, 1, 2, SOCF_SC },
    { OVF_DISf, 1, 1, SOCF_SC },
    { ONEK_TESTf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MWRQSIZEr_fields[] = {
    { WRED_AVG_QSIZEf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MWRQSIZE_BCM56601_A0r_fields[] = {
    { WRED_AVG_QSIZEf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_N2NT_00r_fields[] = {
    { SUB_N2NT15f, 2, 30, SOCF_LE },
    { SUB_N2NT14f, 2, 28, SOCF_LE },
    { SUB_N2NT13f, 2, 26, SOCF_LE },
    { SUB_N2NT12f, 2, 24, SOCF_LE },
    { SUB_N2NT11f, 2, 22, SOCF_LE },
    { SUB_N2NT10f, 2, 20, SOCF_LE },
    { SUB_N2NT9f, 2, 18, SOCF_LE },
    { SUB_N2NT8f, 2, 16, SOCF_LE },
    { SUB_N2NT7f, 2, 14, SOCF_LE },
    { SUB_N2NT6f, 2, 12, SOCF_LE },
    { SUB_N2NT5f, 2, 10, SOCF_LE },
    { SUB_N2NT4f, 2, 8, SOCF_LE },
    { SUB_N2NT3f, 2, 6, SOCF_LE },
    { SUB_N2NT2f, 2, 4, SOCF_LE },
    { SUB_N2NT1f, 2, 2, SOCF_LE },
    { SUB_N2NT0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_NODETYPE8B10Br_fields[] = {
    { PLANE_A_NODETYPE_8B10Bf, 4, 4, SOCF_LE },
    { PLANE_B_NODETYPE_8B10Bf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_NODETYPEFORCERXPLANEr_fields[] = {
    { FORCE_RX_PLANE_VALUEf, 4, 4, SOCF_LE },
    { FORCE_RX_PLANEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_NODETYPETESTr_fields[] = {
    { PLANE_A_NODETYPE_TESTf, 4, 4, SOCF_LE },
    { PLANE_B_NODETYPE_TESTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OAM_CCM_COUNT_64r_fields[] = {
    { CCM_7f, 18, 44, SOCF_LE|SOCF_RES },
    { CCM_6f, 15, 29, SOCF_LE|SOCF_RES },
    { CCM_5f, 12, 17, SOCF_LE|SOCF_RES },
    { CCM_4f, 9, 8, SOCF_LE|SOCF_RES },
    { CCM_3f, 6, 2, SOCF_LE|SOCF_RES },
    { CCM_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OAM_CURRENT_TIMEr_fields[] = {
    { COUNTf, 24, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OAM_DROP_CONTROLr_fields[] = {
    { OAM_UNKNOWN_OPCODE_VERSION_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OAM_LM_CPU_DATA_CONTROLr_fields[] = {
    { OAM_LCPU_TX_CNT_DISABLEf, 1, 3, 0 },
    { OAM_LCPU_RX_CNT_DISABLEf, 1, 2, 0 },
    { OAM_SRCPORT0_TX_CNT_DISABLEf, 1, 1, 0 },
    { OAM_SRCPORT0_RX_CNT_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OAM_SEC_NS_COUNTER_64r_fields[] = {
    { SEC_COUNTf, 32, 32, SOCF_LE },
    { NS_COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OAM_SEC_NS_COUNTER_ENABLEr_fields[] = {
    { COUNTER_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OAM_TIMER_CONTROLr_fields[] = {
    { DBG_TRIGGERf, 1, 2, 0 },
    { TIMER_ENABLEf, 1, 1, 0 },
    { CLK_GRANf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OAM_TX_CONTROLr_fields[] = {
    { DEBUG_ENABLEf, 1, 2, 0 },
    { CMIC_BUF_ENABLEf, 1, 1, 0 },
    { TX_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_REDr_fields[] = {
    { OP_BUFFER_LIMIT_REDf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_CELLr_fields[] = {
    { OP_BUFFER_LIMIT_RED_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RED_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RED_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_PACKETr_fields[] = {
    { OP_BUFFER_LIMIT_RED_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RED_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RED_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_REDr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_REDf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_CELLr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_PACKETr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_RED_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOWr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOWf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOWr_fields[] = {
    { OP_BUFFER_LIMIT_YELLOWf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_CELLr_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_PACKETr_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields[] = {
    { OP_BUFFER_LIMIT_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_COUNTr_fields[] = {
    { OP_BUFFER_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_COUNT_CELLr_fields[] = {
    { OP_BUFFER_SHARED_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_COUNT_PACKETr_fields[] = {
    { OP_BUFFER_SHARED_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMITr_fields[] = {
    { OP_BUFFER_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_CELLr_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_CELLf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_PACKETr_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_PACKETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_PACKETf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_RESUMEr_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_RESUMEf, 14, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_RESUME_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_RESUME_CELLf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_BUFFER_TOTAL_COUNTr_fields[] = {
    { OP_BUFFER_TOTAL_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_TOTAL_COUNT_CELLr_fields[] = {
    { OP_BUFFER_TOTAL_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r_fields[] = {
    { OP_BUFFER_TOTAL_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_BUFFER_TOTAL_COUNT_PACKETr_fields[] = {
    { OP_BUFFER_TOTAL_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { OP_BUFFER_TOTAL_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_PORT_CONFIGr_fields[] = {
    { PORT_LIMIT_ENABLEf, 1, 28, 0 },
    { OP_SHARED_RESET_VALUEf, 14, 14, SOCF_LE },
    { OP_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_CONFIG_BCM56820_A0r_fields[] = {
    { PORT_QMIN_HYS_SELf, 1, 29, 0 },
    { PORT_LIMIT_ENABLEf, 1, 28, 0 },
    { OP_SHARED_RESET_VALUEf, 14, 14, SOCF_LE },
    { OP_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_CONFIG_CELLr_fields[] = {
    { PORT_QMIN_HYS_SEL_CELLf, 1, 31, 0 },
    { PORT_LIMIT_ENABLE_CELLf, 1, 30, 0 },
    { OP_SHARED_RESET_VALUE_CELLf, 15, 15, SOCF_LE },
    { OP_SHARED_LIMIT_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_CONFIG_CELL_BCM56334_A0r_fields[] = {
    { PORT_QMIN_HYS_SEL_CELLf, 1, 31, 0 },
    { PORT_LIMIT_ENABLE_CELLf, 1, 30, 0 },
    { OP_SHARED_RESET_VALUE_CELLf, 14, 15, SOCF_LE },
    { OP_SHARED_LIMIT_CELLf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_CONFIG_PACKETr_fields[] = {
    { PORT_QMIN_HYS_SEL_PACKETf, 1, 29, 0 },
    { PORT_LIMIT_ENABLE_PACKETf, 1, 28, 0 },
    { OP_SHARED_RESET_VALUE_PACKETf, 14, 14, SOCF_LE },
    { OP_SHARED_LIMIT_PACKETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_CONFIG_PACKET_BCM56334_A0r_fields[] = {
    { PORT_QMIN_HYS_SEL_PACKETf, 1, 29, 0 },
    { PORT_LIMIT_ENABLE_PACKETf, 1, 28, 0 },
    { OP_SHARED_RESET_VALUE_PACKETf, 13, 14, SOCF_LE },
    { OP_SHARED_LIMIT_PACKETf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_BMPr_fields[] = {
    { OP_PORT_DROP_STATE_BMPf, 21, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_BMP_BCM56820_A0r_fields[] = {
    { OP_PORT_DROP_STATE_BMPf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_CELL_BMP0r_fields[] = {
    { OP_PORT_DROP_STATE_CELL_BMP0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_DROP_STATE_CELL_BMP1r_fields[] = {
    { OP_PORT_DROP_STATE_CELL_BMP1f, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r_fields[] = {
    { OP_PORT_DROP_STATE_CELL_BMP0f, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r_fields[] = {
    { OP_PORT_DROP_STATE_CELL_BMP1f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_PACKET_BMP0r_fields[] = {
    { OP_PORT_DROP_STATE_PACKET_BMP0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_DROP_STATE_PACKET_BMP1r_fields[] = {
    { OP_PORT_DROP_STATE_PACKET_BMP1f, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r_fields[] = {
    { OP_PORT_DROP_STATE_PACKET_BMP0f, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r_fields[] = {
    { OP_PORT_DROP_STATE_PACKET_BMP1f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields[] = {
    { CELL_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr_fields[] = {
    { PACKET_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr_fields[] = {
    { DISCARD_RESUME_THD_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr_fields[] = {
    { DISCARD_RESUME_THD_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr_fields[] = {
    { DISCARD_SET_THD_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr_fields[] = {
    { DISCARD_SET_THD_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_LIMIT_REDr_fields[] = {
    { OP_LIMIT_REDf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_CELLr_fields[] = {
    { OP_PORT_LIMIT_RED_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RED_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r_fields[] = {
    { OP_PORT_LIMIT_RED_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_PACKETr_fields[] = {
    { OP_PORT_LIMIT_RED_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RED_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r_fields[] = {
    { OP_PORT_LIMIT_RED_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_RED_CELLr_fields[] = {
    { OP_PORT_LIMIT_RESUME_RED_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RESUME_RED_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_RED_PACKETr_fields[] = {
    { OP_PORT_LIMIT_RESUME_RED_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RESUME_RED_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_YELLOW_CELLr_fields[] = {
    { LIMIT_RESUME_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RESUME_YELLOW_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr_fields[] = {
    { LIMIT_RESUME_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_RESUME_YELLOW_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOWr_fields[] = {
    { OP_LIMIT_YELLOWf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_CELLr_fields[] = {
    { OP_PORT_LIMIT_YELLOW_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_YELLOW_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r_fields[] = {
    { OP_PORT_LIMIT_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_PACKETr_fields[] = {
    { OP_PORT_LIMIT_YELLOW_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_LIMIT_YELLOW_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields[] = {
    { OP_PORT_LIMIT_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields[] = {
    { PACKET_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr_fields[] = {
    { DISCARD_RESUME_THD_PACKETf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr_fields[] = {
    { DISCARD_SET_THD_PACKETf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_SHARED_COUNTr_fields[] = {
    { OP_PORT_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_SHARED_COUNT_CELLr_fields[] = {
    { OP_PORT_SHARED_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_SHARED_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_SHARED_COUNT_PACKETr_fields[] = {
    { OP_PORT_SHARED_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_SHARED_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_PORT_TOTAL_COUNTr_fields[] = {
    { OP_PORT_TOTAL_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_TOTAL_COUNT_CELLr_fields[] = {
    { OP_PORT_TOTAL_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r_fields[] = {
    { OP_PORT_TOTAL_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_PORT_TOTAL_COUNT_PACKETr_fields[] = {
    { OP_PORT_TOTAL_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { OP_PORT_TOTAL_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_QUEUE_CONFIGr_fields[] = {
    { Q_LIMIT_ENABLEf, 1, 31, 0 },
    { Q_LIMIT_DYNAMICf, 1, 30, 0 },
    { Q_MINf, 10, 20, SOCF_LE },
    { Q_RESET_SELf, 4, 16, SOCF_LE },
    { Q_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG1_CELLr_fields[] = {
    { Q_E2E_DS_EN_CELLf, 1, 1, 0 },
    { Q_COLOR_ENABLE_CELLf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG1_PACKETr_fields[] = {
    { Q_E2E_DS_EN_PACKETf, 1, 1, 0 },
    { Q_COLOR_ENABLE_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG_BCM56820_A0r_fields[] = {
    { Q_MIN_MSBf, 4, 28, SOCF_LE|SOCF_RES },
    { Q_E2E_DS_ENABLEf, 1, 27, 0 },
    { Q_COLOR_ENABLEf, 1, 26, 0 },
    { Q_LIMIT_ENABLEf, 1, 25, 0 },
    { Q_LIMIT_DYNAMICf, 1, 24, 0 },
    { Q_MINf, 10, 14, SOCF_LE },
    { Q_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_CONFIG_CELLr_fields[] = {
    { Q_LIMIT_ENABLE_CELLf, 1, 31, 0 },
    { Q_LIMIT_DYNAMIC_CELLf, 1, 30, 0 },
    { Q_MIN_CELLf, 15, 15, SOCF_LE },
    { Q_SHARED_LIMIT_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG_CELL_BCM56334_A0r_fields[] = {
    { Q_LIMIT_ENABLE_CELLf, 1, 31, 0 },
    { Q_LIMIT_DYNAMIC_CELLf, 1, 30, 0 },
    { Q_MIN_CELLf, 14, 15, SOCF_LE },
    { Q_SHARED_LIMIT_CELLf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG_CELL_BCM56634_A0r_fields[] = {
    { Q_LIMIT_ENABLE_CELLf, 1, 31, 0 },
    { Q_LIMIT_DYNAMIC_CELLf, 1, 30, 0 },
    { Q_MIN_CELLf, 15, 15, SOCF_LE },
    { Q_SHARED_LIMIT_CELLf, 15, 0, SOCF_LE },
    { Q_SHARED_ALPHA_CELLf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_CONFIG_PACKETr_fields[] = {
    { Q_LIMIT_ENABLE_PACKETf, 1, 29, 0 },
    { Q_LIMIT_DYNAMIC_PACKETf, 1, 28, 0 },
    { Q_MIN_PACKETf, 14, 14, SOCF_LE },
    { Q_SHARED_LIMIT_PACKETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r_fields[] = {
    { Q_LIMIT_ENABLE_PACKETf, 1, 29, 0 },
    { Q_LIMIT_DYNAMIC_PACKETf, 1, 28, 0 },
    { Q_MIN_PACKETf, 13, 14, SOCF_LE },
    { Q_SHARED_LIMIT_PACKETf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r_fields[] = {
    { Q_LIMIT_ENABLE_PACKETf, 1, 29, 0 },
    { Q_LIMIT_DYNAMIC_PACKETf, 1, 28, 0 },
    { Q_MIN_PACKETf, 14, 14, SOCF_LE },
    { Q_SHARED_LIMIT_PACKETf, 14, 0, SOCF_LE },
    { Q_SHARED_ALPHA_PACKETf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr_fields[] = {
    { Q_LIMIT_DYNAMIC_CELLf, 1, 30, 0 },
    { Q_MIN_CELLf, 15, 15, SOCF_LE },
    { Q_SHARED_LIMIT_CELLf, 15, 0, SOCF_LE },
    { Q_SHARED_ALPHA_CELLf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr_fields[] = {
    { Q_LIMIT_DYNAMIC_PACKETf, 1, 24, 0 },
    { Q_MIN_PACKETf, 12, 12, SOCF_LE },
    { Q_SHARED_LIMIT_PACKETf, 12, 0, SOCF_LE },
    { Q_SHARED_ALPHA_PACKETf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr_fields[] = {
    { RESET_OFFSET_CELLf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr_fields[] = {
    { RESET_OFFSET_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_REDr_fields[] = {
    { Q_LIMIT_REDf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_CELLr_fields[] = {
    { Q_LIMIT_RED_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r_fields[] = {
    { Q_LIMIT_RED_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r_fields[] = {
    { Q_LIMIT_RED_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_PACKETr_fields[] = {
    { Q_LIMIT_RED_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r_fields[] = {
    { Q_LIMIT_RED_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r_fields[] = {
    { Q_LIMIT_RED_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields[] = {
    { RESUME_OPTION_CELLf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr_fields[] = {
    { RESUME_OPTION_PACKETf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOWr_fields[] = {
    { Q_LIMIT_YELLOWf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_CELLr_fields[] = {
    { Q_LIMIT_YELLOW_CELLf, 12, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r_fields[] = {
    { Q_LIMIT_YELLOW_CELLf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r_fields[] = {
    { Q_LIMIT_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_PACKETr_fields[] = {
    { Q_LIMIT_YELLOW_PACKETf, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields[] = {
    { Q_LIMIT_YELLOW_PACKETf, 11, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields[] = {
    { Q_LIMIT_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNTr_fields[] = {
    { Q_MIN_COUNTf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields[] = {
    { Q_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNT_CELLr_fields[] = {
    { Q_MIN_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r_fields[] = {
    { Q_MIN_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNT_PACKETr_fields[] = {
    { Q_MIN_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { Q_MIN_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_REDIRECT_CONFIG_PACKETr_fields[] = {
    { Q_LIMIT_DYNAMIC_PACKETf, 1, 22, 0 },
    { Q_MIN_PACKETf, 11, 11, SOCF_LE },
    { Q_SHARED_LIMIT_PACKETf, 11, 0, SOCF_LE },
    { Q_SHARED_ALPHA_PACKETf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr_fields[] = {
    { RESET_OFFSET_PACKETf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSETr_fields[] = {
    { Q_RESET_OFFSETf, 10, 4, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSET_CELLr_fields[] = {
    { Q_RESET_OFFSET_CELLf, 11, 4, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r_fields[] = {
    { Q_RESET_OFFSET_CELLf, 10, 4, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r_fields[] = {
    { Q_RESET_OFFSET_CELLf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSET_PACKETr_fields[] = {
    { Q_RESET_OFFSET_PACKETf, 10, 2, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r_fields[] = {
    { Q_RESET_OFFSET_PACKETf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUEr_fields[] = {
    { Q_DROP_STATEf, 1, 14, SOCF_RO },
    { Q_RESET_VALUEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUE_BCM56820_A0r_fields[] = {
    { QUEUE_EARLY_E2E_STATEf, 1, 17, SOCF_RO },
    { QMIN_THD_METf, 1, 16, SOCF_RO },
    { PORT_QMIN_DSf, 1, 15, SOCF_RO },
    { Q_DROP_STATEf, 1, 14, SOCF_RO },
    { Q_RESET_VALUEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUE_CELLr_fields[] = {
    { Q_EARLY_E2E_STATE_CELLf, 1, 18, SOCF_RO },
    { QMIN_THD_MET_CELLf, 1, 17, SOCF_RO },
    { PORT_QMIN_DROP_STATE_CELLf, 1, 16, SOCF_RO },
    { Q_DROP_STATE_CELLf, 1, 15, SOCF_RO },
    { Q_RESET_VALUE_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r_fields[] = {
    { Q_EARLY_E2E_STATE_CELLf, 1, 18, SOCF_RO },
    { QMIN_THD_MET_CELLf, 1, 17, SOCF_RO },
    { PORT_QMIN_DROP_STATE_CELLf, 1, 16, SOCF_RO },
    { Q_DROP_STATE_CELLf, 1, 15, SOCF_RO },
    { Q_RESET_VALUE_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUE_PACKETr_fields[] = {
    { Q_EARLY_E2E_STATE_PACKETf, 1, 18, SOCF_RO },
    { QMIN_THD_MET_PACKETf, 1, 17, SOCF_RO },
    { PORT_QMIN_DROP_STATE_PACKETf, 1, 16, SOCF_RO },
    { Q_DROP_STATE_PACKETf, 1, 15, SOCF_RO },
    { Q_RESET_VALUE_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r_fields[] = {
    { Q_EARLY_E2E_STATE_PACKETf, 1, 18, SOCF_RO },
    { QMIN_THD_MET_PACKETf, 1, 17, SOCF_RO },
    { PORT_QMIN_DROP_STATE_PACKETf, 1, 16, SOCF_RO },
    { Q_DROP_STATE_PACKETf, 1, 15, SOCF_RO },
    { Q_RESET_VALUE_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_SHARED_COUNTr_fields[] = {
    { Q_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_SHARED_COUNT_CELLr_fields[] = {
    { Q_SHARED_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r_fields[] = {
    { Q_SHARED_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_SHARED_COUNT_PACKETr_fields[] = {
    { Q_SHARED_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { Q_SHARED_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_OP_QUEUE_TOTAL_COUNTr_fields[] = {
    { Q_TOTAL_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_TOTAL_COUNT_CELLr_fields[] = {
    { Q_TOTAL_COUNT_CELLf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r_fields[] = {
    { Q_TOTAL_COUNT_CELLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_QUEUE_TOTAL_COUNT_PACKETr_fields[] = {
    { Q_TOTAL_COUNT_PACKETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { Q_TOTAL_COUNT_PACKETf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_fields[] = {
    { RESUME_OFFSET_RED_CELLf, 12, 12, SOCF_LE },
    { RESUME_OFFSET_YELLOW_CELLf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r_fields[] = {
    { RESUME_OFFSET_RED_CELLf, 11, 11, SOCF_LE },
    { RESUME_OFFSET_YELLOW_CELLf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr_fields[] = {
    { RESUME_OFFSET_RED_PACKETf, 12, 12, SOCF_LE },
    { RESUME_OFFSET_YELLOW_PACKETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r_fields[] = {
    { RESUME_OFFSET_RED_PACKETf, 11, 11, SOCF_LE },
    { RESUME_OFFSET_YELLOW_PACKETf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OP_THR_CONFIGr_fields[] = {
    { SOP_POLICYf, 1, 12, 0 },
    { MOP_POLICYf, 3, 9, SOCF_LE },
    { ASF_ENABLEf, 1, 8, 0 },
    { ASF_QUEUE_SIZEf, 4, 4, SOCF_LE },
    { ASF_PKT_SIZEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OP_THR_CONFIG_BCM56624_A0r_fields[] = {
    { EARLY_E2E_SELECTf, 1, 4, 0 },
    { SOP_POLICYf, 1, 3, 0 },
    { MOP_POLICYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_OP_THR_CONFIG_BCM56634_A0r_fields[] = {
    { EARLY_E2E_SELECTf, 1, 5, 0 },
    { SOP_POLICYf, 1, 4, 0 },
    { MOP_POLICYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OP_THR_CONFIG_BCM56820_A0r_fields[] = {
    { EARLY_E2E_SELECTf, 1, 13, 0 },
    { SOP_POLICYf, 1, 12, 0 },
    { MOP_POLICYf, 3, 9, SOCF_LE },
    { ASF_ENABLEf, 1, 8, 0 },
    { ASF_QUEUE_SIZEf, 4, 4, SOCF_LE },
    { ASF_PKT_SIZEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_CNTRLr_fields[] = {
    { RESERVED_1f, 7, 25, SOCF_LE|SOCF_RES },
    { BURST_STAT_SELf, 1, 24, 0 },
    { ACCESS_MODEf, 2, 22, SOCF_LE },
    { OTP_PROG_ENf, 1, 21, SOCF_RO },
    { OTP_DEBUG_MODEf, 1, 20, 0 },
    { WRP_CONTINUE_TO_FAILf, 1, 19, 0 },
    { WRP_TIME_MARGINf, 3, 16, SOCF_LE },
    { WRP_SADBYPf, 1, 15, 0 },
    { UNUSEDf, 1, 14, 0 },
    { WRP_PBYPf, 1, 13, 0 },
    { WRP_PCOUNTf, 3, 10, SOCF_LE },
    { WRP_VSELf, 4, 6, SOCF_LE },
    { WRP_PROG_SELf, 1, 5, 0 },
    { COMMANDf, 4, 1, SOCF_LE },
    { STARTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_CNTRL_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 7, 25, SOCF_LE|SOCF_RES },
    { BURST_STAT_SELf, 1, 24, SOCF_RES },
    { ACCESS_MODEf, 2, 22, SOCF_LE|SOCF_RES },
    { OTP_PROG_ENf, 1, 21, SOCF_RO|SOCF_RES },
    { OTP_DEBUG_MODEf, 1, 20, SOCF_RES },
    { WRP_CONTINUE_TO_FAILf, 1, 19, SOCF_RES },
    { WRP_TIME_MARGINf, 3, 16, SOCF_LE|SOCF_RES },
    { WRP_SADBYPf, 1, 15, SOCF_RES },
    { UNUSEDf, 1, 14, SOCF_RES },
    { WRP_PBYPf, 1, 13, SOCF_RES },
    { WRP_PCOUNTf, 3, 10, SOCF_LE|SOCF_RES },
    { WRP_VSELf, 4, 6, SOCF_LE|SOCF_RES },
    { WRP_PROG_SELf, 1, 5, SOCF_RES },
    { COMMANDf, 4, 1, SOCF_LE|SOCF_RES },
    { STARTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_CPUADDR_REGr_fields[] = {
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_CPU_ADDRESSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_CPUADDR_REG_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_CPU_ADDRESSf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_CPU_DATAr_fields[] = {
    { OTP_CPU_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_CPU_STATUSr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { INIT_WAIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PROG_BLOCKEDf, 1, 6, SOCF_RO|SOCF_RES },
    { INVALID_PROG_REQf, 1, 5, SOCF_RO|SOCF_RES },
    { WRP_FAILf, 1, 4, SOCF_RO|SOCF_RES },
    { WRP_BUSYf, 1, 3, SOCF_RO|SOCF_RES },
    { WRP_DOUTf, 1, 2, SOCF_RO|SOCF_RES },
    { WRP_DATA_READYf, 1, 1, SOCF_RO|SOCF_RES },
    { COMMAND_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_CPU_STATUS_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { JTAG_OTP_TOP_OTP_CPU_STATUS_15_12f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { CONTROL_ERRORf, 1, 11, SOCF_RO|SOCF_RES },
    { WRP_ERRORf, 1, 10, SOCF_RO|SOCF_RES },
    { INVALID_COMMANDf, 1, 9, SOCF_RO|SOCF_RES },
    { OTP_STBY_REGf, 1, 8, SOCF_RO|SOCF_RES },
    { INIT_WAIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PROG_BLOCKEDf, 1, 6, SOCF_RO|SOCF_RES },
    { INVALID_PROG_REQf, 1, 5, SOCF_RO|SOCF_RES },
    { WRP_FAILf, 1, 4, SOCF_RO|SOCF_RES },
    { WRP_BUSYf, 1, 3, SOCF_RO|SOCF_RES },
    { WRP_DOUTf, 1, 2, SOCF_RO|SOCF_RES },
    { WRP_DATA_READYf, 1, 1, SOCF_RO|SOCF_RES },
    { COMMAND_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_CPU_WRITE_REGr_fields[] = {
    { OTPC_WRITE_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_CPU_WRITE_REG_BCM56334_A0r_fields[] = {
    { OTPC_WRITE_DATAf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_MODE_REGr_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_MODE_REG_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_OTPC_SOFT_RESET_CNTRLr_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_SFT_RSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_OTPC_SOFT_RESET_CNTRL_BCM56334_A0r_fields[] = {
    { RESERVED_1f, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTPC_SFT_RSTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_OUTPUT_PORT_RX_ENABLEr_fields[] = {
    { OUTPUT_PORT_RX_ENABLEf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_OUTPUT_PORT_RX_ENABLE_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE_HIf, 22, 32, SOCF_LE },
    { OUTPUT_PORT_RX_ENABLEf, 54, 0, SOCF_LE },
    { OUTPUT_PORT_RX_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE_HIf, 23, 32, SOCF_LE },
    { OUTPUT_PORT_RX_ENABLEf, 55, 0, SOCF_LE },
    { OUTPUT_PORT_RX_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r_fields[] = {
    { OUTPUT_PORT_RX_ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r_fields[] = {
    { OUTPUT_PORT_RX_ENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PACKET_RESET_LIMIT_OFFSET_SPr_fields[] = {
    { OFFSETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_PARITY_ERR_ADDRr_fields[] = {
    { PARITY_ERRf, 1, 16, 0 },
    { FAIL_ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PARS_RAM_DBGCTRLr_fields[] = {
    { L3TUNNEL_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SRCTRUNKMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PARS_RAM_DBGCTRL_BCM56624_A0r_fields[] = {
    { LPORT_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { FP_UDF_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { PKT_BUF_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { VLAN_RANGE_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { L3TUNNEL_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SRCTRUNKMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PARS_RAM_DBGCTRL_BCM56634_A0r_fields[] = {
    { FP_UDF_CAM_TMf, 11, 20, SOCF_LE|SOCF_RES },
    { FP_UDF_RAM_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { WLAN_TMf, 4, 14, SOCF_LE|SOCF_RES },
    { LPORT_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { PKT_BUF_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { VLAN_RANGE_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { L3TUNNEL_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SRCTRUNKMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PARS_RAM_DBGCTRL_BCM56820_A0r_fields[] = {
    { L3TUNNEL_WWf, 1, 17, SOCF_RES },
    { SRCTRUNKMAP_WWf, 1, 16, SOCF_RES },
    { ING_MOD_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { FP_UDF_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { LPORT_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { VLAN_RANGE_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { L3TUNNEL_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SRCTRUNKMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ADR_EGR_VLAN_XLATEr_fields[] = {
    { ADDRf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_MASK_BSEr_fields[] = {
    { MASK_BITMAPf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_MASK_CSEr_fields[] = {
    { MASK_BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_MASK_HSEr_fields[] = {
    { MASK_BITMAPf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_STATUS_BSEr_fields[] = {
    { STATUS_BITMAPf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_STATUS_CSEr_fields[] = {
    { STATUS_BITMAPf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PAR_ERR_STATUS_HSEr_fields[] = {
    { STATUS_BITMAPf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_PAUSE_CONTROLr_fields[] = {
    { ENABLEf, 1, 28, 0 },
    { VALUEf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_PAUSE_CONTROL_BCM56634_A0r_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { VALUEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5650_C0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_PAUSE_CONTROL_BCM5665_A0r_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { VALUEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PAUSE_QUANTr_fields[] = {
    { STAD2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PBM_ZEROr_fields[] = {
    { PKTSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PERR_PTR_CTRr_fields[] = {
    { PTRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PERR_PTR_CTR_BCM56334_A0r_fields[] = {
    { PTRf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PERR_STATr_fields[] = {
    { CTR_ERRf, 1, 1, 0 },
    { EXP_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROLr_fields[] = {
    { COMPLETEf, 1, 25, 0 },
    { STARTf, 1, 24, SOCF_RES },
    { VID_OR_PORTf, 1, 23, 0 },
    { VLAN_IDf, 12, 11, SOCF_LE|SOCF_RES },
    { MODULE_IDf, 5, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56218_A0r_fields[] = {
    { COMPLETEf, 1, 28, 0 },
    { STARTf, 1, 27, SOCF_RES },
    { EXCL_STATICf, 1, 26, 0 },
    { PPA_MODEf, 3, 23, SOCF_LE },
    { VLAN_IDf, 12, 11, SOCF_LE },
    { MODULE_IDf, 4, 7, SOCF_LE },
    { TGID_PORTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56224_A0r_fields[] = {
    { COMPLETEf, 1, 28, 0 },
    { STARTf, 1, 27, 0 },
    { EXCL_STATICf, 1, 26, 0 },
    { PPA_MODEf, 3, 23, SOCF_LE },
    { VLAN_IDf, 12, 11, SOCF_LE },
    { MODULE_IDf, 4, 7, SOCF_LE },
    { TGID_PORTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56334_A0r_fields[] = {
    { VPG_TYPEf, 1, 31, 0 },
    { DEST_TYPEf, 2, 30, SOCF_LE },
    { Tf, 1, 30, 0 },
    { COMPLETEf, 1, 29, 0 },
    { STARTf, 1, 28, SOCF_RES },
    { PPA_MODEf, 3, 25, SOCF_LE },
    { VLAN_IDf, 12, 13, SOCF_LE },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { VPGf, 13, 0, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56624_A0r_fields[] = {
    { COMPLETEf, 1, 30, 0 },
    { STARTf, 1, 29, SOCF_RES },
    { PPA_MODEf, 3, 26, SOCF_LE },
    { VLAN_IDf, 12, 14, SOCF_LE },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM5673_A0r_fields[] = {
    { COMPLETEf, 1, 25, 0 },
    { STARTf, 1, 24, SOCF_RES },
    { VID_OR_PORTf, 1, 23, 0 },
    { VLAN_IDf, 12, 11, SOCF_LE },
    { MODULE_IDf, 5, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56800_A0r_fields[] = {
    { COMPLETEf, 1, 30, 0 },
    { STARTf, 1, 29, SOCF_RES },
    { EXCL_STATICf, 1, 28, 0 },
    { PPA_MODEf, 3, 25, SOCF_LE },
    { VLAN_IDf, 12, 13, SOCF_LE },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM56820_A0r_fields[] = {
    { COMPLETEf, 1, 31, 0 },
    { STARTf, 1, 30, SOCF_RES },
    { PPA_MODEf, 3, 27, SOCF_LE },
    { VLAN_IDf, 12, 15, SOCF_LE },
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 8, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROL_BCM5695_A0r_fields[] = {
    { COMPLETEf, 1, 29, 0 },
    { STARTf, 1, 28, SOCF_RES },
    { EXCL_STATICf, 1, 27, 0 },
    { PPA_MODEf, 3, 24, SOCF_LE },
    { VLAN_IDf, 12, 12, SOCF_LE },
    { MODULE_IDf, 6, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROLr_fields[] = {
    { MODULE_IDf, 6, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PER_PORT_REPL_CONTROL_BCM56218_A0r_fields[] = {
    { MODULE_IDf, 4, 7, SOCF_LE },
    { PORT_TGIDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROL_BCM56334_A0r_fields[] = {
    { VPG_TYPEf, 1, 24, 0 },
    { DEST_TYPEf, 2, 23, SOCF_LE },
    { Tf, 1, 23, 0 },
    { KEY_TYPEf, 2, 21, SOCF_LE },
    { EXCL_NON_PENDINGf, 1, 20, 0 },
    { EXCL_PENDINGf, 1, 19, 0 },
    { EXCL_STATICf, 1, 18, 0 },
    { USE_OLD_LIMIT_COUNTEDf, 1, 17, 0 },
    { LIMIT_COUNTEDf, 1, 16, 0 },
    { USE_OLD_REMOTEf, 1, 15, 0 },
    { REMOTEf, 1, 14, 0 },
    { RESERVED_1f, 1, 13, SOCF_RES },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { VPGf, 13, 0, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROL_BCM56624_A0r_fields[] = {
    { KEY_TYPEf, 2, 21, SOCF_LE },
    { EXCL_NON_PENDINGf, 1, 20, 0 },
    { EXCL_PENDINGf, 1, 19, 0 },
    { EXCL_STATICf, 1, 18, 0 },
    { USE_OLD_LIMIT_COUNTEDf, 1, 17, 0 },
    { LIMIT_COUNTEDf, 1, 16, 0 },
    { USE_OLD_REMOTEf, 1, 15, 0 },
    { REMOTEf, 1, 14, 0 },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROL_BCM56800_A0r_fields[] = {
    { MODULE_IDf, 7, 6, SOCF_LE },
    { PORT_TGIDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROL_BCM56820_A0r_fields[] = {
    { KEY_TYPEf, 2, 22, SOCF_LE },
    { EXCL_NON_PENDINGf, 1, 21, 0 },
    { EXCL_PENDINGf, 1, 20, 0 },
    { EXCL_STATICf, 1, 19, 0 },
    { RESERVED_1f, 1, 18, SOCF_RES },
    { RESERVED_2f, 1, 17, SOCF_RES },
    { USE_OLD_REMOTEf, 1, 16, 0 },
    { REMOTEf, 1, 15, 0 },
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 8, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PFAPCONFIGr_fields[] = {
    { START_PFAP_INITf, 1, 14, 0 },
    { PFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PFAPCONFIG_BCM56334_A0r_fields[] = {
    { START_PFAP_INITf, 1, 13, 0 },
    { PFAPPOOLSIZEf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PFAPDEBUGSCR0r_fields[] = {
    { VLDf, 1, 16, SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PFAPDEBUGSCR0_BCM56334_A0r_fields[] = {
    { VLDf, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { PTRf, 13, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PFAPDEBUGSCR0_BCM56634_A0r_fields[] = {
    { VLDf, 1, 14, SOCF_RO|SOCF_RES },
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PFAPFULLTHRESHOLDr_fields[] = {
    { PFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { PFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PFAPFULLTHRESHOLD_BCM56334_A0r_fields[] = {
    { PFAPFULLRESETPOINTf, 13, 13, SOCF_LE },
    { PFAPFULLSETPOINTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PFAPPARITYERRORPTRr_fields[] = {
    { PFAPPARITYERRORPTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PFAPPARITYERRORPTR_BCM56334_A0r_fields[] = {
    { PFAPPARITYERRORPTRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PFAPREADPOINTERr_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { PFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PFAPREADPOINTER_BCM56334_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 13, SOCF_RO },
    { PFAPREADPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_COUNTr_fields[] = {
    { PG_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_COUNT_CELLr_fields[] = {
    { PG_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_COUNT_PACKETr_fields[] = {
    { PG_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_GBL_HDRM_COUNTr_fields[] = {
    { PG_GBL_HDRM_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_HDRM_COUNTr_fields[] = {
    { PG_HDRM_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_HDRM_LIMITr_fields[] = {
    { PG_GEf, 1, 12, 0 },
    { PG_HDRM_LIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PG_HDRM_LIMIT_PACKETr_fields[] = {
    { PG_HDRM_LIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_MINr_fields[] = {
    { PG_MINf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_MIN_CELLr_fields[] = {
    { PG_MINf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_MIN_COUNTr_fields[] = {
    { PG_MIN_COUNTf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_MIN_COUNT_CELLr_fields[] = {
    { PG_MIN_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PG_MIN_COUNT_PACKETr_fields[] = {
    { PG_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { PG_MIN_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PG_MIN_PACKETr_fields[] = {
    { PG_MINf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_MIN_PACKET_BCM56334_A0r_fields[] = {
    { PG_MINf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PG_PORT_MIN_COUNTr_fields[] = {
    { PG_PORT_MIN_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_PORT_MIN_COUNT_CELLr_fields[] = {
    { PG_PORT_MIN_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PG_PORT_MIN_COUNT_PACKETr_fields[] = {
    { PG_PORT_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_PORT_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { PG_PORT_MIN_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_COUNT_PACKETr_fields[] = {
    { PG_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_MIN_COUNT_PACKETr_fields[] = {
    { PG_MIN_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_MIN_PACKETr_fields[] = {
    { PG_MINf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_RESET_OFFSET_PACKETr_fields[] = {
    { PG_RESET_OFFSETf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_RESET_VALUE_PACKETr_fields[] = {
    { PG_LIMIT_STATEf, 1, 11, SOCF_RO },
    { PG_RESET_VALUEf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_SHARED_COUNT_PACKETr_fields[] = {
    { PG_SHARED_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RDE_THRESH_SEL2r_fields[] = {
    { PG0_THRESH_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PG_RESET_FLOORr_fields[] = {
    { PG_RESET_FLOORf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PG_RESET_FLOOR_BCM56820_A0r_fields[] = {
    { PG_RESET_FLOORf, 10, 4, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RESET_FLOOR_CELLr_fields[] = {
    { PG_RESET_FLOORf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_RESET_FLOOR_CELL_BCM56334_A0r_fields[] = {
    { PG_RESET_FLOORf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PG_RESET_OFFSETr_fields[] = {
    { PG_RESET_OFFSETf, 10, 4, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RESET_OFFSET_CELLr_fields[] = {
    { PG_RESET_OFFSETf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PG_RESET_OFFSET_PACKETr_fields[] = {
    { PG_RESET_OFFSETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_RESET_OFFSET_PACKET_BCM56334_A0r_fields[] = {
    { PG_RESET_OFFSETf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PG_RESET_SELr_fields[] = {
    { PG2_RESET_SELf, 3, 8, SOCF_LE },
    { PG1_RESET_SELf, 3, 4, SOCF_LE },
    { PG0_RESET_SELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PG_RESET_VALUEr_fields[] = {
    { PG_LIMIT_STATEf, 1, 15, SOCF_RO },
    { PG_RESET_VALUEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_RESET_VALUE_CELLr_fields[] = {
    { PG_LIMIT_STATEf, 1, 15, SOCF_RO },
    { PG_RESET_VALUEf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PG_RESET_VALUE_PACKETr_fields[] = {
    { PG_LIMIT_STATEf, 1, 14, SOCF_RO },
    { PG_RESET_VALUEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_RESET_VALUE_PACKET_BCM56334_A0r_fields[] = {
    { PG_LIMIT_STATEf, 1, 13, SOCF_RO },
    { PG_RESET_VALUEf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PG_SHARED_COUNTr_fields[] = {
    { PG_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_SHARED_COUNT_CELLr_fields[] = {
    { PG_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PG_SHARED_COUNT_PACKETr_fields[] = {
    { PG_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PG_THRESH_SELr_fields[] = {
    { PG1_THRESH_SELf, 4, 4, SOCF_LE },
    { PG0_THRESH_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PG_THRESH_SEL_BCM56624_A0r_fields[] = {
    { PG6_THRESH_SELf, 4, 24, SOCF_LE },
    { PG5_THRESH_SELf, 4, 20, SOCF_LE },
    { PG4_THRESH_SELf, 4, 16, SOCF_LE },
    { PG3_THRESH_SELf, 4, 12, SOCF_LE },
    { PG2_THRESH_SELf, 4, 8, SOCF_LE },
    { PG1_THRESH_SELf, 4, 4, SOCF_LE },
    { PG0_THRESH_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_COUNT_PACKETr_fields[] = {
    { PG_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_MIN_COUNT_PACKETr_fields[] = {
    { PG_MIN_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_MIN_PACKETr_fields[] = {
    { PG_MINf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_RESET_OFFSET_PACKETr_fields[] = {
    { PG_RESET_OFFSETf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_RESET_VALUE_PACKETr_fields[] = {
    { PG_LIMIT_STATEf, 1, 12, SOCF_RO },
    { PG_RESET_VALUEf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PG_WL_SHARED_COUNT_PACKETr_fields[] = {
    { PG_SHARED_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_PKTAGETIMERr_fields[] = {
    { PKTAGETIMERf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_PKTAGETIMER_BCM5695_A0r_fields[] = {
    { AGINGTICKSELf, 1, 16, 0 },
    { DURATIONSELECTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_PKTAGINGLIMITr_fields[] = {
    { AGINGLIMITCOS7f, 3, 21, SOCF_LE },
    { AGINGLIMITCOS6f, 3, 18, SOCF_LE },
    { AGINGLIMITCOS5f, 3, 15, SOCF_LE },
    { AGINGLIMITCOS4f, 3, 12, SOCF_LE },
    { AGINGLIMITCOS3f, 3, 9, SOCF_LE },
    { AGINGLIMITCOS2f, 3, 6, SOCF_LE },
    { AGINGLIMITCOS1f, 3, 3, SOCF_LE },
    { AGINGLIMITCOS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PKTAGINGLIMIT0r_fields[] = {
    { AGINGLIMITPRI7f, 3, 21, SOCF_LE },
    { AGINGLIMITPRI6f, 3, 18, SOCF_LE },
    { AGINGLIMITPRI5f, 3, 15, SOCF_LE },
    { AGINGLIMITPRI4f, 3, 12, SOCF_LE },
    { AGINGLIMITPRI3f, 3, 9, SOCF_LE },
    { AGINGLIMITPRI2f, 3, 6, SOCF_LE },
    { AGINGLIMITPRI1f, 3, 3, SOCF_LE },
    { AGINGLIMITPRI0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PKTAGINGLIMIT1r_fields[] = {
    { AGINGLIMITPRI15f, 3, 21, SOCF_LE },
    { AGINGLIMITPRI14f, 3, 18, SOCF_LE },
    { AGINGLIMITPRI13f, 3, 15, SOCF_LE },
    { AGINGLIMITPRI12f, 3, 12, SOCF_LE },
    { AGINGLIMITPRI11f, 3, 9, SOCF_LE },
    { AGINGLIMITPRI10f, 3, 6, SOCF_LE },
    { AGINGLIMITPRI9f, 3, 3, SOCF_LE },
    { AGINGLIMITPRI8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_PKTAGINGLIMIT_BCM53314_A0r_fields[] = {
    { AGINGLIMITCOS3f, 3, 9, SOCF_LE },
    { AGINGLIMITCOS2f, 3, 6, SOCF_LE },
    { AGINGLIMITCOS1f, 3, 3, SOCF_LE },
    { AGINGLIMITCOS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PKTAGINGLIMIT_BCM88230_A0r_fields[] = {
    { CLASS3_LIMITf, 4, 12, SOCF_LE },
    { CLASS2_LIMITf, 4, 8, SOCF_LE },
    { CLASS1_LIMITf, 4, 4, SOCF_LE },
    { CLASS0_LIMITf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PKTAGINGTIMERr_fields[] = {
    { AGINGTICKSELf, 1, 13, 0 },
    { DURATIONSELECTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PKTAGINGTIMER_BCM88230_A0r_fields[] = {
    { AGINGTICKSELf, 1, 13, 0 },
    { DURATIONSELECTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PKTBUF_ESM_DROPCNTr_fields[] = {
    { THRESHOLDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PKTBUF_ESM_OFFSETr_fields[] = {
    { DROP_ENABLEf, 1, 16, 0 },
    { DROP_THRESHOLDf, 8, 8, SOCF_LE },
    { THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_PKTMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 23, 0 },
    { PKT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_PKTMAXBUCKETCONFIGr_fields[] = {
    { PKT_MAX_REFRESHf, 20, 12, SOCF_LE },
    { PKT_MAX_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_PKTPORTMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 23, 0 },
    { PKT_PORT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_PKTPORTMAXBUCKETCONFIGr_fields[] = {
    { PKT_PORT_MAX_REFRESHf, 20, 12, SOCF_LE },
    { PKT_PORT_MAX_THD_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PKTSIZEADJUSTr_fields[] = {
    { BYTESf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PKTSIZECORRECTIONr_fields[] = {
    { BYTESf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_PKT_DROP_ENABLEr_fields[] = {
    { PKT_DROP_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PKT_DROP_ENABLE_BCM56820_A0r_fields[] = {
    { PKT_DROP_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PLANE_CROSSOVERr_fields[] = {
    { PLANE_CROSSOVER_LINKSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_POL_START_OVRDr_fields[] = {
    { POL_START_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_A0)
soc_field_info_t soc_PORTARBITER_THRESHOLDr_fields[] = {
    { THRESHOLDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5665_B0)
soc_field_info_t soc_PORTARBITER_THRESHOLD_BCM5665_B0r_fields[] = {
    { XQ_MARGINf, 2, 3, SOCF_LE },
    { THRESHOLDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PORTCONFIGr_fields[] = {
    { PORT_ENABLEf, 1, 3, 0 },
    { PORT_SPEEDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PORTSPEEDMOD0_P0_23r_fields[] = {
    { PORTSPEEDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PORTSPEEDMOD0_P24_28r_fields[] = {
    { PORTSPEED28f, 2, 8, SOCF_LE },
    { PORTSPEED27f, 2, 6, SOCF_LE },
    { PORTSPEED26f, 2, 4, SOCF_LE },
    { PORTSPEED25f, 2, 2, SOCF_LE },
    { PORTSPEED24f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_COUNTr_fields[] = {
    { PORT_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_COUNT_CELLr_fields[] = {
    { PORT_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_COUNT_PACKETr_fields[] = {
    { PORT_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_FC_STATUSr_fields[] = {
    { UGf, 1, 31, SOCF_RO },
    { PKT_SIZE_SO_FARf, 7, 24, SOCF_LE|SOCF_RO },
    { PORT_GBL_CELLS_NEEDEDf, 7, 16, SOCF_LE|SOCF_RO },
    { PRIORITY_IBP_DROP_STATEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_FC_STATUS_BCM56624_A0r_fields[] = {
    { UGf, 1, 31, SOCF_RO },
    { PKT_SIZE_SO_FARf, 7, 24, SOCF_LE|SOCF_RO },
    { PORT_GBL_CELLS_NEEDEDf, 8, 16, SOCF_LE|SOCF_RO },
    { PRIORITY_IBP_DROP_STATEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_FC_STATUS_BCM56634_A0r_fields[] = {
    { UGf, 1, 8, SOCF_RO },
    { PORT_GBL_CELLS_NEEDEDf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_FC_STATUS_BCM56820_A0r_fields[] = {
    { UGf, 1, 30, SOCF_RO },
    { PKT_SIZE_SO_FARf, 8, 22, SOCF_LE|SOCF_RO },
    { PORT_GBL_CELLS_NEEDEDf, 8, 14, SOCF_LE|SOCF_RO },
    { PRIORITY_IBP_DROP_STATEf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_MAX_PKT_SIZEr_fields[] = {
    { PORT_MAX_PKT_SIZEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields[] = {
    { PORT_MAX_PKT_SIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_MINr_fields[] = {
    { PORT_MINf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_MIN_BCM56820_A0r_fields[] = {
    { PORT_MIN_MSBf, 2, 12, SOCF_LE|SOCF_RES },
    { PORT_MIN_ALLf, 14, 0, SOCF_LE },
    { PORT_MINf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_MIN_CELLr_fields[] = {
    { PORT_MINf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_MIN_COUNTr_fields[] = {
    { PORT_MIN_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_MIN_COUNT_CELLr_fields[] = {
    { PORT_MIN_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_MIN_COUNT_PACKETr_fields[] = {
    { PORT_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { PORT_MIN_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PORT_MIN_PACKETr_fields[] = {
    { PORT_MINf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_MIN_PACKET_BCM56334_A0r_fields[] = {
    { PORT_MINf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_PAUSE_ENABLEr_fields[] = {
    { PORT_PAUSE_ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_PAUSE_ENABLE_64r_fields[] = {
    { PORT_PAUSE_ENABLE_HIf, 22, 32, SOCF_LE },
    { PORT_PAUSE_ENABLEf, 54, 0, SOCF_LE },
    { PORT_PAUSE_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_PAUSE_ENABLE_64_BCM56634_A0r_fields[] = {
    { PORT_PAUSE_ENABLE_HIf, 23, 32, SOCF_LE },
    { PORT_PAUSE_ENABLEf, 55, 0, SOCF_LE },
    { PORT_PAUSE_ENABLE_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_PRI_GRPr_fields[] = {
    { PG13_GRPf, 2, 26, SOCF_LE },
    { PG12_GRPf, 2, 24, SOCF_LE },
    { PG11_GRPf, 2, 22, SOCF_LE },
    { PG10_GRPf, 2, 20, SOCF_LE },
    { PG9_GRPf, 2, 18, SOCF_LE },
    { PG8_GRPf, 2, 16, SOCF_LE },
    { PG7_GRPf, 2, 14, SOCF_LE },
    { PG6_GRPf, 2, 12, SOCF_LE },
    { PG5_GRPf, 2, 10, SOCF_LE },
    { PG4_GRPf, 2, 8, SOCF_LE },
    { PG3_GRPf, 2, 6, SOCF_LE },
    { PG2_GRPf, 2, 4, SOCF_LE },
    { PG1_GRPf, 2, 2, SOCF_LE },
    { PG0_GRPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_PRI_GRP0r_fields[] = {
    { PRI6_GRPf, 3, 18, SOCF_LE },
    { PRI5_GRPf, 3, 15, SOCF_LE },
    { PRI4_GRPf, 3, 12, SOCF_LE },
    { PRI3_GRPf, 3, 9, SOCF_LE },
    { PRI2_GRPf, 3, 6, SOCF_LE },
    { PRI1_GRPf, 3, 3, SOCF_LE },
    { PRI0_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_PRI_GRP1r_fields[] = {
    { PRI13_GRPf, 3, 18, SOCF_LE },
    { PRI12_GRPf, 3, 15, SOCF_LE },
    { PRI11_GRPf, 3, 12, SOCF_LE },
    { PRI10_GRPf, 3, 9, SOCF_LE },
    { PRI9_GRPf, 3, 6, SOCF_LE },
    { PRI8_GRPf, 3, 3, SOCF_LE },
    { PRI7_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_PRI_GRP2r_fields[] = {
    { PRI_GRPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_PRI_GRP0_BCM56334_A0r_fields[] = {
    { PRI6_GRPf, 3, 18, SOCF_LE },
    { PRI5_GRPf, 3, 15, SOCF_LE },
    { PRI4_GRPf, 3, 12, SOCF_LE },
    { PRI3_GRPf, 3, 9, SOCF_LE },
    { PRI2_GRPf, 3, 6, SOCF_LE },
    { PRI1_GRPf, 3, 3, SOCF_LE },
    { PRI0_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_PRI_GRP0_BCM56634_A0r_fields[] = {
    { PRI7_GRPf, 3, 21, SOCF_LE },
    { PRI6_GRPf, 3, 18, SOCF_LE },
    { PRI5_GRPf, 3, 15, SOCF_LE },
    { PRI4_GRPf, 3, 12, SOCF_LE },
    { PRI3_GRPf, 3, 9, SOCF_LE },
    { PRI2_GRPf, 3, 6, SOCF_LE },
    { PRI1_GRPf, 3, 3, SOCF_LE },
    { PRI0_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_PRI_GRP1_BCM56334_A0r_fields[] = {
    { PRI13_GRPf, 3, 18, SOCF_LE },
    { PRI12_GRPf, 3, 15, SOCF_LE },
    { PRI11_GRPf, 3, 12, SOCF_LE },
    { PRI10_GRPf, 3, 9, SOCF_LE },
    { PRI9_GRPf, 3, 6, SOCF_LE },
    { PRI8_GRPf, 3, 3, SOCF_LE },
    { PRI7_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_PRI_GRP1_BCM56634_A0r_fields[] = {
    { PRI15_GRPf, 3, 21, SOCF_LE },
    { PRI14_GRPf, 3, 18, SOCF_LE },
    { PRI13_GRPf, 3, 15, SOCF_LE },
    { PRI12_GRPf, 3, 12, SOCF_LE },
    { PRI11_GRPf, 3, 9, SOCF_LE },
    { PRI10_GRPf, 3, 6, SOCF_LE },
    { PRI9_GRPf, 3, 3, SOCF_LE },
    { PRI8_GRPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_PRI_XON_ENABLEr_fields[] = {
    { PORT_PG2PAUSE_DISABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_PRI_XON_ENABLE_BCM56624_A0r_fields[] = {
    { PORT_PRI_XON_ENABLEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields[] = {
    { PORT_PRI_XON_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_PRI_XON_ENABLE_BCM56820_A0r_fields[] = {
    { PORT_PG7PAUSE_DISABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_QM_MINr_fields[] = {
    { PORT_QM_MINf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_QM_MIN_CELLr_fields[] = {
    { PORT_QM_MINf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_QM_MIN_COUNTr_fields[] = {
    { PORT_QM_MIN_COUNTf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_QM_MIN_COUNT_CELLr_fields[] = {
    { PORT_QM_MIN_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_QM_MIN_COUNT_PACKETr_fields[] = {
    { PORT_QM_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_QM_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { PORT_QM_MIN_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_QM_MIN_PACKETr_fields[] = {
    { PORT_QM_MINf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_QM_MIN_PACKET_BCM56334_A0r_fields[] = {
    { PORT_QM_MINf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_QM_SHARED_COUNTr_fields[] = {
    { PORT_QM_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_QM_SHARED_COUNT_CELLr_fields[] = {
    { PORT_QM_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_QM_SHARED_COUNT_PACKETr_fields[] = {
    { PORT_QM_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PORT_SCHEDULING_SPEEDr_fields[] = {
    { CLOCKSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_SC_MINr_fields[] = {
    { PORT_SC_MINf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_SC_MIN_CELLr_fields[] = {
    { PORT_SC_MINf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_SC_MIN_COUNTr_fields[] = {
    { PORT_SC_MIN_COUNTf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_SC_MIN_COUNT_CELLr_fields[] = {
    { PORT_SC_MIN_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_SC_MIN_COUNT_PACKETr_fields[] = {
    { PORT_SC_MIN_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_SC_MIN_COUNT_PACKET_BCM56334_A0r_fields[] = {
    { PORT_SC_MIN_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_SC_MIN_PACKETr_fields[] = {
    { PORT_SC_MINf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_SC_MIN_PACKET_BCM56334_A0r_fields[] = {
    { PORT_SC_MINf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_SC_SHARED_COUNTr_fields[] = {
    { PORT_SC_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_SC_SHARED_COUNT_CELLr_fields[] = {
    { PORT_SC_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_SC_SHARED_COUNT_PACKETr_fields[] = {
    { PORT_SC_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_SHARED_COUNTr_fields[] = {
    { PORT_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_SHARED_COUNT_CELLr_fields[] = {
    { PORT_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_SHARED_COUNT_PACKETr_fields[] = {
    { PORT_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PORT_SHARED_LIMITr_fields[] = {
    { PORT_SHARED_DYNAMICf, 1, 14, 0 },
    { PORT_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_SHARED_LIMIT_CELLr_fields[] = {
    { PORT_SHARED_DYNAMICf, 1, 15, 0 },
    { PORT_SHARED_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PORT_SHARED_LIMIT_PACKETr_fields[] = {
    { PORT_SHARED_DYNAMICf, 1, 13, 0 },
    { PORT_SHARED_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PPFC_ENr_fields[] = {
    { PPFC_FEATURE_ENf, 1, 8, 0 },
    { PPFC_TX_PRIORITY_7_ENf, 1, 7, 0 },
    { PPFC_TX_PRIORITY_6_ENf, 1, 6, 0 },
    { PPFC_TX_PRIORITY_5_ENf, 1, 5, 0 },
    { PPFC_TX_PRIORITY_4_ENf, 1, 4, 0 },
    { PPFC_TX_PRIORITY_3_ENf, 1, 3, 0 },
    { PPFC_TX_PRIORITY_2_ENf, 1, 2, 0 },
    { PPFC_TX_PRIORITY_1_ENf, 1, 1, 0 },
    { PPFC_TX_PRIORITY_0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PPFC_EN_BCM56634_A0r_fields[] = {
    { PPFC_FEATURE_ENf, 1, 8, SOCF_RO },
    { PPFC_TX_PRIORITY_7_ENf, 1, 7, SOCF_RO },
    { PPFC_TX_PRIORITY_6_ENf, 1, 6, SOCF_RO },
    { PPFC_TX_PRIORITY_5_ENf, 1, 5, SOCF_RO },
    { PPFC_TX_PRIORITY_4_ENf, 1, 4, SOCF_RO },
    { PPFC_TX_PRIORITY_3_ENf, 1, 3, SOCF_RO },
    { PPFC_TX_PRIORITY_2_ENf, 1, 2, SOCF_RO },
    { PPFC_TX_PRIORITY_1_ENf, 1, 1, SOCF_RO },
    { PPFC_TX_PRIORITY_0_ENf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr_fields[] = {
    { XOFF_1_VALf, 16, 16, SOCF_LE },
    { XOFF_0_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56634_A0r_fields[] = {
    { XOFF_1_VALf, 16, 16, SOCF_LE|SOCF_RO },
    { XOFF_0_VALf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr_fields[] = {
    { XOFF_3_VALf, 16, 16, SOCF_LE },
    { XOFF_2_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56634_A0r_fields[] = {
    { XOFF_3_VALf, 16, 16, SOCF_LE|SOCF_RO },
    { XOFF_2_VALf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr_fields[] = {
    { XOFF_5_VALf, 16, 16, SOCF_LE },
    { XOFF_4_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56634_A0r_fields[] = {
    { XOFF_5_VALf, 16, 16, SOCF_LE|SOCF_RO },
    { XOFF_4_VALf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr_fields[] = {
    { XOFF_7_VALf, 16, 16, SOCF_LE },
    { XOFF_6_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56634_A0r_fields[] = {
    { XOFF_7_VALf, 16, 16, SOCF_LE|SOCF_RO },
    { XOFF_6_VALf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_PPPEMPTYr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_PPPEMPTYSTATUSr_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_PPPEMPTYSTATUS_BCM53314_A0r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PPPEMPTYSTATUS_BCM56224_A0r_fields[] = {
    { PORT_BITMAPf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PPPEMPTYSTATUS_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_PPPEMPTY_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_PPP_CTRLr_fields[] = {
    { FORCE_PPP_XONf, 1, 2, SOCF_RES },
    { PPP_EN_RXf, 1, 1, SOCF_RES },
    { PPP_EN_TXf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_PPP_REFRESH_CTRLr_fields[] = {
    { PPP_REFRESH_TIMERf, 16, 16, SOCF_LE|SOCF_RES },
    { PPP_REFRESH_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PQEFIFOEMPTY_64r_fields[] = {
    { FIFOEMPTYf, 55, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PQEFIFOOVERFLOW_64r_fields[] = {
    { FIFOOVERFLOWf, 55, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PQEPARITYERRORADRr_fields[] = {
    { PQEPARITYERRADRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PRI2COSr_fields[] = {
    { COS7f, 4, 28, SOCF_LE },
    { COS6f, 4, 24, SOCF_LE },
    { COS5f, 4, 20, SOCF_LE },
    { COS4f, 4, 16, SOCF_LE },
    { COS3f, 4, 12, SOCF_LE },
    { COS2f, 4, 8, SOCF_LE },
    { COS1f, 4, 4, SOCF_LE },
    { COS0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_PRI2COS_2r_fields[] = {
    { COS15f, 4, 28, SOCF_LE },
    { COS14f, 4, 24, SOCF_LE },
    { COS13f, 4, 20, SOCF_LE },
    { COS12f, 4, 16, SOCF_LE },
    { COS11f, 4, 12, SOCF_LE },
    { COS10f, 4, 8, SOCF_LE },
    { COS9f, 4, 4, SOCF_LE },
    { COS8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PRILUT_ADDR_DEBUGr_fields[] = {
    { VALIDf, 1, 16, SOCF_RO },
    { PRILUT_ADDRf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PRIO2COSr_fields[] = {
    { COS15_14_BMPf, 2, 8, SOCF_LE },
    { COS0_7_BMPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PRIO2COS_CBFCr_fields[] = {
    { COS0_23_BMPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_PRIORITY_CONTROLr_fields[] = {
    { ALWAYS_APPLY_CPU_PRI_SELf, 1, 5, 0 },
    { SC_CPU_PRI_MODEf, 1, 4, 0 },
    { USE_SC_FOR_MH_PRIf, 1, 3, 0 },
    { USE_QM_FOR_MH_PRIf, 1, 2, 0 },
    { USE_SC_FOR_COS_SELf, 1, 1, 0 },
    { USE_QM_FOR_COS_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PRIORITY_CONTROL_BCM56218_A0r_fields[] = {
    { ALWAYS_APPLY_CPU_PRI_SELf, 1, 1, 0 },
    { SC_CPU_PRI_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PRIORITY_CONTROL_BCM56624_A0r_fields[] = {
    { USE_SC_FOR_MH_PRIf, 1, 1, 0 },
    { USE_QM_FOR_MH_PRIf, 1, 0, 0 }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_PROTOCOLERRORSr_fields[] = {
    { CMIC_ERRORSf, 6, 18, SOCF_LE },
    { IPIC_ERRORSf, 6, 12, SOCF_LE },
    { GPIC_ERRORSf, 6, 6, SOCF_LE },
    { EPIC_ERRORSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0)
soc_field_info_t soc_PROTOCOLERRORS_BCM5650_C0r_fields[] = {
    { CMIC_ERRORSf, 6, 18, SOCF_LE },
    { GPIC_ERRORSf, 6, 6, SOCF_LE },
    { EPIC_ERRORSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROLr_fields[] = {
    { ARP_REPLY_TO_CPUf, 1, 15, 0 },
    { ARP_REPLY_DROPf, 1, 14, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 13, 0 },
    { ARP_REQUEST_DROPf, 1, 12, 0 },
    { ND_PKT_TO_CPUf, 1, 11, 0 },
    { ND_PKT_DROPf, 1, 10, 0 },
    { IGMP_PKT_TO_CPUf, 1, 9, 0 },
    { IGMP_PKT_DROPf, 1, 8, 0 },
    { DHCP_PKT_TO_CPUf, 1, 7, 0 },
    { DHCP_PKT_DROPf, 1, 6, 0 },
    { MLD_PKT_TO_CPUf, 1, 5, 0 },
    { MLD_PKT_DROPf, 1, 4, 0 },
    { IPV4_RESVD_MC_PKT_TO_CPUf, 1, 3, 0 },
    { IPV4_RESVD_MC_PKT_DROPf, 1, 2, 0 },
    { IPV6_RESVD_MC_PKT_TO_CPUf, 1, 1, 0 },
    { IPV6_RESVD_MC_PKT_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROL_BCM53314_A0r_fields[] = {
    { MMRP_FWD_ACTIONf, 2, 15, SOCF_LE },
    { MMRP_PKT_TO_CPUf, 1, 14, 0 },
    { SRP_FWD_ACTIONf, 2, 12, SOCF_LE },
    { SRP_PKT_TO_CPUf, 1, 11, 0 },
    { TS_FWD_ACTIONf, 2, 9, SOCF_LE },
    { TS_PKT_TO_CPUf, 1, 8, 0 },
    { ARP_REPLY_DROPf, 1, 7, 0 },
    { ARP_REPLY_TO_CPUf, 1, 6, 0 },
    { ARP_REQUEST_DROPf, 1, 5, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 4, 0 },
    { ND_PKT_DROPf, 1, 3, 0 },
    { ND_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROL_BCM56218_A0r_fields[] = {
    { ARP_REPLY_DROPf, 1, 7, 0 },
    { ARP_REPLY_TO_CPUf, 1, 6, 0 },
    { ARP_REQUEST_DROPf, 1, 5, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 4, 0 },
    { ND_PKT_DROPf, 1, 3, 0 },
    { ND_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROL_BCM56334_A0r_fields[] = {
    { RESERVED_4f, 2, 12, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 1, 11, SOCF_RES },
    { RESERVED_2f, 2, 9, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { ARP_REPLY_DROPf, 1, 7, 0 },
    { ARP_REPLY_TO_CPUf, 1, 6, 0 },
    { ARP_REQUEST_DROPf, 1, 5, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 4, 0 },
    { ND_PKT_DROPf, 1, 3, 0 },
    { ND_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROL_BCM56504_A0r_fields[] = {
    { ARP_REPLY_DROPf, 1, 15, 0 },
    { ARP_REPLY_TO_CPUf, 1, 14, 0 },
    { ARP_REQUEST_DROPf, 1, 13, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 12, 0 },
    { ND_PKT_DROPf, 1, 11, 0 },
    { ND_PKT_TO_CPUf, 1, 10, 0 },
    { IGMP_PKT_DROPf, 1, 9, 0 },
    { IGMP_PKT_TO_CPUf, 1, 8, 0 },
    { MLD_PKT_DROPf, 1, 7, 0 },
    { MLD_PKT_TO_CPUf, 1, 6, 0 },
    { IPV4_RESVD_MC_PKT_DROPf, 1, 5, 0 },
    { IPV4_RESVD_MC_PKT_TO_CPUf, 1, 4, 0 },
    { IPV6_RESVD_MC_PKT_DROPf, 1, 3, 0 },
    { IPV6_RESVD_MC_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROL_BCM56634_A0r_fields[] = {
    { MMRP_FWD_ACTIONf, 2, 12, SOCF_LE },
    { MMRP_PKT_TO_CPUf, 1, 11, 0 },
    { SRP_FWD_ACTIONf, 2, 9, SOCF_LE },
    { SRP_PKT_TO_CPUf, 1, 8, 0 },
    { ARP_REPLY_DROPf, 1, 7, 0 },
    { ARP_REPLY_TO_CPUf, 1, 6, 0 },
    { ARP_REQUEST_DROPf, 1, 5, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 4, 0 },
    { ND_PKT_DROPf, 1, 3, 0 },
    { ND_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PROT_DEBUGr_fields[] = {
    { UDP_TUN_SPf, 1, 5, 0 },
    { SKIP_TNL_TTLf, 1, 4, 0 },
    { SKIP_TNL_FRAGf, 1, 3, 0 },
    { SKIP_IPV4_PROT_DROPf, 1, 2, 0 },
    { RESERVED_DEBUGf, 1, 1, SOCF_RES },
    { SKIP_DOS_ATTACK_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_PRTABLE_DEFAULTr_fields[] = {
    { VLAN_IDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PRTABLE_DEFAULT_BCM5665_A0r_fields[] = {
    { VLAN_IDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_PRTABLE_DEFAULT_BCM5673_A0r_fields[] = {
    { PRIf, 3, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_PRTABLE_ENTRYr_fields[] = {
    { FRAMETYPEf, 3, 28, SOCF_LE },
    { ETHERTYPEf, 16, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PRTABLE_ENTRY_BCM5665_A0r_fields[] = {
    { FRAMETYPEf, 3, 32, SOCF_LE },
    { ETHERTYPEf, 16, 15, SOCF_LE },
    { VLAN_IDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PTRCTRLCONFIGr_fields[] = {
    { HIGH_WATERMARKf, 8, 8, SOCF_LE },
    { LOW_WATERMARKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PTRCTRLCONFIG_BCM56601_A0r_fields[] = {
    { HIGH_WATERMARKf, 8, 8, SOCF_LE },
    { LOW_WATERMARKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_PT_DEBUGr_fields[] = {
    { DEBUG_RULE_INIT_DONT_USEf, 1, 31, SOCF_RES },
    { MBIST_GOf, 1, 30, SOCF_RO },
    { MBIST_DONEf, 1, 29, SOCF_RO },
    { CPU_MEMBIST_ENf, 1, 28, 0 },
    { PT_BITSf, 28, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_PT_DEBUG_BCM5665_A0r_fields[] = {
    { FFP_RULE_INITf, 1, 63, SOCF_RES },
    { FFP_DEBUG_LATENCY_ENf, 1, 62, SOCF_RES },
    { FFP_DEBUG_LATENCYf, 7, 55, SOCF_LE|SOCF_RES },
    { CHIP_CONFIG_BITSf, 20, 35, SOCF_LE|SOCF_RES },
    { PT_BITSf, 35, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_PT_DEBUG_BCM5673_A0r_fields[] = {
    { DEBUG_RULE_INIT_DONT_USEf, 1, 31, SOCF_RES },
    { DEBUG_EGRESS_TABLES_INITf, 1, 30, SOCF_RES },
    { PT_BITSf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_PT_DEBUG_BCM5695_A0r_fields[] = {
    { PT_BITSf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_CTXT_HIT_ALLOWr_fields[] = {
    { BACKGROUND_ESET_REFRESH_RANGEf, 11, 16, SOCF_LE },
    { BACKGROUND_SYSPORT_REFRESH_RANGEf, 12, 4, SOCF_LE },
    { CTXT_HIT_ALLOWf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_DELAY_CALENDARr_fields[] = {
    { DELAY_CALENDARf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_HI_PRI_EVENT_MSKr_fields[] = {
    { EVMASKf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_HI_PRI_QTYPE_MSKr_fields[] = {
    { QTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_MP_PRIORITYr_fields[] = {
    { MP_PRIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_NMP_PRIORITYr_fields[] = {
    { NMP_PRIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_PUP_PRI_UPDATES_PER_TSr_fields[] = {
    { UPD_TSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_QDR36_CONFIG_REG1_ISr_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { MON_SLICE_NUMf, 1, 25, SOCF_RES },
    { MON_TX_DLLf, 1, 24, SOCF_RES },
    { DLL90_OFFSET_TXf, 4, 20, SOCF_LE },
    { DLL90_OFFSET_QKBf, 4, 16, SOCF_LE },
    { DLL90_OFFSET_QKf, 4, 12, SOCF_LE },
    { LOOPBACK_ENf, 1, 11, 0 },
    { DLL_TEST_MODEf, 1, 10, 0 },
    { SEL_FILT_CNT_1f, 1, 9, 0 },
    { SEL_FILT_CNT_0f, 1, 8, 0 },
    { SEL_AVG_ALGf, 1, 7, 0 },
    { CLEAR_STATUSf, 1, 6, 0 },
    { UNUSED_MODEf, 1, 5, 0 },
    { TCAM_MODEf, 1, 4, 0 },
    { ENABLE_DQ_ODTf, 1, 3, 0 },
    { ENABLE_QK_ODTf, 1, 2, 0 },
    { RELOCK_DLLf, 1, 1, 0 },
    { ENABLE_DRRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_QDR36_CONFIG_REG2_ISr_fields[] = {
    { RESERVED2f, 3, 29, SOCF_LE|SOCF_RES },
    { PVT_RESTARTf, 1, 28, 0 },
    { RESERVED1f, 4, 24, SOCF_LE|SOCF_RES },
    { SEL_EARLY2_1f, 1, 23, 0 },
    { SEL_EARLY1_1f, 1, 22, 0 },
    { SEL_EARLY2_0f, 1, 21, 0 },
    { SEL_EARLY1_0f, 1, 20, 0 },
    { PVT_ODTRES_VALf, 4, 16, SOCF_LE },
    { PVT_SLEW_VALf, 4, 12, SOCF_LE },
    { PVT_NDRIVE_VALf, 4, 8, SOCF_LE },
    { PVT_PDRIVE_VALf, 4, 4, SOCF_LE },
    { OVRD_ODTRES_PVTf, 1, 3, 0 },
    { OVRD_SLEW_PVTf, 1, 2, 0 },
    { OVRD_DRIVER_PVTf, 1, 1, 0 },
    { THEVENIN_75_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_QDR36_CONFIG_REG3_ISr_fields[] = {
    { RESERVED3f, 14, 18, SOCF_LE|SOCF_RES },
    { DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { RESERVED2f, 2, 10, SOCF_LE|SOCF_RES },
    { PHASE_SELADDRf, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { RESERVED1f, 1, 3, SOCF_RES },
    { OVRD_ADDR_SM_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_QDR36_CONFIG_REG3_IS_BCM56601_B0r_fields[] = {
    { RESERVED3f, 14, 18, SOCF_LE|SOCF_RES },
    { A0_DLLBYP_TXDESKf, 1, 17, 0 },
    { DLLBYP_TX90f, 1, 16, 0 },
    { DLLBYP_QKBDESKf, 1, 15, 0 },
    { DLLBYP_QKB90f, 1, 14, 0 },
    { DLLBYP_QKDESKf, 1, 13, 0 },
    { DLLBYP_QK90f, 1, 12, 0 },
    { RESERVED2f, 2, 10, SOCF_LE|SOCF_RES },
    { PHASE_SELADDRf, 2, 8, SOCF_LE },
    { PHASE_SEL1f, 2, 6, SOCF_LE },
    { PHASE_SEL0f, 2, 4, SOCF_LE },
    { RESERVED1f, 1, 3, SOCF_RES },
    { OVRD_ADDR_SM_ENf, 1, 2, 0 },
    { OVRD_SM1_ENf, 1, 1, 0 },
    { OVRD_SM0_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_QDR36_STATUS_REG1_ISr_fields[] = {
    { SEL_HIST1f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_HIST0f, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED2f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADDR_SM_STATEf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM1_STATEf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { SM0_STATEf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED1f, 1, 7, SOCF_RO|SOCF_RES },
    { ADDR_SAMP_ERRf, 1, 6, SOCF_RO|SOCF_RES },
    { RX1_SAMP_ERRf, 1, 5, SOCF_RO|SOCF_RES },
    { RX0_SAMP_ERRf, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED0f, 1, 3, SOCF_RO|SOCF_RES },
    { ODT_PVT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { NDRIVER_PVT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PDRIVER_PVT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_QDR36_STATUS_REG2_ISr_fields[] = {
    { RESERVED3f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_ADDR_HISTf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { TX_DLLDSKW_LOCKEDf, 1, 22, SOCF_RO|SOCF_RES },
    { QK_DLLDSKW_LOCKEDf, 1, 21, SOCF_RO|SOCF_RES },
    { QKB_DLLDSKW_LOCKEDf, 1, 20, SOCF_RO|SOCF_RES },
    { TX_DLL90_LOCKEDf, 1, 18, SOCF_RO|SOCF_RES },
    { QK_DLL90_LOCKEDf, 1, 17, SOCF_RO|SOCF_RES },
    { QKB_DLL90_LOCKEDf, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_QDR36_STATUS_REG2_IS_BCM56601_B0r_fields[] = {
    { RESERVED3f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEL_ADDR_HISTf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { TX_DLLDSKW_LOCKEDf, 1, 22, SOCF_RO|SOCF_RES },
    { QK_DLLDSKW_LOCKEDf, 1, 21, SOCF_RO|SOCF_RES },
    { QKB_DLLDSKW_LOCKEDf, 1, 20, SOCF_RO|SOCF_RES },
    { A0_TX_DLLDSK_LOCKEDf, 1, 19, SOCF_RO|SOCF_RES },
    { TX_DLL90_LOCKEDf, 1, 18, SOCF_RO|SOCF_RES },
    { QK_DLL90_LOCKEDf, 1, 17, SOCF_RO|SOCF_RES },
    { QKB_DLL90_LOCKEDf, 1, 16, SOCF_RO|SOCF_RES },
    { PVT_ODT_VALf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_SLEW_VALf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_NDRIVE_VALf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_PDRIVE_VALf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_QE_INTEROP_CONFIGr_fields[] = {
    { QE_INTEROP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A0_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A0f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A0_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A1_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A1_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A2_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A2f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A2_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A3_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A3f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_A3_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_A3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B0_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B0f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B0_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B1_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B1_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B2_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B2f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B2_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B3_HIr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B3f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QE_TYPE_CHANNEL_MASK_B3_LOr_fields[] = {
    { QE_TYPE_CHANNEL_MASK_B3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_BP_SYNCr_fields[] = {
    { DEBUG_ENQR_FIFO_BPf, 1, 2, SOCF_RO },
    { DEBUG_ENQR_TAG_BPf, 1, 1, SOCF_RO },
    { DEBUG_ENQR_FLIST_BPf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_CONFIG0r_fields[] = {
    { QMA_TREX2_DEBUG_ENABLEf, 1, 7, 0 },
    { QM_PHASE_SYNCf, 1, 6, SOCF_PUNCH },
    { INIT_DONEf, 1, 5, SOCF_W1TC },
    { INITf, 1, 4, SOCF_PUNCH },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_CONFIG1r_fields[] = {
    { BUFF_SIZEf, 4, 16, SOCF_LE },
    { VOQ_THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_DEBUG1r_fields[] = {
    { BOND_MAX_QUEUESf, 2, 23, SOCF_LE|SOCF_RO },
    { ENQR_INFLIGHT_TERMf, 2, 21, SOCF_LE },
    { QMA_LAST_QUEUEf, 16, 5, SOCF_LE },
    { RB_ENQREQ_FIFO_THRESHOLDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_DEBUG2r_fields[] = {
    { ENQ_INVALID_LAST_Qf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ECC_DEBUG0r_fields[] = {
    { RBENQR_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { RBENQR_ENABLE_ECCf, 1, 16, 0 },
    { RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf, 1, 14, 0 },
    { RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { RANDGEN_ENABLE_ECCf, 1, 12, 0 },
    { QAVG_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { QAVG_ENABLE_ECCf, 1, 10, 0 },
    { WREDSTATE_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { WREDSTATE_ENABLE_ECCf, 1, 8, 0 },
    { WREDCURVE_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { WREDCURVE_ENABLE_ECCf, 1, 6, 0 },
    { MBUFFS_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { MBUFFS_ENABLE_ECCf, 1, 4, 0 },
    { GBUFFS_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { GBUFFS_ENABLE_ECCf, 1, 2, 0 },
    { QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { QBUFFSPROFILE_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ECC_ERROR0r_fields[] = {
    { RBENQR_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { RBENQR_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { RANDGEN_C_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { RANDGEN_C_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { RANDGEN_B_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { RANDGEN_B_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { RANDGEN_A_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { RANDGEN_A_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { QAVG_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { QAVG_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { WREDSTATE_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { WREDSTATE_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { WREDCURVE_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { WREDCURVE_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { MBUFFS_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { MBUFFS_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { GBUFFS_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { GBUFFS_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { QBUFFSPROFILE_B_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { QBUFFSPROFILE_B_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QBUFFSPROFILE_A_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { QBUFFSPROFILE_A_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ECC_ERROR0_MASKr_fields[] = {
    { RBENQR_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { RBENQR_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { RANDGEN_C_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { RANDGEN_C_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { RANDGEN_B_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { RANDGEN_B_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { RANDGEN_A_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { RANDGEN_A_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { QAVG_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { QAVG_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { WREDSTATE_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { WREDSTATE_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { WREDCURVE_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { WREDCURVE_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { MBUFFS_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { MBUFFS_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { GBUFFS_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { GBUFFS_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR0r_fields[] = {
    { ENQ_INVALID_Q_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR1r_fields[] = {
    { DEQ_A_INVALID_Q_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { DEQ_B_INVALID_Q_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR2r_fields[] = {
    { QMC_QAVG_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SCPB_IF_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { ENQR_PS0_REQ_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { DEQR_TAG_CREDIT_UNDERRUNf, 1, 2, SOCF_W1TC },
    { ENQR_TAG_CREDIT_UNDERRUNf, 1, 1, SOCF_W1TC },
    { RB_ENQR_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR0_MASKr_fields[] = {
    { ENQ_INVALID_Q_CNT_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR1_MASKr_fields[] = {
    { DEQ_A_INVALID_Q_CNT_DISINTf, 16, 16, SOCF_LE },
    { DEQ_B_INVALID_Q_CNT_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_ERROR2_MASKr_fields[] = {
    { QMC_QAVG_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { SCPB_IF_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { DEQR_TAG_CREDIT_UNDERRUN_DISINTf, 1, 2, 0 },
    { ENQR_TAG_CREDIT_UNDERRUN_DISINTf, 1, 1, 0 },
    { RB_ENQR_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_HALT_CFGr_fields[] = {
    { QMA_HALT_STATUSf, 1, 13, SOCF_RO },
    { ENQR_FIFO_OVF_HALT_ENf, 1, 12, 0 },
    { ENQR_TAG_UNDERRUN_HALT_ENf, 1, 11, 0 },
    { DEQR_TAG_UNDERRUN_HALT_ENf, 1, 10, 0 },
    { QMA_HALT_MODEf, 1, 9, 0 },
    { QMA_HALT_ENf, 1, 8, 0 },
    { QMA_HALT_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_IFENQR_DEBUGr_fields[] = {
    { ENQ_CRDT_THRESHOLDf, 5, 12, SOCF_LE },
    { ENQ_CRDT_LOW_WATERMARK_UPDf, 1, 11, SOCF_PUNCH },
    { ENQ_CRDT_LOW_WATERMARKf, 5, 6, SOCF_LE|SOCF_RO },
    { ENQ_CRDT_LEVELf, 5, 1, SOCF_LE|SOCF_RO },
    { ENQ_CRDT_BPf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_LQ_WRED_PDROP0r_fields[] = {
    { LQ_PDROPMAX1f, 10, 10, SOCF_LE },
    { LQ_PDROPMAX0f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_LQ_WRED_PDROP1r_fields[] = {
    { LQ_PDROPMAX3f, 10, 10, SOCF_LE },
    { LQ_PDROPMAX2f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields[] = {
    { MEM_B_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { MEM_A_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RAM_TM0r_fields[] = {
    { WREDSTATE_MEM_TM2f, 4, 26, SOCF_LE },
    { WREDSTATE_MEM_TM01f, 4, 22, SOCF_LE },
    { WREDCURVE_MEM_TMf, 4, 18, SOCF_LE },
    { MBUFF_MEM_TMf, 4, 14, SOCF_LE },
    { GBUFF_MEM_TMf, 4, 10, SOCF_LE },
    { BPROFILE_MEM_TMf, 4, 6, SOCF_LE },
    { RANDGEN_MEM_TMf, 2, 4, SOCF_LE },
    { ENQR_PS0_TMf, 2, 2, SOCF_LE },
    { RB_ENQ_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RAM_TM1r_fields[] = {
    { QAVG_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RANDGEN_ECC_STATUSr_fields[] = {
    { MEM_C_ECC_ERROR_ADDRESSf, 5, 10, SOCF_LE|SOCF_RWBW },
    { MEM_B_ECC_ERROR_ADDRESSf, 5, 5, SOCF_LE|SOCF_RWBW },
    { MEM_A_ECC_ERROR_ADDRESSf, 5, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RAND_DEBUGr_fields[] = {
    { RAND_NUMf, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RBENQR_DEBUGr_fields[] = {
    { RB_ENQR_HIGH_WATERMARK_UPDf, 1, 11, SOCF_PUNCH },
    { RB_ENQR_HIGH_WATERMARKf, 5, 6, SOCF_LE|SOCF_RO },
    { RB_ENQR_LEVELf, 5, 1, SOCF_LE|SOCF_RO },
    { RB_ENQR_BPf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_RBENQR_FIFO_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 4, 15, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_SW_RESETr_fields[] = {
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_TAG_DEBUGr_fields[] = {
    { ENQ_TAGS_BPf, 1, 27, SOCF_W1TC },
    { ENQ_TAGS_LOW_WATERMARK_UPDf, 1, 26, SOCF_PUNCH },
    { ENQ_TAGS_LOW_WATERMARKf, 9, 17, SOCF_LE|SOCF_RO },
    { ENQ_TAGS_LEVELf, 9, 8, SOCF_LE|SOCF_RO },
    { QS_TAGBP_THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_VOQ_WRED_PDROP0r_fields[] = {
    { VOQ_PDROPMAX1f, 10, 10, SOCF_LE },
    { VOQ_PDROPMAX0f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_VOQ_WRED_PDROP1r_fields[] = {
    { VOQ_PDROPMAX3f, 10, 10, SOCF_LE },
    { VOQ_PDROPMAX2f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_WREDCURVE_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMA_WRED_CONFIGr_fields[] = {
    { DP_WCURVE_TRANS_ENf, 1, 24, 0 },
    { DP_WSTATE_TRANS_ENf, 1, 23, 0 },
    { DP_MAPPING_3f, 2, 21, SOCF_LE },
    { DP_MAPPING_2f, 2, 19, SOCF_LE },
    { DP_MAPPING_1f, 2, 17, SOCF_LE },
    { DP_MAPPING_0f, 2, 15, SOCF_LE },
    { CLEAR_INCOMING_ECNf, 1, 14, 0 },
    { FAB_DP3_TMAX_EXCEEDEDf, 1, 13, 0 },
    { FAB_DP3_ECN_EXCEEDEDf, 1, 12, 0 },
    { FAB_DP3_PDROPf, 10, 2, SOCF_LE },
    { WRED_ENABLEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ARB_DEBUGr_fields[] = {
    { QMB_ENQR_DROP_CODEf, 3, 23, SOCF_LE|SOCF_RO },
    { QMA_ENQR_MOLEf, 1, 22, SOCF_RO },
    { QMA_ENQR_STARTf, 1, 21, SOCF_RO },
    { DEQD_MOLE_QUEUEf, 16, 5, SOCF_LE|SOCF_RO },
    { DEQD_MOLE_INGRESSf, 1, 4, SOCF_RO },
    { DEQD_PIPELINE_ACTIVEf, 1, 3, SOCF_RO },
    { DEQR_PIPELINE_ACTIVEf, 1, 2, SOCF_RO },
    { ENQD_PIPELINE_ACTIVEf, 1, 1, SOCF_RO },
    { ENQR_PIPELINE_ACTIVEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_BUFFER_LIST_A_ECC_STATUSr_fields[] = {
    { MEM_001_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { MEM_000_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_BUFFER_LIST_B_ECC_STATUSr_fields[] = {
    { MEM_011_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { MEM_010_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_BUFFER_LIST_C_ECC_STATUSr_fields[] = {
    { MEM_101_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { MEM_100_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_BUFFER_LIST_D_ECC_STATUSr_fields[] = {
    { MEM_111_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { MEM_110_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_CONFIG0r_fields[] = {
    { QMB_TREX2_DEBUG_ENABLEf, 1, 8, 0 },
    { QM_PHASE_SYNCf, 1, 7, SOCF_PUNCH },
    { DEQUEUE_PLANE_MODEf, 1, 6, 0 },
    { INIT_DONEf, 1, 5, SOCF_W1TC },
    { INITf, 1, 4, SOCF_PUNCH },
    { BUFF_SIZEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_CONFIG1r_fields[] = {
    { GUARANTEED_BUFFS_TOTALf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_CONFIG2r_fields[] = {
    { ARRIVAL_UPDATE_ON_DROPf, 1, 9, 0 },
    { DEQR_SLOT_DELAYf, 4, 5, SOCF_LE },
    { FLUSHER_ENABLEf, 1, 4, 0 },
    { SC_LEN_FORMATf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_CONFIG3r_fields[] = {
    { FREE_LIST_ENABLEf, 1, 22, 0 },
    { FREE_LIST_HW_INIT_ENABLEf, 1, 21, 0 },
    { FREE_LIST_BP_HYSTERESISf, 2, 19, SOCF_LE },
    { FREE_LIST_BP_THRESHOLDf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG0r_fields[] = {
    { HEAD_SHOT_FIFO_UNDERFLOWf, 1, 20, SOCF_W1TC },
    { GUARANTEED_BUFFS_ALLOCDf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG1r_fields[] = {
    { DEBUG_REDUCED_INIT_MODEf, 1, 18, 0 },
    { DEBUG_SLOW_CORE_MODEf, 1, 17, 0 },
    { QMB_LAST_QUEUEf, 16, 1, SOCF_LE },
    { IGNORE_HEC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG2r_fields[] = {
    { TAG_TIMEOUT_TAGf, 8, 17, SOCF_LE|SOCF_RWBW },
    { TAG_AGER_PERIODf, 16, 1, SOCF_LE },
    { TAG_AGER_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT0r_fields[] = {
    { BADQ_DROP_ENQR_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { FLUSH_DROP_ENQR_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT1r_fields[] = {
    { TX_HEC_ERR_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { BADQ_DROP_DEQR_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT2r_fields[] = {
    { FLUSH_DEQR_DROP_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { DELETED_ENQR_DROP_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT3r_fields[] = {
    { CONTEXT_BREAK_PLANE_B_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { CONTEXT_BREAK_PLANE_A_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT4r_fields[] = {
    { REWOUND_LINES_PLANE_A_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT5r_fields[] = {
    { REWOUND_LINES_PLANE_B_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT6r_fields[] = {
    { IDLE_DEQ_PLANE_A_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { VALID_DEQ_PLANE_A_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_DEBUG_CNT7r_fields[] = {
    { IDLE_DEQ_PLANE_B_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { VALID_DEQ_PLANE_B_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ECC_DEBUG0r_fields[] = {
    { STATSCFG_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { STATSCFG_ENABLE_ECCf, 1, 26, 0 },
    { SLQ_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { SLQ_ENABLE_ECCf, 1, 24, 0 },
    { TC_FP_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { TC_FP_ENABLE_ECCf, 1, 22, 0 },
    { ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { ENQD_FIFO_ENABLE_ECCf, 1, 20, 0 },
    { ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { ENQR_FIFO_ENABLE_ECCf, 1, 18, 0 },
    { ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { ECONTEXT_TAIL_LLA_ENABLE_ECCf, 1, 16, 0 },
    { ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf, 1, 14, 0 },
    { ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf, 1, 12, 0 },
    { LLATRANS_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { LLATRANS_ENABLE_ECCf, 1, 10, 0 },
    { FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { FLUSHPENDING_ENABLE_ECCf, 1, 8, 0 },
    { BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { BUFFERLIST_ENABLE_ECCf, 1, 6, 0 },
    { TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TAIL_LLA_ENABLE_ECCf, 1, 4, 0 },
    { HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { HEAD_LLA_ENABLE_ECCf, 1, 2, 0 },
    { ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { ALLOCBUFFSCNT_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ECC_ERROR0r_fields[] = {
    { BUFFERLIST_111_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { BUFFERLIST_111_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { BUFFERLIST_110_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { BUFFERLIST_110_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { BUFFERLIST_101_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { BUFFERLIST_101_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { BUFFERLIST_100_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { BUFFERLIST_100_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { BUFFERLIST_011_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { BUFFERLIST_011_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { BUFFERLIST_010_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { BUFFERLIST_010_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { BUFFERLIST_001_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { BUFFERLIST_001_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { BUFFERLIST_000_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { BUFFERLIST_000_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { LLATRANS_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { LLATRANSE_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { FLUSHPENDING_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { FLUSHPENDING_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { TAIL_LLA_B_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { TAIL_LLA_B_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { TAIL_LLA_A_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { TAIL_LLA_A_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { HEAD_LLA_B_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { HEAD_LLA_B_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { HEAD_LLA_A_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { HEAD_LLA_A_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { ALLOCBUFFSCNT_B_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { ALLOCBUFFSCNT_A_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ECC_ERROR1r_fields[] = {
    { STATSCFG_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { STATSCFG_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { SLQ_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { SLQ_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { TC_FP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { TC_FP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { ENQD_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { ENQD_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { ENQR_FIFO_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { ENQR_FIFO_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { ECONTEXT_TAIL_LLA_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ECC_ERROR0_MASKr_fields[] = {
    { BUFFERLIST_111_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { BUFFERLIST_110_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { BUFFERLIST_101_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { BUFFERLIST_100_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { BUFFERLIST_011_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { BUFFERLIST_010_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { BUFFERLIST_001_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { BUFFERLIST_000_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { LLATRANS_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { LLATRANSE_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { FLUSHPENDING_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { FLUSHPENDING_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { TAIL_LLA_B_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { TAIL_LLA_A_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { HEAD_LLA_B_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { HEAD_LLA_A_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ECC_ERROR1_MASKr_fields[] = {
    { STATSCFG_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { STATSCFG_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { SLQ_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { SLQ_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { TC_FP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { TC_FP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { ENQD_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { ENQD_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { ENQR_FIFO_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { ENQR_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_EMPTY_QUEUE_GRANTr_fields[] = {
    { PLANE_B_EMPTY_QUEUE_GRANTf, 16, 16, SOCF_LE|SOCF_COR },
    { PLANE_A_EMPTY_QUEUE_GRANTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ENQD_DEBUGr_fields[] = {
    { ENQD_FIFO_THRESHOLDf, 5, 12, SOCF_LE },
    { ENQD_FIFO_HIGH_WATERMARK_UPDf, 1, 11, SOCF_PUNCH },
    { ENQD_FIFO_HIGH_WATERMARKf, 5, 6, SOCF_LE|SOCF_RO },
    { ENQD_FIFO_LEVELf, 5, 1, SOCF_LE|SOCF_RO },
    { ENQD_FIFO_BPf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ENQR_DEBUGr_fields[] = {
    { ENQR_FIFO_HIGH_WATERMARK_UPDf, 1, 10, SOCF_PUNCH },
    { ENQR_FIFO_HIGH_WATERMARKf, 5, 5, SOCF_LE|SOCF_RO },
    { ENQR_FIFO_LEVELf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ENQ_REQ_DEBUG4r_fields[] = {
    { LAST_TAIL_DROP_Qf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR0r_fields[] = {
    { TAIL_DROP_PKT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR1r_fields[] = {
    { FREE_LIST_UNDERFLOW_PKT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR2r_fields[] = {
    { GUARANTEE_BUFF_DROP_PKT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR3r_fields[] = {
    { ENQ_TAG_TIMEOUT_ERRORf, 1, 22, SOCF_W1TC },
    { HEAD_SHOT_FIFO_OVERFLOWf, 1, 21, SOCF_W1TC },
    { SC_QLEN_EG_FIFO_OVERFLOWf, 1, 20, SOCF_W1TC },
    { SC_QLEN_IG_FIFO_OVERFLOWf, 1, 19, SOCF_W1TC },
    { DC_LEN_FIFO_OVERFLOWf, 1, 18, SOCF_W1TC },
    { AGER_RD_FIFO_OVERFLOWf, 1, 17, SOCF_W1TC },
    { AGER_WR_FIFO_OVERFLOWf, 1, 16, SOCF_W1TC },
    { CS_IF1_FIFO_OVERFLOWf, 1, 15, SOCF_W1TC },
    { CS_IF0_FIFO_OVERFLOWf, 1, 14, SOCF_W1TC },
    { ENQR_DISABLED_QUEUE_DETECTf, 1, 13, SOCF_W1TC },
    { DEQR_DISABLED_QUEUE_DETECTf, 1, 12, SOCF_W1TC },
    { ENQR_MIN_ALLOC_ERRORf, 1, 11, SOCF_W1TC },
    { DEQCONTEXT_PLANE_SWITCH_ERRORf, 1, 10, SOCF_W1TC },
    { DEQCONTEXT_PLANE_B_OVERLOADf, 1, 9, SOCF_W1TC },
    { DEQCONTEXT_PLANE_A_OVERLOADf, 1, 8, SOCF_W1TC },
    { ENQD_FIFO_UNDERRUNf, 1, 7, SOCF_W1TC },
    { ENQD_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { ENQR_FIFO_UNDERRUNf, 1, 5, SOCF_W1TC },
    { ENQR_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { FREE_LIST_OUT_OF_RANGEf, 1, 3, SOCF_W1TC },
    { FREE_LIST_OVERFLOWf, 1, 2, SOCF_W1TC },
    { ENQ_TAGS_FP_UNDERRUNf, 1, 1, SOCF_W1TC },
    { ENQ_TAGS_FP_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR0_MASKr_fields[] = {
    { TAIL_DROP_PKT_CNT_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR1_MASKr_fields[] = {
    { FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR2_MASKr_fields[] = {
    { GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ERROR3_MASKr_fields[] = {
    { ENQ_TAG_TIMEOUT_ERROR_DISINTf, 1, 22, 0 },
    { HEAD_SHOT_FIFO_OVERFLOW_DISINTf, 1, 21, 0 },
    { SC_QLEN_EG_FIFO_OVERFLOW_DISINTf, 1, 20, 0 },
    { SC_QLEN_IG_FIFO_OVERFLOW_DISINTf, 1, 19, 0 },
    { DC_LEN_FIFO_OVERFLOW_DISINTf, 1, 18, 0 },
    { AGER_RD_FIFO_OVERFLOW_DISINTf, 1, 17, 0 },
    { AGER_WR_FIFO_OVERFLOW_DISINTf, 1, 16, 0 },
    { CS_IF1_FIFO_OVERFLOW_DISINTf, 1, 15, 0 },
    { CS_IF0_FIFO_OVERFLOW_DISINTf, 1, 14, 0 },
    { ENQR_DISABLED_QUEUE_DETECT_DISINTf, 1, 13, 0 },
    { DEQR_DISABLED_QUEUE_DETECT_DISINTf, 1, 12, 0 },
    { ENQR_MIN_ALLOC_ERROR_DISINTf, 1, 11, 0 },
    { DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf, 1, 10, 0 },
    { DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf, 1, 9, 0 },
    { DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf, 1, 8, 0 },
    { ENQD_FIFO_UNDERRUN_DISINTf, 1, 7, 0 },
    { ENQD_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { ENQR_FIFO_UNDERRUN_DISINTf, 1, 5, 0 },
    { ENQR_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { FREE_LIST_OUT_OF_RANGE_DISINTf, 1, 3, 0 },
    { FREE_LIST_OVERFLOW_DISINTf, 1, 2, 0 },
    { ENQ_TAGS_FP_UNDERRUN_DISINTf, 1, 1, 0 },
    { ENQ_TAGS_FP_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ETAGS_DEBUG0r_fields[] = {
    { ENQR_FIFO_LEVELf, 9, 10, SOCF_LE|SOCF_RO },
    { ENQ_TAGS_LOW_WATERMARK_UPDf, 1, 9, SOCF_PUNCH },
    { ENQ_TAGS_LOW_WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_ETAGS_DEBUG1r_fields[] = {
    { TC_FP_FIFO_RDATA_VLDf, 1, 25, SOCF_RO },
    { TC_FP_TAGIDf, 8, 17, SOCF_LE|SOCF_RO },
    { TC_FP_FIFO_FIFO_LEVEL_GT_ONEf, 1, 16, SOCF_RO },
    { TC_FP_RF_RADDRf, 8, 8, SOCF_LE|SOCF_RO },
    { TC_FP_RF_WADDRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FL_DEBUG0r_fields[] = {
    { HEAD_SHOT_FIFO_LEVELf, 5, 24, SOCF_LE|SOCF_RO },
    { HEAD_SHOT_FSM_STATEf, 3, 21, SOCF_LE|SOCF_RO },
    { CQ_REQf, 1, 20, 0 },
    { CQ_ACKf, 1, 19, SOCF_W1TC },
    { HEAD_SHOT_FIFO_BUFFER_VLDf, 1, 18, SOCF_RWBW },
    { HEAD_SHOT_FIFO_BUFFERf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FL_DEBUG1r_fields[] = {
    { FREE_LIST_HEAD_PTRf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FL_DEBUG2r_fields[] = {
    { FREE_LIST_TAIL_PTRf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FL_DEBUG3r_fields[] = {
    { FREE_LIST_INITf, 1, 19, SOCF_PUNCH },
    { FREE_LIST_DEPTHf, 19, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_FL_DEBUG4r_fields[] = {
    { FREE_LIST_BPf, 1, 20, SOCF_W1TC },
    { FREE_LIST_LOW_WATERMARK_UPDf, 1, 19, SOCF_PUNCH },
    { FREE_LIST_LOW_WATERMARKf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_HALT_CFGr_fields[] = {
    { QMB_HALT_STATUSf, 1, 19, SOCF_RO },
    { ENQR_MIN_ALLOC_ERROR_HALT_ENf, 1, 18, 0 },
    { DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf, 1, 17, 0 },
    { DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf, 1, 16, 0 },
    { ENQD_FIFO_OVERFLOW_HALT_ENf, 1, 15, 0 },
    { ENQR_FIFO_OVERFLOW_HALT_ENf, 1, 14, 0 },
    { FREE_LIST_OUT_OF_RANGE_HALT_ENf, 1, 13, 0 },
    { FREE_LIST_OVERFLOW_HALT_ENf, 1, 12, 0 },
    { ENQ_TAGS_FP_UNDERRUN_HALT_ENf, 1, 11, 0 },
    { ENQ_TAGS_FP_OVERFLOW_HALT_ENf, 1, 10, 0 },
    { QMB_HALT_MODEf, 1, 9, 0 },
    { QMB_HALT_ENf, 1, 8, 0 },
    { QMB_HALT_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_PKT_HDR_ADJUST0r_fields[] = {
    { PKT_HDR_ADJUST_SIGN15f, 1, 31, 0 },
    { PKT_HDR_ADJUST15f, 7, 24, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN14f, 1, 23, 0 },
    { PKT_HDR_ADJUST14f, 7, 16, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN13f, 1, 15, 0 },
    { PKT_HDR_ADJUST13f, 7, 8, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN12f, 1, 7, 0 },
    { PKT_HDR_ADJUST12f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_PKT_HDR_ADJUST1r_fields[] = {
    { PKT_HDR_ADJUST_SIGN11f, 1, 31, 0 },
    { PKT_HDR_ADJUST11f, 7, 24, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN10f, 1, 23, 0 },
    { PKT_HDR_ADJUST10f, 7, 16, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN9f, 1, 15, 0 },
    { PKT_HDR_ADJUST9f, 7, 8, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN8f, 1, 7, 0 },
    { PKT_HDR_ADJUST8f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_PKT_HDR_ADJUST2r_fields[] = {
    { PKT_HDR_ADJUST_SIGN7f, 1, 31, 0 },
    { PKT_HDR_ADJUST7f, 7, 24, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN6f, 1, 23, 0 },
    { PKT_HDR_ADJUST6f, 7, 16, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN5f, 1, 15, 0 },
    { PKT_HDR_ADJUST5f, 7, 8, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN4f, 1, 7, 0 },
    { PKT_HDR_ADJUST4f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_PKT_HDR_ADJUST3r_fields[] = {
    { PKT_HDR_ADJUST_SIGN3f, 1, 31, 0 },
    { PKT_HDR_ADJUST3f, 7, 24, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN2f, 1, 23, 0 },
    { PKT_HDR_ADJUST2f, 7, 16, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN1f, 1, 15, 0 },
    { PKT_HDR_ADJUST1f, 7, 8, SOCF_LE },
    { PKT_HDR_ADJUST_SIGN0f, 1, 7, 0 },
    { PKT_HDR_ADJUST0f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_PKT_HDR_ADJUST4r_fields[] = {
    { STATS_ACCOUNTING_MODEf, 1, 9, 0 },
    { MC_USE_GLOBAL_LEN_ADJ_IDXf, 1, 8, 0 },
    { GLOBAL_PKT_HDR_ADJUST_SIGNf, 1, 7, 0 },
    { GLOBAL_PKT_HDR_ADJUSTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_QUEUE_CONFIG_CTRLr_fields[] = {
    { CQ_ERRf, 1, 19, SOCF_RWBW },
    { CQ_REQf, 1, 18, 0 },
    { CQ_ACKf, 1, 17, SOCF_W1TC },
    { ADD_DELETE_Nf, 1, 16, 0 },
    { QUEUE_NUMBERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_QUEUE_CONFIG_DATAr_fields[] = {
    { DEMAND_ENABLEf, 1, 15, 0 },
    { RATE_DELTA_MAX_INDEXf, 6, 9, SOCF_LE },
    { BUFFS_TEMPLATEf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_RAM_TM0r_fields[] = {
    { BUFFER_LIST_MEM_TMf, 4, 26, SOCF_LE },
    { TAIL_LLA_MEM_TM2f, 4, 22, SOCF_LE },
    { TAIL_LLA_MEM_TM01f, 4, 18, SOCF_LE },
    { HEAD_LLA_MEM_TM2f, 4, 14, SOCF_LE },
    { HEAD_LLA_MEM_TM01f, 4, 10, SOCF_LE },
    { ALLOCBUFFSCNT_MEM_TMf, 4, 6, SOCF_LE },
    { ENQD_FIFO_MEM_TMf, 2, 4, SOCF_LE },
    { ENQR_FIFO_MEM_TMf, 2, 2, SOCF_LE },
    { TC_FP_MEM_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_RAM_TM1r_fields[] = {
    { SLQ_MEM_TMf, 4, 22, SOCF_LE },
    { ECONTEXT_TAIL_LLA_MEM_TMf, 4, 18, SOCF_LE },
    { ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf, 4, 14, SOCF_LE },
    { ECONTEXT_ALLOCBUFFSCNT_MEM_TMf, 4, 10, SOCF_LE },
    { STATS_CFG_MEM_TMf, 2, 8, SOCF_LE },
    { LLATRANS_MEM_TMf, 4, 4, SOCF_LE },
    { FLUSHPEND_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_SELECTED_Qr_fields[] = {
    { SELECTED_Qf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_SLQ_BYTE_CNTr_fields[] = {
    { SLQ_BYTE_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_SLQ_PKT_CNTr_fields[] = {
    { SLQ_PKT_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_SLQ_PTRr_fields[] = {
    { AUTO_INCRf, 1, 9, 0 },
    { GOf, 1, 8, SOCF_PUNCH },
    { SLQ_PTRf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_STATSCFG_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_STATUS0r_fields[] = {
    { LAST_HEC_ERRORED_Qf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_STATUS1r_fields[] = {
    { Q_WAS_FLUSHEDf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_TRACE_IF_STATUSr_fields[] = {
    { DEQD_STATUSf, 1, 1, SOCF_W1TC },
    { ENQD_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMB_TRACE_IF_STATUS_MASKr_fields[] = {
    { DEQD_STATUS_DISINTf, 1, 1, 0 },
    { ENQD_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_AGER_CONFIG0r_fields[] = {
    { AGER_SCALING_FACTORf, 3, 1, SOCF_LE },
    { AGER_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_AGER_CONFIG1r_fields[] = {
    { AGER_TAIL_BUFFERf, 15, 16, SOCF_LE },
    { AGER_TAIL_QUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_CONFIG0r_fields[] = {
    { QMC_TREX2_DEBUG_ENABLEf, 1, 7, 0 },
    { QM_PHASE_SYNCf, 1, 6, SOCF_PUNCH },
    { INIT_DONEf, 1, 5, SOCF_W1TC },
    { INITf, 1, 4, SOCF_PUNCH },
    { QS_SHAPER_LIMIT_ENABLEf, 1, 3, 0 },
    { RATE_SHIFTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_DC_CONFIG0r_fields[] = {
    { MAX_ARRIVAL_BYTESf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_DC_CONFIG1r_fields[] = {
    { LENGTH_SUM_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_ECC_DEBUGr_fields[] = {
    { RDELTA_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { RDELTA_ENABLE_ECCf, 1, 6, 0 },
    { BUFFAGE_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { BUFFAGE_ENABLE_ECCf, 1, 4, 0 },
    { VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { VOQCONFIG_ENABLE_ECCf, 1, 2, 0 },
    { VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { VOQARRIVALS_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_ECC_ERRORr_fields[] = {
    { RDELTA_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RDELTA_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { BUFFAGE_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { BUFFAGE_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { VOQCONFIG_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { VOQCONFIG_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { VOQARRIVALS_B_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { VOQARRIVALS_B_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { VOQARRIVALS_A_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { VOQARRIVALS_A_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_ECC_ERROR_MASKr_fields[] = {
    { RDELTA_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RDELTA_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { BUFFAGE_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { BUFFAGE_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { VOQCONFIG_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { VOQCONFIG_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { VOQARRIVALS_B_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { VOQARRIVALS_A_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_ERROR0r_fields[] = {
    { SC_DMND_EG_FIFO_OVERFLOWf, 1, 16, SOCF_W1TC },
    { SC_DMND_IG_FIFO_OVERFLOWf, 1, 15, SOCF_W1TC },
    { QAVG_GAIN_FIFO_OVERFLOWf, 1, 14, SOCF_W1TC },
    { QAVG_CURRENT_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { QAVG_QLEN_FIFO_OVERFLOWf, 1, 12, SOCF_W1TC },
    { QAVG_PENDING_FIFO_OVERFLOWf, 1, 11, SOCF_W1TC },
    { AGER_QMB_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { AGER_PENDING_FIFO_OVERFLOWf, 1, 9, SOCF_W1TC },
    { DC_CMD_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { DC_QLEN_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { DC_BRATE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { DC_SRATE_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { QUEUE_AGED_CNTf, 3, 2, SOCF_LE|SOCF_COR },
    { VOQ_ARRIVAL_SATURATIONf, 1, 1, SOCF_W1TC },
    { EARLY_DEMAND_REQf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_ERROR0_MASKr_fields[] = {
    { SC_DMND_EG_FIFO_OVERFLOW_DISINTf, 1, 16, 0 },
    { SC_DMND_IG_FIFO_OVERFLOW_DISINTf, 1, 15, 0 },
    { QAVG_GAIN_FIFO_OVERFLOW_DISINTf, 1, 14, 0 },
    { QAVG_CURRENT_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { QAVG_QLEN_FIFO_OVERFLOW_DISINTf, 1, 12, 0 },
    { QAVG_PENDING_FIFO_OVERFLOW_DISINTf, 1, 11, 0 },
    { AGER_QMB_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { AGER_PENDING_FIFO_OVERFLOW_DISINTf, 1, 9, 0 },
    { DC_CMD_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { DC_QLEN_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { DC_BRATE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { DC_SRATE_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { QUEUE_AGED_CNT_DISINTf, 3, 2, SOCF_LE },
    { VOQ_ARRIVAL_SATURATION_DISINTf, 1, 1, 0 },
    { EARLY_DEMAND_REQ_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_QAVG_CONFIG0r_fields[] = {
    { QAVG_TAIL_QUEUEf, 16, 1, SOCF_LE },
    { QAVG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_RAM_TM0r_fields[] = {
    { VOQARRIVALS_MEM_TMf, 4, 10, SOCF_LE },
    { VOQCONFIG_MEM_TMf, 4, 6, SOCF_LE },
    { RDELTA_MEM_TMf, 2, 4, SOCF_LE },
    { BUFFAGE_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_STATUS0r_fields[] = {
    { LAST_SATURATED_VOQf, 16, 16, SOCF_LE|SOCF_RO },
    { LAST_AGED_Qf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QMC_STATUS1r_fields[] = {
    { ARRIVAL_USAGE_CTRLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_CS_CONFIG0r_fields[] = {
    { DEQ_CS_STATS_ENf, 1, 6, 0 },
    { CS_DEQ_SEGMENTf, 5, 1, SOCF_LE },
    { QM_CS_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_CS_CONFIG1r_fields[] = {
    { CS_DEQUEUE_HIGH_QUEUE_IDf, 16, 16, SOCF_LE },
    { CS_DEQUEUE_LOW_QUEUE_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_CS_QSTATSLKUP0r_fields[] = {
    { QU_CNTR_GRP7f, 4, 28, SOCF_LE },
    { QU_CNTR_GRP6f, 4, 24, SOCF_LE },
    { QU_CNTR_GRP5f, 4, 20, SOCF_LE },
    { QU_CNTR_GRP4f, 4, 16, SOCF_LE },
    { QU_CNTR_GRP3f, 4, 12, SOCF_LE },
    { QU_CNTR_GRP2f, 4, 8, SOCF_LE },
    { QU_CNTR_GRP1f, 4, 4, SOCF_LE },
    { QU_CNTR_GRP0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_CS_QSTATSLKUP1r_fields[] = {
    { QU_CNTR_GRP15f, 4, 28, SOCF_LE },
    { QU_CNTR_GRP14f, 4, 24, SOCF_LE },
    { QU_CNTR_GRP13f, 4, 20, SOCF_LE },
    { QU_CNTR_GRP12f, 4, 16, SOCF_LE },
    { QU_CNTR_GRP11f, 4, 12, SOCF_LE },
    { QU_CNTR_GRP10f, 4, 8, SOCF_LE },
    { QU_CNTR_GRP9f, 4, 4, SOCF_LE },
    { QU_CNTR_GRP8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_QSB_RAND_SB_DEBUGr_fields[] = {
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO },
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_USE_DEBUG_TAP_SELf, 1, 4, 0 },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QM_TAIL_DROP_CONFIGr_fields[] = {
    { ASSUME_MRU_FOR_TAIL_DROPf, 1, 14, 0 },
    { MRU_IN_LINES_DIV_BUFFSIZEf, 4, 10, SOCF_LE },
    { MRU_IN_LINES_MOD_BUFFSIZEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QPP_BP_MONITOR_DEBUGr_fields[] = {
    { SHAPER_BACKPRESSUREf, 1, 16, SOCF_W1TC },
    { BAA_BACKPRESSUREf, 1, 15, SOCF_W1TC },
    { ENQDEQ_ACKf, 1, 14, SOCF_W1TC },
    { DEQ_REQf, 1, 13, SOCF_W1TC },
    { ENQ_REQf, 1, 12, SOCF_W1TC },
    { CUPD_ACKf, 1, 11, SOCF_W1TC },
    { CUPD_REQf, 1, 10, SOCF_W1TC },
    { CTX_ACKf, 1, 9, SOCF_W1TC },
    { CTX_REQf, 1, 8, SOCF_W1TC },
    { CAL_ACKf, 1, 7, SOCF_W1TC },
    { CAL_REQf, 1, 6, SOCF_W1TC },
    { AGER_ACKf, 1, 5, SOCF_W1TC },
    { AGER_REQf, 1, 4, SOCF_W1TC },
    { SHAPER_ACKf, 1, 3, SOCF_W1TC },
    { SHAPER_REQf, 1, 2, SOCF_W1TC },
    { BAA_ACKf, 1, 1, SOCF_W1TC },
    { BAA_REQf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_AGEEVENT_ECC_STATUSr_fields[] = {
    { DBAGEEVENT_ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_AGEFLAGS_ECC_STATUSr_fields[] = {
    { DBAGEFLAGS_ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_AGEH_ECC_STATUSr_fields[] = {
    { DBAGEH1_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { DBAGEH0_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_AGEL_ECC_STATUSr_fields[] = {
    { DBAGEL1_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { DBAGEL0_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_AGETHRESH_ECC_STATUSr_fields[] = {
    { DBAGETHRESH_ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_BSE_ECC_STATUSr_fields[] = {
    { DBBSE_ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_BSN_ECC_STATUSr_fields[] = {
    { DBBSN_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_CALENDAR_AGER_ECC_DEBUGr_fields[] = {
    { DBCAL1_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { DBCAL1_ENABLE_ECCf, 1, 16, 0 },
    { DBCAL0_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { DBCAL0_ENABLE_ECCf, 1, 14, 0 },
    { DBAGEH1_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { DBAGEH1_ENABLE_ECCf, 1, 12, 0 },
    { DBAGEH0_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DBAGEH0_ENABLE_ECCf, 1, 10, 0 },
    { DBAGEL1_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DBAGEL1_ENABLE_ECCf, 1, 8, 0 },
    { DBAGEL0_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DBAGEL0_ENABLE_ECCf, 1, 6, 0 },
    { DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { DBAGEFLAGS_ENABLE_ECCf, 1, 4, 0 },
    { DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { DBAGEEVENT_ENABLE_ECCf, 1, 2, 0 },
    { DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DBAGETHRESH_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_CALENDAR_AGER_ECC_ERRORr_fields[] = {
    { DBCAL1_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DBCAL1_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DBCAL0_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DBCAL0_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DBAGEH1_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DBAGEH1_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DBAGEH0_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DBAGEH0_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DBAGEL1_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DBAGEL1_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DBAGEL0_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DBAGEL0_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DBAGEFLAGS_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DBAGEFLAGS_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DBAGEEVENT_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DBAGEEVENT_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DBAGETHRESH_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DBAGETHRESH_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_CALENDAR_AGER_ECC_ERROR_MASKr_fields[] = {
    { DBCAL1_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DBCAL1_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DBCAL0_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DBCAL0_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DBAGEH1_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DBAGEH1_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DBAGEH0_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DBAGEH0_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DBAGEL1_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DBAGEL1_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DBAGEL0_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DBAGEL0_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DBAGEFLAGS_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DBAGEEVENT_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DBAGEEVENT_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DBAGETHRESH_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DBAGETHRESH_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_CALENDAR_ECC_STATUSr_fields[] = {
    { DBCAL1_ECC_ERROR_ADDRESSf, 11, 11, SOCF_LE|SOCF_RWBW },
    { DBCAL0_ECC_ERROR_ADDRESSf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_E2NT_ECC_STATUSr_fields[] = {
    { DBE2NT_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_ERRORr_fields[] = {
    { QMIF_ERROR_DEQ_DONE_OUTSTANDINGf, 1, 8, SOCF_W1TC },
    { CPU_WR_TO_ACTIVE_TDMCALf, 1, 7, SOCF_W1TC },
    { DEQ_HEAD_MISMATCHf, 1, 6, SOCF_W1TC },
    { CAL_QPP_BW_ERRORf, 1, 5, SOCF_W1TC },
    { CAL_EPOCH_MID_CYCLEf, 1, 4, SOCF_W1TC },
    { AGER_TICK_TOO_SMALLf, 1, 3, SOCF_W1TC },
    { AGER_FILL_THRESH_HITf, 1, 2, SOCF_W1TC },
    { DEQUEUE_CONTEXT_FULLf, 1, 1, SOCF_W1TC },
    { ENQDEQ_FIFO_FULLf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_ERROR_MASKr_fields[] = {
    { QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf, 1, 8, 0 },
    { CPU_WR_TO_ACTIVE_TDMCAL_DISINTf, 1, 7, 0 },
    { DEQ_HEAD_MISMATCH_DISINTf, 1, 6, 0 },
    { CAL_QPP_BW_ERROR_DISINTf, 1, 5, 0 },
    { CAL_EPOCH_MID_CYCLE_DISINTf, 1, 4, 0 },
    { AGER_TICK_TOO_SMALL_DISINTf, 1, 3, 0 },
    { AGER_FILL_THRESH_HIT_DISINTf, 1, 2, 0 },
    { DEQUEUE_CONTEXT_FULL_DISINTf, 1, 1, 0 },
    { ENQDEQ_FIFO_FULL_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_HALT_CFGr_fields[] = {
    { QSA_HALT_STATUSf, 1, 22, SOCF_RO },
    { DEQ_HEAD_MISMATCH_HALT_ENf, 1, 21, 0 },
    { CAL_QPP_BW_ERROR_HALT_ENf, 1, 20, 0 },
    { CAL_EPOCH_MID_CYCLE_HALT_ENf, 1, 19, 0 },
    { BAA_EVENT_FIFO_FULL_HALT_ENf, 1, 18, 0 },
    { SHAPER_EVENT_FIFO_FULL_HALT_ENf, 1, 17, 0 },
    { AGER_TICK_TOO_SMALL_HALT_ENf, 1, 16, 0 },
    { AGER_FILL_THRESH_HIT_HALT_ENf, 1, 15, 0 },
    { DEQUEUE_CONTEXT_FULL_HALT_ENf, 1, 14, 0 },
    { ENQDEQ_FIFO_FULL_HALT_ENf, 1, 13, 0 },
    { CI_QS_CONGESTION_HALT_ENf, 1, 12, 0 },
    { TS_QS_PRI_THROTTLE_HALT_ENf, 1, 11, 0 },
    { QM_QS_TAG_BP_HALT_ENf, 1, 10, 0 },
    { QSA_HALT_MODEf, 1, 9, 0 },
    { QSA_HALT_ENf, 1, 8, 0 },
    { QSA_HALT_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_INITr_fields[] = {
    { QSA_PHASE_SYNCf, 1, 2, SOCF_PUNCH },
    { INIT_DONEf, 1, 1, SOCF_W1TC },
    { INITf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_AGEFLAGSr_fields[] = {
    { DBAGETHRESH_TMf, 4, 24, SOCF_LE },
    { DBAGEEVENT_TMAf, 4, 20, SOCF_LE },
    { DBAGEEVENT_TMBf, 4, 16, SOCF_LE },
    { DBAGEFLAGS_TMA_MEM0f, 4, 12, SOCF_LE },
    { DBAGEFLAGS_TMA_MEM1f, 4, 8, SOCF_LE },
    { DBAGEFLAGS_TMB_MEM0f, 4, 4, SOCF_LE },
    { DBAGEFLAGS_TMB_MEM1f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_AGEHr_fields[] = {
    { DBAGEH1_TMA_MEM0_TMf, 4, 28, SOCF_LE },
    { DBAGEH1_TMA_MEM1_TMf, 4, 24, SOCF_LE },
    { DBAGEH1_TMB_MEM0_TMf, 4, 20, SOCF_LE },
    { DBAGEH1_TMB_MEM1_TMf, 4, 16, SOCF_LE },
    { DBAGEH0_TMA_MEM0_TMf, 4, 12, SOCF_LE },
    { DBAGEH0_TMA_MEM1_TMf, 4, 8, SOCF_LE },
    { DBAGEH0_TMB_MEM0_TMf, 4, 4, SOCF_LE },
    { DBAGEH0_TMB_MEM1_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_AGELr_fields[] = {
    { DBAGEL1_TMA_MEM0_TMf, 4, 28, SOCF_LE },
    { DBAGEL1_TMA_MEM1_TMf, 4, 24, SOCF_LE },
    { DBAGEL1_TMB_MEM0_TMf, 4, 20, SOCF_LE },
    { DBAGEL1_TMB_MEM1_TMf, 4, 16, SOCF_LE },
    { DBAGEL0_TMA_MEM0_TMf, 4, 12, SOCF_LE },
    { DBAGEL0_TMA_MEM1_TMf, 4, 8, SOCF_LE },
    { DBAGEL0_TMB_MEM0_TMf, 4, 4, SOCF_LE },
    { DBAGEL0_TMB_MEM1_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_ASSORTED0r_fields[] = {
    { DBTSBSB_TMf, 4, 24, SOCF_LE },
    { DBCAL1_TMf, 4, 20, SOCF_LE },
    { DBCAL0_TMf, 4, 16, SOCF_LE },
    { DBQ2SC3_TMf, 4, 12, SOCF_LE },
    { DBQ2SC2_TMf, 4, 8, SOCF_LE },
    { DBQ2SC1_TMf, 4, 4, SOCF_LE },
    { DBQ2SC0_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_ASSORTED1r_fields[] = {
    { DBQTHRESH1_TMf, 4, 28, SOCF_LE },
    { DBQTHRESH0_TMf, 4, 24, SOCF_LE },
    { DBQSTATE1_TMf, 4, 20, SOCF_LE },
    { DBQSTATE0_TMf, 4, 16, SOCF_LE },
    { DBQPARAMS1_TMf, 4, 12, SOCF_LE },
    { DBQPARAMS0_TMf, 4, 8, SOCF_LE },
    { DBBSN_TMf, 4, 4, SOCF_LE },
    { DBS2N_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_MEM_DEBUG_ASSORTED2r_fields[] = {
    { DBBSE_TMf, 4, 4, SOCF_LE },
    { DBE2NT_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_Q2SC0_ECC_STATUSr_fields[] = {
    { DBQ2SC1_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBQ2SC0_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_Q2SC1_ECC_STATUSr_fields[] = {
    { DBQ2SC3_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBQ2SC2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QPARAMS_ECC_STATUSr_fields[] = {
    { DBQPARAMS1_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { DBQPARAMS0_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QPP_ECC_DEBUGr_fields[] = {
    { DBE2NT_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { DBE2NT_ENABLE_ECCf, 1, 28, 0 },
    { DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { DBQTHRESH1_ENABLE_ECCf, 1, 26, 0 },
    { DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { DBQTHRESH0_ENABLE_ECCf, 1, 24, 0 },
    { DBTSBSB_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { DBTSBSB_ENABLE_ECCf, 1, 22, 0 },
    { DBBSE_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { DBBSE_ENABLE_ECCf, 1, 20, 0 },
    { DBBSN_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { DBBSN_ENABLE_ECCf, 1, 18, 0 },
    { DBS2N_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { DBS2N_ENABLE_ECCf, 1, 16, 0 },
    { DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { DBQ2SC3_ENABLE_ECCf, 1, 14, 0 },
    { DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { DBQ2SC2_ENABLE_ECCf, 1, 12, 0 },
    { DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DBQ2SC1_ENABLE_ECCf, 1, 10, 0 },
    { DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DBQ2SC0_ENABLE_ECCf, 1, 8, 0 },
    { DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DBQSTATE1_ENABLE_ECCf, 1, 6, 0 },
    { DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { DBQSTATE0_ENABLE_ECCf, 1, 4, 0 },
    { DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { DBQPARAMS1_ENABLE_ECCf, 1, 2, 0 },
    { DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DBQPARAMS0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QPP_ECC_ERRORr_fields[] = {
    { DBE2NT_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { DBE2NT_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { DBQTHRESH1_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { DBQTHRESH1_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { DBQTHRESH0_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { DBQTHRESH0_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { DBTSBSB_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { DBTSBSB_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { DBBSE_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { DBBSE_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { DBBSN_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { DBBSN_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { DBS2N_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DBS2N_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DBQ2SC3_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DBQ2SC3_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DBQ2SC2_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DBQ2SC2_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DBQ2SC1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DBQ2SC1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DBQ2SC0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DBQ2SC0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DBQSTATE1_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DBQSTATE1_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DBQSTATE0_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DBQSTATE0_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DBQPARAMS1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DBQPARAMS1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DBQPARAMS0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DBQPARAMS0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QPP_ECC_ERROR_MASKr_fields[] = {
    { DBE2NT_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { DBE2NT_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { DBQTHRESH1_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { DBQTHRESH1_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { DBQTHRESH0_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { DBQTHRESH0_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { DBTSBSB_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { DBTSBSB_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { DBBSE_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { DBBSE_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { DBBSN_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { DBBSN_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { DBS2N_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DBS2N_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DBQ2SC3_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DBQ2SC3_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DBQ2SC2_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DBQ2SC2_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DBQ2SC1_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DBQ2SC1_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DBQ2SC0_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DBQ2SC0_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DBQSTATE1_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DBQSTATE1_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DBQSTATE0_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DBQSTATE0_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DBQPARAMS1_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DBQPARAMS1_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DBQPARAMS0_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DBQPARAMS0_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QSTATE_ECC_STATUSr_fields[] = {
    { DBQSTATE1_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { DBQSTATE0_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_QTHRESH_ECC_STATUSr_fields[] = {
    { DBQTHRESH1_ECC_ERROR_ADDRESSf, 13, 13, SOCF_LE|SOCF_RWBW },
    { DBQTHRESH0_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_S2N_ECC_STATUSr_fields[] = {
    { DBS2N_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_TRACE_IF_STATUSr_fields[] = {
    { DEQDONE_STATUSf, 1, 1, SOCF_W1TC },
    { ENQDONE_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_TRACE_IF_STATUS_MASKr_fields[] = {
    { DEQDONE_STATUS_DISINTf, 1, 1, 0 },
    { ENQDONE_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_TREX2_DEBUG_ENABLEr_fields[] = {
    { QSA_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSA_TSTB_ECC_STATUSr_fields[] = {
    { DBTSBSB_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA0_ECC_STATUSr_fields[] = {
    { DBBAASTATESTARVING_ECC_ERROR_ADDRESSf, 9, 18, SOCF_LE|SOCF_RWBW },
    { DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW },
    { DBBAAEVENT_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA1_ECC_STATUSr_fields[] = {
    { DBBAACRED3_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAACRED2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA2_ECC_STATUSr_fields[] = {
    { DBBAACRED1_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAACRED0_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA3_ECC_STATUSr_fields[] = {
    { DBBAALEAKB3_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAALEAKB2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA4_ECC_STATUSr_fields[] = {
    { DBBAALEAKB1_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAALEAKB0_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA5_ECC_STATUSr_fields[] = {
    { DBBAALEAKA3_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAALEAKA2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA6_ECC_STATUSr_fields[] = {
    { DBBAALEAKA1_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { DBBAALEAKA0_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA_ECC_DEBUGr_fields[] = {
    { DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { DBBAASTATESTARVING_ENABLE_ECCf, 1, 28, 0 },
    { DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { DBBAASTATEHUNGRY_ENABLE_ECCf, 1, 26, 0 },
    { DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { DBBAAEVENT_ENABLE_ECCf, 1, 24, 0 },
    { DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { DBBAACRED3_ENABLE_ECCf, 1, 22, 0 },
    { DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { DBBAACRED2_ENABLE_ECCf, 1, 20, 0 },
    { DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { DBBAACRED1_ENABLE_ECCf, 1, 18, 0 },
    { DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { DBBAACRED0_ENABLE_ECCf, 1, 16, 0 },
    { DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { DBBAALEAKB3_ENABLE_ECCf, 1, 14, 0 },
    { DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { DBBAALEAKB2_ENABLE_ECCf, 1, 12, 0 },
    { DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DBBAALEAKB1_ENABLE_ECCf, 1, 10, 0 },
    { DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DBBAALEAKB0_ENABLE_ECCf, 1, 8, 0 },
    { DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DBBAALEAKA3_ENABLE_ECCf, 1, 6, 0 },
    { DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { DBBAALEAKA2_ENABLE_ECCf, 1, 4, 0 },
    { DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { DBBAALEAKA1_ENABLE_ECCf, 1, 2, 0 },
    { DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DBBAALEAKA0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA_ECC_ERRORr_fields[] = {
    { DBBAASTATESTARVING_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { DBBAASTATESTARVING_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { DBBAASTATEHUNGRY_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { DBBAASTATEHUNGRY_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { DBBAAEVENT_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { DBBAAEVENT_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { DBBAACRED3_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { DBBAACRED3_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { DBBAACRED2_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { DBBAACRED2_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { DBBAACRED1_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { DBBAACRED1_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { DBBAACRED0_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DBBAACRED0_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DBBAALEAKB3_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DBBAALEAKB3_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DBBAALEAKB2_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DBBAALEAKB2_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DBBAALEAKB1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DBBAALEAKB1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DBBAALEAKB0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DBBAALEAKB0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DBBAALEAKA3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DBBAALEAKA3_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DBBAALEAKA2_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DBBAALEAKA2_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DBBAALEAKA1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DBBAALEAKA1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DBBAALEAKA0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DBBAALEAKA0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_BAA_ECC_ERROR_MASKr_fields[] = {
    { DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { DBBAAEVENT_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { DBBAAEVENT_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { DBBAACRED3_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { DBBAACRED3_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { DBBAACRED2_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { DBBAACRED2_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { DBBAACRED1_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { DBBAACRED1_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { DBBAACRED0_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DBBAACRED0_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DBBAALEAKB3_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DBBAALEAKB2_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DBBAALEAKB1_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DBBAALEAKB0_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DBBAALEAKA3_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DBBAALEAKA2_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DBBAALEAKA1_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DBBAALEAKA0_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_ENABLEr_fields[] = {
    { TS_HOLD_MODEf, 1, 24, 0 },
    { TS_EVENT_BLOCK_IF_IN_CTXTf, 1, 23, 0 },
    { DISABLE_RAND_RANKf, 1, 22, 0 },
    { PUP_ACR_CAL_CTXT_TO_HIGHf, 1, 21, 0 },
    { PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf, 1, 20, 0 },
    { SHAPER_FORCE_BACKPRESSURE_FROM_QPPf, 1, 19, 0 },
    { BAA_FORCE_BACKPRESSURE_FROM_QPPf, 1, 18, 0 },
    { BAA_NEXT_HUNGRY_MODEf, 1, 17, 0 },
    { BAA_CHANGE_SOON_UPDATE_FROM_QPPf, 1, 16, 0 },
    { SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf, 1, 15, 0 },
    { DROP_BAA_EVENT_DEQHITf, 1, 14, 0 },
    { DROP_SHAPED_EVENT_DEQHITf, 1, 13, 0 },
    { CFG_SPP_IDLE_CUPDf, 1, 12, 0 },
    { CFG_SPP_IDLE_DEQf, 1, 11, 0 },
    { CFG_SPP_IDLE_CTXTCLOSEf, 1, 10, 0 },
    { QSB_QPP_HZ_BLOCK_B2B_QUEUEf, 1, 9, 0 },
    { QSB_QPP_HZ_BLOCK_B2B_SYSPORTf, 1, 8, 0 },
    { SCI_RI_ENABLEf, 1, 7, 0 },
    { QM_RI_ENABLEf, 1, 6, 0 },
    { QSB_SHAPERf, 1, 5, 0 },
    { QSB_BAAf, 1, 4, 0 },
    { QSB_GGPf, 1, 3, 0 },
    { QSB_PUPf, 1, 2, 0 },
    { QSB_SPPf, 1, 1, 0 },
    { QSB_QPPf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_GEN_ERROR_FLAGSr_fields[] = {
    { GGP_OUT_OF_RANGE_MCf, 1, 15, SOCF_W1TC },
    { HYBRID_PLANE_CTXT_OVERFLOWf, 1, 14, SOCF_W1TC },
    { HYBRID_PLANE_CTXT_UNDERFLOWf, 1, 13, SOCF_W1TC },
    { SC_TO_QS_RATE_FIFO_OVERFLOWf, 1, 12, SOCF_W1TC },
    { SATISFIED_MISMATCHf, 1, 11, SOCF_W1TC },
    { SATISFIED_UNDERRUNf, 1, 10, SOCF_W1TC },
    { SATISFIED_OVERRUNf, 1, 9, SOCF_W1TC },
    { GRANT_CTXT_UNDERRUNf, 1, 8, SOCF_W1TC },
    { GRANT_CTXT_OVERRUNf, 1, 7, SOCF_W1TC },
    { GGP_TS_GRANT_TOO_SOONf, 1, 6, SOCF_W1TC },
    { SPP_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { HI_PUP_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { LO_PUP_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { SC_TO_QS_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { QS_TO_SC_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { QUEUE_OUT_OF_BAA_RANGEf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_GEN_ERROR_FLAGS_MASKr_fields[] = {
    { GGP_OUT_OF_RANGE_MC_DISINTf, 1, 15, 0 },
    { HYBRID_PLANE_CTXT_OVERFLOW_DISINTf, 1, 14, 0 },
    { HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf, 1, 13, 0 },
    { SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf, 1, 12, 0 },
    { SATISFIED_MISMATCH_DISINTf, 1, 11, 0 },
    { SATISFIED_UNDERRUN_DISINTf, 1, 10, 0 },
    { SATISFIED_OVERRUN_DISINTf, 1, 9, 0 },
    { GRANT_CTXT_OVERRUN_DISINTf, 1, 8, 0 },
    { GRANT_CTXT_UNDERRUN_DISINTf, 1, 7, 0 },
    { GGP_TS_GRANT_TOO_SOON_DISINTf, 1, 6, 0 },
    { SPP_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { HI_PUP_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { LO_PUP_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { SC_TO_QS_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { QS_TO_SC_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { QUEUE_OUT_OF_BAA_RANGE_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_GGP_ECC_STATUSr_fields[] = {
    { DBLN2Q_ECC_ERROR_ADDRESSf, 14, 13, SOCF_LE|SOCF_RWBW },
    { DBS2Q_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_HALT_CFGr_fields[] = {
    { QSB_HALT_STATUSf, 1, 26, SOCF_RO },
    { SHAPER_FILL_THRESH_HIT_HALT_ENf, 1, 25, 0 },
    { BAA_FILL_THRESH_HIT_HALT_ENf, 1, 24, 0 },
    { CUPD_GT2_PER_TS_HALT_ENf, 1, 22, 0 },
    { CUPD_SAW2_EXP1_HALT_ENf, 1, 21, 0 },
    { CUPD_SAW1_EXP2_HALT_ENf, 1, 20, 0 },
    { CUPD_SAW0_HALT_ENf, 1, 19, 0 },
    { CUPD_SAW1_EXP0_HALT_ENf, 1, 18, 0 },
    { CUPD_SOT_BEFORE_TX_HALT_ENf, 1, 17, 0 },
    { CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf, 1, 16, 0 },
    { CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf, 1, 15, 0 },
    { CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf, 1, 14, 0 },
    { CONTEXT_CLOSE_NOT_OPEN_HALT_ENf, 1, 13, 0 },
    { CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf, 1, 12, 0 },
    { CALENDAR_GT2_PER_TS_HALT_ENf, 1, 11, 0 },
    { CALENDAR_SOT_BEFORE_TX_HALT_ENf, 1, 10, 0 },
    { QSB_HALT_MODEf, 1, 9, 0 },
    { QSB_HALT_ENf, 1, 8, 0 },
    { QSB_HALT_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_INITr_fields[] = {
    { INIT_DONEf, 1, 1, SOCF_W1TC },
    { INITf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_ASSORTED0r_fields[] = {
    { DBPLUT_TMf, 4, 24, SOCF_LE },
    { DBSPPH_TM_MEM0f, 4, 20, SOCF_LE },
    { DBSPPH_TM_MEM1f, 4, 16, SOCF_LE },
    { DBSPPL_TM_MEM0f, 4, 12, SOCF_LE },
    { DBSPPL_TM_MEM1f, 4, 8, SOCF_LE },
    { DBLASTSENT_TMBf, 4, 4, SOCF_LE },
    { DBLASTSENT_TMAf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_ASSORTED1r_fields[] = {
    { DBPUPFIFO_HI_TMf, 4, 12, SOCF_LE },
    { DBPUPFIFO_LO_TMf, 4, 8, SOCF_LE },
    { DBS2Q_TMf, 4, 4, SOCF_LE },
    { DBLN2Q_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_BAA0r_fields[] = {
    { DBBAACRED3_MEM0_TMf, 4, 28, SOCF_LE },
    { DBBAACRED3_MEM1_TMf, 4, 24, SOCF_LE },
    { DBBAACRED2_MEM0_TMf, 4, 20, SOCF_LE },
    { DBBAACRED2_MEM1_TMf, 4, 16, SOCF_LE },
    { DBBAACRED1_MEM0_TMf, 4, 12, SOCF_LE },
    { DBBAACRED1_MEM1_TMf, 4, 8, SOCF_LE },
    { DBBAACRED0_MEM0_TMf, 4, 4, SOCF_LE },
    { DBBAACRED0_MEM1_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_BAA1r_fields[] = {
    { DBBAALEAKA3_TMf, 4, 28, SOCF_LE },
    { DBBAALEAKA2_TMf, 4, 24, SOCF_LE },
    { DBBAALEAKA1_TMf, 4, 20, SOCF_LE },
    { DBBAALEAKA0_TMf, 4, 16, SOCF_LE },
    { DBBAALEAKB3_TMf, 4, 12, SOCF_LE },
    { DBBAALEAKB2_TMf, 4, 8, SOCF_LE },
    { DBBAALEAKB1_TMf, 4, 4, SOCF_LE },
    { DBBAALEAKB0_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_BAA2r_fields[] = {
    { DBBAASTATEHUNGRY_TMf, 4, 8, SOCF_LE },
    { DBBAASTATESTARVING_TMf, 4, 4, SOCF_LE },
    { DBBAAEVENT_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_SHAPER0r_fields[] = {
    { DBSHAPERCRED3_TMf, 4, 28, SOCF_LE },
    { DBSHAPERCRED2_TMf, 4, 24, SOCF_LE },
    { DBSHAPERCRED1_TMf, 4, 20, SOCF_LE },
    { DBSHAPERCRED0_TMf, 4, 16, SOCF_LE },
    { DBSHAPERLEAK3_TMf, 4, 12, SOCF_LE },
    { DBSHAPERLEAK2_TMf, 4, 8, SOCF_LE },
    { DBSHAPERLEAK1_TMf, 4, 4, SOCF_LE },
    { DBSHAPERLEAK0_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_MEM_DEBUG_SHAPER1r_fields[] = {
    { DBSHAPERSTATE_TMf, 4, 4, SOCF_LE },
    { DBSHAPEREVENT_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_PLUT_ECC_STATUSr_fields[] = {
    { DBPLUT_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_PUP0_ECC_STATUSr_fields[] = {
    { DBLASTSENT_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_PUP1_ECC_STATUSr_fields[] = {
    { DBPUPFIFO_HI_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { DBPUPFIFO_LO_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_PUP_ERROR_FLAGSr_fields[] = {
    { CUPD_GT2_PER_TS_ERRORf, 1, 12, SOCF_W1TC },
    { CUPD_SAW2_EXP1_ERRORf, 1, 11, SOCF_W1TC },
    { CUPD_SAW1_EXP2_ERRORf, 1, 10, SOCF_W1TC },
    { CUPD_SAW0_ERRORf, 1, 9, SOCF_W1TC },
    { CUPD_SAW1_EXP0_ERRORf, 1, 8, SOCF_W1TC },
    { CUPD_SOT_BEFORE_TX_ERRORf, 1, 7, SOCF_W1TC },
    { CONTEXT_CLOSE_GT2_PER_TS_ERRORf, 1, 6, SOCF_W1TC },
    { CONTEXT_CLOSE_SAW2_EXP1_ERRORf, 1, 5, SOCF_W1TC },
    { CONTEXT_CLOSE_SAW1_EXP0_ERRORf, 1, 4, SOCF_W1TC },
    { CONTEXT_CLOSE_NOT_OPEN_ERRORf, 1, 3, SOCF_W1TC },
    { CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf, 1, 2, SOCF_W1TC },
    { CALENDAR_GT2_PER_TS_ERRORf, 1, 1, SOCF_W1TC },
    { CALENDAR_SOT_BEFORE_TX_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_PUP_ERROR_FLAGS_MASKr_fields[] = {
    { CUPD_GT2_PER_TS_ERROR_DISINTf, 1, 12, 0 },
    { CUPD_SAW2_EXP1_ERROR_DISINTf, 1, 11, 0 },
    { CUPD_SAW1_EXP2_ERROR_DISINTf, 1, 10, 0 },
    { CUPD_SAW0_ERROR_DISINTf, 1, 9, 0 },
    { CUPD_SAW1_EXP0_ERRORf, 1, 8, 0 },
    { CUPD_SOT_BEFORE_TX_ERROR_DISINTf, 1, 7, 0 },
    { CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf, 1, 6, 0 },
    { CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf, 1, 5, 0 },
    { CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf, 1, 4, 0 },
    { CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf, 1, 3, 0 },
    { CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf, 1, 2, 0 },
    { CALENDAR_GT2_PER_TS_ERROR_DISINTf, 1, 1, 0 },
    { CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER0_ECC_STATUSr_fields[] = {
    { DBSHAPERSTATE_ECC_ERROR_ADDRESSf, 7, 7, SOCF_LE|SOCF_RWBW },
    { DBSHAPEREVENT_ECC_ERROR_ADDRESSf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER1_ECC_STATUSr_fields[] = {
    { DBSHAPERCRED3_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { DBSHAPERCRED2_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER2_ECC_STATUSr_fields[] = {
    { DBSHAPERCRED1_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { DBSHAPERCRED0_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER3_ECC_STATUSr_fields[] = {
    { DBSHAPERLEAK3_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { DBSHAPERLEAK2_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER4_ECC_STATUSr_fields[] = {
    { DBSHAPERLEAK1_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { DBSHAPERLEAK0_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER_ECC_DEBUGr_fields[] = {
    { DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { DBSHAPERSTATE_ENABLE_ECCf, 1, 18, 0 },
    { DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { DBSHAPEREVENT_ENABLE_ECCf, 1, 16, 0 },
    { DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { DBSHAPERCRED3_ENABLE_ECCf, 1, 14, 0 },
    { DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { DBSHAPERCRED2_ENABLE_ECCf, 1, 12, 0 },
    { DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DBSHAPERCRED1_ENABLE_ECCf, 1, 10, 0 },
    { DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DBSHAPERCRED0_ENABLE_ECCf, 1, 8, 0 },
    { DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DBSHAPERLEAK3_ENABLE_ECCf, 1, 6, 0 },
    { DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { DBSHAPERLEAK2_ENABLE_ECCf, 1, 4, 0 },
    { DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { DBSHAPERLEAK1_ENABLE_ECCf, 1, 2, 0 },
    { DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DBSHAPERLEAK0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER_ECC_ERRORr_fields[] = {
    { DBSHAPERSTATE_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { DBSHAPERSTATE_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { DBSHAPEREVENT_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DBSHAPEREVENT_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DBSHAPERCRED3_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DBSHAPERCRED3_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DBSHAPERCRED2_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DBSHAPERCRED2_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DBSHAPERCRED1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DBSHAPERCRED1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DBSHAPERCRED0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DBSHAPERCRED0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DBSHAPERLEAK3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DBSHAPERLEAK3_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DBSHAPERLEAK2_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DBSHAPERLEAK2_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DBSHAPERLEAK1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DBSHAPERLEAK1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DBSHAPERLEAK0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DBSHAPERLEAK0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SHAPER_ECC_ERROR_MASKr_fields[] = {
    { DBSHAPERSTATE_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { DBSHAPEREVENT_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DBSHAPERCRED3_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DBSHAPERCRED2_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DBSHAPERCRED1_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DBSHAPERCRED0_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SPP_ECC_STATUSr_fields[] = {
    { DBSPPH_ECC_ERROR_ADDRESSf, 13, 13, SOCF_LE|SOCF_RWBW },
    { DBSPPL_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SPP_GGP_PUP_ECC_ERRORr_fields[] = {
    { DBPUPFIFO_HI_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DBPUPFIFO_HI_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DBPUPFIFO_LO_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DBPUPFIFO_LO_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DBLN2Q_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DBLN2Q_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DBS2Q_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DBS2Q_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DBLASTSENT_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DBLASTSENT_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DBSPPH_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DBSPPH_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DBSPPL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DBSPPL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DBPLUT_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DBPLUT_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr_fields[] = {
    { DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DBLN2Q_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DBLN2Q_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DBS2Q_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DBS2Q_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DBLASTSENT_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DBLASTSENT_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DBSPPH_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DBSPPH_UNCORRECTED_ERRORf, 1, 4, 0 },
    { DBSPPL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DBSPPL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DBPLUT_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DBPLUT_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_SPP_PUP_GGP_ECC_DEBUGr_fields[] = {
    { DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { DBPUPFIFO_HI_ENABLE_ECCf, 1, 14, 0 },
    { DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { DBPUPFIFO_LO_ENABLE_ECCf, 1, 12, 0 },
    { DBLN2Q_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { DBLN2Q_ENABLE_ECCf, 1, 10, 0 },
    { DBS2Q_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DBS2Q_ENABLE_ECCf, 1, 8, 0 },
    { DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DBLASTSENT_ENABLE_ECCf, 1, 6, 0 },
    { DBSPPH_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { DBSPPH_ENABLE_ECCf, 1, 4, 0 },
    { DBSPPL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { DBSPPL_ENABLE_ECCf, 1, 2, 0 },
    { DBPLUT_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DBPLUT_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_TRACE_IF_STATUSr_fields[] = {
    { SCI_QS_RATE_UPD_STATUSf, 1, 3, SOCF_W1TC },
    { QM_QS_RATE_READ_STATUSf, 1, 2, SOCF_W1TC },
    { LOCAL_GRANT_REQ_STATUSf, 1, 1, SOCF_W1TC },
    { FABRIC_GRANT_REQ_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_TRACE_IF_STATUS_MASKr_fields[] = {
    { SCI_QS_RATE_UPD_STATUS_DISINTf, 1, 3, 0 },
    { QM_QS_RATE_READ_STATUS_DISINTf, 1, 2, 0 },
    { LOCAL_GRANT_REQ_STATUS_DISINTf, 1, 1, 0 },
    { FABRIC_GRANT_REQ_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QSB_TREX2_DEBUG_ENABLEr_fields[] = {
    { QSB_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QS_CALENDAR_TYPE_DECODEr_fields[] = {
    { CALENDAR_TYPE_DECODEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QS_CONFIG0r_fields[] = {
    { USE_GRANT_SCENARIO_FOR_BOUNDARYf, 1, 6, 0 },
    { DISABLE_QM_REORDERf, 1, 5, 0 },
    { QGI_ENABLEf, 1, 4, 0 },
    { GGP_ENABLEf, 1, 3, 0 },
    { AGER_ENABLEf, 1, 2, 0 },
    { CALENDAR_ENABLEf, 1, 1, 0 },
    { QSA_QPP_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QS_CONFIG1r_fields[] = {
    { LOCAL_BOUNDARYf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QS_TS_HI_PRI_MSKr_fields[] = {
    { QS_TS_QT_HIPRIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_SRC_DEBUGr_fields[] = {
    { GGP_SEEN_ILLEGAL_PRIf, 1, 30, SOCF_W1TC },
    { GGPSTROBEf, 1, 29, SOCF_RO },
    { BSNVALf, 6, 23, SOCF_LE|SOCF_RO },
    { QLOCSRANGEf, 1, 22, SOCF_RO },
    { QFABSRANGEf, 1, 21, SOCF_RO },
    { IDLEf, 1, 20, SOCF_RO },
    { SOURCEf, 4, 16, SOCF_LE|SOCF_RO },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH0r_fields[] = {
    { Q_DEPTH_THRESH0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH1r_fields[] = {
    { Q_DEPTH_THRESH1f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH2r_fields[] = {
    { Q_DEPTH_THRESH2f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH3r_fields[] = {
    { Q_DEPTH_THRESH3f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH4r_fields[] = {
    { Q_DEPTH_THRESH4f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH5r_fields[] = {
    { Q_DEPTH_THRESH5f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH6r_fields[] = {
    { Q_DEPTH_THRESH6f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH7r_fields[] = {
    { Q_DEPTH_THRESH7f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH8r_fields[] = {
    { Q_DEPTH_THRESH8f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH9r_fields[] = {
    { Q_DEPTH_THRESH9f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH10r_fields[] = {
    { Q_DEPTH_THRESH10f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH11r_fields[] = {
    { Q_DEPTH_THRESH11f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH12r_fields[] = {
    { Q_DEPTH_THRESH12f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH13r_fields[] = {
    { Q_DEPTH_THRESH13f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH14r_fields[] = {
    { Q_DEPTH_THRESH14f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_DEPTH_THRESH15r_fields[] = {
    { Q_DEPTH_THRESH15f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_CI_CONFIGr_fields[] = {
    { DRAM_PAGE_SIZEf, 1, 11, 0 },
    { BUFFER_SIZEf, 4, 7, SOCF_LE },
    { NUM_COL_BITSf, 3, 4, SOCF_LE },
    { MAX_CIf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_CONFIGr_fields[] = {
    { ENABLEf, 1, 31, 0 },
    { RB_TREX2_DEBUG_ENABLEf, 1, 30, 0 },
    { HALT_DELAYf, 8, 9, SOCF_LE },
    { IF6_DIAGNOSTIC_MODEf, 1, 8, 0 },
    { IF5_DIAGNOSTIC_MODEf, 1, 7, 0 },
    { IF4_DIAGNOSTIC_MODEf, 1, 6, 0 },
    { IF3_DIAGNOSTIC_MODEf, 1, 5, 0 },
    { IF2_DIAGNOSTIC_MODEf, 1, 4, 0 },
    { IF1_DIAGNOSTIC_MODEf, 1, 3, 0 },
    { IF0_DIAGNOSTIC_MODEf, 1, 2, 0 },
    { LENGTH_MODEf, 1, 1, 0 },
    { CRC_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_0r_fields[] = {
    { COS_MAP_7f, 4, 28, SOCF_LE },
    { COS_MAP_6f, 4, 24, SOCF_LE },
    { COS_MAP_5f, 4, 20, SOCF_LE },
    { COS_MAP_4f, 4, 16, SOCF_LE },
    { COS_MAP_3f, 4, 12, SOCF_LE },
    { COS_MAP_2f, 4, 8, SOCF_LE },
    { COS_MAP_1f, 4, 4, SOCF_LE },
    { COS_MAP_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_1r_fields[] = {
    { COS_MAP_15f, 4, 28, SOCF_LE },
    { COS_MAP_14f, 4, 24, SOCF_LE },
    { COS_MAP_13f, 4, 20, SOCF_LE },
    { COS_MAP_12f, 4, 16, SOCF_LE },
    { COS_MAP_11f, 4, 12, SOCF_LE },
    { COS_MAP_10f, 4, 8, SOCF_LE },
    { COS_MAP_9f, 4, 4, SOCF_LE },
    { COS_MAP_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_2r_fields[] = {
    { COS_MAP_23f, 4, 28, SOCF_LE },
    { COS_MAP_22f, 4, 24, SOCF_LE },
    { COS_MAP_21f, 4, 20, SOCF_LE },
    { COS_MAP_20f, 4, 16, SOCF_LE },
    { COS_MAP_19f, 4, 12, SOCF_LE },
    { COS_MAP_18f, 4, 8, SOCF_LE },
    { COS_MAP_17f, 4, 4, SOCF_LE },
    { COS_MAP_16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_3r_fields[] = {
    { COS_MAP_31f, 4, 28, SOCF_LE },
    { COS_MAP_30f, 4, 24, SOCF_LE },
    { COS_MAP_29f, 4, 20, SOCF_LE },
    { COS_MAP_28f, 4, 16, SOCF_LE },
    { COS_MAP_27f, 4, 12, SOCF_LE },
    { COS_MAP_26f, 4, 8, SOCF_LE },
    { COS_MAP_25f, 4, 4, SOCF_LE },
    { COS_MAP_24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_4r_fields[] = {
    { COS_MAP_39f, 4, 28, SOCF_LE },
    { COS_MAP_38f, 4, 24, SOCF_LE },
    { COS_MAP_37f, 4, 20, SOCF_LE },
    { COS_MAP_36f, 4, 16, SOCF_LE },
    { COS_MAP_35f, 4, 12, SOCF_LE },
    { COS_MAP_34f, 4, 8, SOCF_LE },
    { COS_MAP_33f, 4, 4, SOCF_LE },
    { COS_MAP_32f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_5r_fields[] = {
    { COS_MAP_47f, 4, 28, SOCF_LE },
    { COS_MAP_46f, 4, 24, SOCF_LE },
    { COS_MAP_45f, 4, 20, SOCF_LE },
    { COS_MAP_44f, 4, 16, SOCF_LE },
    { COS_MAP_43f, 4, 12, SOCF_LE },
    { COS_MAP_42f, 4, 8, SOCF_LE },
    { COS_MAP_41f, 4, 4, SOCF_LE },
    { COS_MAP_40f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_6r_fields[] = {
    { COS_MAP_55f, 4, 28, SOCF_LE },
    { COS_MAP_54f, 4, 24, SOCF_LE },
    { COS_MAP_53f, 4, 20, SOCF_LE },
    { COS_MAP_52f, 4, 16, SOCF_LE },
    { COS_MAP_51f, 4, 12, SOCF_LE },
    { COS_MAP_50f, 4, 8, SOCF_LE },
    { COS_MAP_49f, 4, 4, SOCF_LE },
    { COS_MAP_48f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_COS_MAP_TABLE_7r_fields[] = {
    { COS_MAP_63f, 4, 28, SOCF_LE },
    { COS_MAP_62f, 4, 24, SOCF_LE },
    { COS_MAP_61f, 4, 20, SOCF_LE },
    { COS_MAP_60f, 4, 16, SOCF_LE },
    { COS_MAP_59f, 4, 12, SOCF_LE },
    { COS_MAP_58f, 4, 8, SOCF_LE },
    { COS_MAP_57f, 4, 4, SOCF_LE },
    { COS_MAP_56f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_BAD_Q_IFH_0r_fields[] = {
    { IFH_79_64f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_BAD_Q_IFH_1r_fields[] = {
    { IFH_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_BAD_Q_IFH_2r_fields[] = {
    { IFH_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_BAD_Q_IRH_0r_fields[] = {
    { IRH_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_BAD_Q_IRH_1r_fields[] = {
    { IRH_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_EDC_LINE_COUNTr_fields[] = {
    { RB_TAGf, 9, 14, SOCF_LE|SOCF_RO },
    { HI_LINE_COUNT_WATERMARKf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERESP_BYTE_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERESP_PCKT_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERESP_TEST_MESSAGE_0r_fields[] = {
    { IRH_99_96f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERESP_TEST_MESSAGE_1r_fields[] = {
    { IRH_95_64f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields[] = {
    { THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT0r_fields[] = {
    { IF3_HDR_HEC_BIT_TOGGLEf, 8, 24, SOCF_LE },
    { IF2_HDR_HEC_BIT_TOGGLEf, 8, 16, SOCF_LE },
    { IF1_HDR_HEC_BIT_TOGGLEf, 8, 8, SOCF_LE },
    { IF0_HDR_HEC_BIT_TOGGLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT1r_fields[] = {
    { IF6_HDR_HEC_BIT_TOGGLEf, 8, 16, SOCF_LE },
    { IF5_HDR_HEC_BIT_TOGGLEf, 8, 8, SOCF_LE },
    { IF4_HDR_HEC_BIT_TOGGLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT2r_fields[] = {
    { IF0_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT3r_fields[] = {
    { IF1_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT4r_fields[] = {
    { IF2_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT5r_fields[] = {
    { IF3_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT6r_fields[] = {
    { IF4_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT7r_fields[] = {
    { IF5_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_ERROR_INJECT8r_fields[] = {
    { IF6_CRC_BIT_TOGGLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF0_DROP_COUNTr_fields[] = {
    { IF0_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF1_DROP_COUNTr_fields[] = {
    { IF1_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF2_DROP_COUNTr_fields[] = {
    { IF2_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF3_DROP_COUNTr_fields[] = {
    { IF3_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF4_DROP_COUNTr_fields[] = {
    { IF4_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF5_DROP_COUNTr_fields[] = {
    { IF5_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_IF6_DROP_COUNTr_fields[] = {
    { IF6_DROP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEBUG_TEST_CONFIGr_fields[] = {
    { BOND_THROUGHPUTf, 2, 24, SOCF_LE|SOCF_RO },
    { RB_HALT_STATUSf, 1, 23, SOCF_RO },
    { ERESP_TEST_HALT_ENf, 1, 22, 0 },
    { ERESP_CAPTURE_TEST_FRAME_DATAf, 1, 21, 0 },
    { IF6_TEST_HALT_ENf, 1, 20, 0 },
    { IF5_TEST_HALT_ENf, 1, 19, 0 },
    { IF4_TEST_HALT_ENf, 1, 18, 0 },
    { IF3_TEST_HALT_ENf, 1, 17, 0 },
    { IF2_TEST_HALT_ENf, 1, 16, 0 },
    { IF1_TEST_HALT_ENf, 1, 15, 0 },
    { IF0_TEST_HALT_ENf, 1, 14, 0 },
    { IF6_CAPTURE_TEST_FRAME_DATAf, 1, 13, 0 },
    { IF5_CAPTURE_TEST_FRAME_DATAf, 1, 12, 0 },
    { IF4_CAPTURE_TEST_FRAME_DATAf, 1, 11, 0 },
    { IF3_CAPTURE_TEST_FRAME_DATAf, 1, 10, 0 },
    { IF2_CAPTURE_TEST_FRAME_DATAf, 1, 9, 0 },
    { IF1_CAPTURE_TEST_FRAME_DATAf, 1, 8, 0 },
    { IF0_CAPTURE_TEST_FRAME_DATAf, 1, 7, 0 },
    { IF6_DROP_TEST_FRAMESf, 1, 6, 0 },
    { IF5_DROP_TEST_FRAMESf, 1, 5, 0 },
    { IF4_DROP_TEST_FRAMESf, 1, 4, 0 },
    { IF3_DROP_TEST_FRAMESf, 1, 3, 0 },
    { IF2_DROP_TEST_FRAMESf, 1, 2, 0 },
    { IF1_DROP_TEST_FRAMESf, 1, 1, 0 },
    { IF0_DROP_TEST_FRAMESf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEF_Q_IX_0r_fields[] = {
    { IF1_DEF_Q_INDEXf, 16, 16, SOCF_LE },
    { IF0_DEF_Q_INDEXf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEF_Q_IX_1r_fields[] = {
    { IF3_DEF_Q_INDEXf, 16, 16, SOCF_LE },
    { IF2_DEF_Q_INDEXf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEF_Q_IX_2r_fields[] = {
    { IF5_DEF_Q_INDEXf, 16, 16, SOCF_LE },
    { IF4_DEF_Q_INDEXf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DEF_Q_IX_3r_fields[] = {
    { IF6_DEF_Q_INDEXf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DRR_CONFIG0r_fields[] = {
    { QMI_DRR_QUANTUM3f, 6, 24, SOCF_LE },
    { QMI_DRR_QUANTUM2f, 6, 16, SOCF_LE },
    { QMI_DRR_QUANTUM1f, 6, 8, SOCF_LE },
    { QMI_DRR_QUANTUM0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DRR_CONFIG1r_fields[] = {
    { QMI_DRR_QUANTUM6f, 6, 16, SOCF_LE },
    { QMI_DRR_QUANTUM5f, 6, 8, SOCF_LE },
    { QMI_DRR_QUANTUM4f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_DRR_CONFIG2r_fields[] = {
    { IF6_DRR_STAGEf, 1, 6, 0 },
    { IF5_DRR_STAGEf, 1, 5, 0 },
    { IF4_DRR_STAGEf, 1, 4, 0 },
    { IF3_DRR_STAGEf, 1, 3, 0 },
    { IF2_DRR_STAGEf, 1, 2, 0 },
    { IF1_DRR_STAGEf, 1, 1, 0 },
    { IF0_DRR_STAGEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_DEBUGr_fields[] = {
    { QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { QMAPLOOKUP_ENABLE_ECCf, 1, 26, 0 },
    { RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { RECORDLOOKUP_ENABLE_ECCf, 1, 24, 0 },
    { TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { TYPELOOKUP_ENABLE_ECCf, 1, 22, 0 },
    { EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { EDCRTNFIFO_ENABLE_ECCf, 1, 18, 0 },
    { EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { EDCLOOKUP_ENABLE_ECCf, 1, 16, 0 },
    { IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { IDP1_ENQRESPFIFO_ENABLE_ECCf, 1, 14, 0 },
    { IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { IDP0_ENQRESPFIFO_ENABLE_ECCf, 1, 12, 0 },
    { IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { IDP1_ENQREQFIFO_ENABLE_ECCf, 1, 10, 0 },
    { IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { IDP0_ENQREQFIFO_ENABLE_ECCf, 1, 8, 0 },
    { IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { IDP1_DFIFO1_ENABLE_ECCf, 1, 6, 0 },
    { IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { IDP0_DFIFO1_ENABLE_ECCf, 1, 4, 0 },
    { IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { IDP1_DFIFO0_ENABLE_ECCf, 1, 2, 0 },
    { IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { IDP0_DFIFO0_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_ERROR_0r_fields[] = {
    { EDCLOOKUP_B_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { EDCLOOKUP_B_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { EDCLOOKUP_A_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { EDCLOOKUP_A_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { IDP1_ENQRESPFIFO_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { IDP0_ENQRESPFIFO_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { IDP1_ENQREQFIFO_B_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { IDP1_ENQREQFIFO_A_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { IDP0_ENQREQFIFO_B_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { IDP0_ENQREQFIFO_A_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { IDP1_DFIFO1_B_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { IDP1_DFIFO1_B_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { IDP1_DFIFO1_A_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { IDP1_DFIFO1_A_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { IDP1_DFIFO0_B_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { IDP1_DFIFO0_B_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { IDP1_DFIFO0_A_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { IDP1_DFIFO0_A_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { IDP0_DFIFO1_B_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { IDP0_DFIFO1_B_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { IDP0_DFIFO1_A_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { IDP0_DFIFO1_A_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { IDP0_DFIFO0_B_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { IDP0_DFIFO0_B_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { IDP0_DFIFO0_A_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { IDP0_DFIFO0_A_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_ERROR_1r_fields[] = {
    { RECORDLOOKUP_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RECORDLOOKUP_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { TYPELOOKUP_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { TYPELOOKUP_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { EDCRTNFIFO_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { EDCRTNFIFO_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { QMAP1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { QMAP1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QMAP0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { QMAP0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_ERROR_0_MASKr_fields[] = {
    { EDCLOOKUP_B_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { EDCLOOKUP_A_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_ERROR_1_MASKr_fields[] = {
    { RECORDLOOKUP_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { TYPELOOKUP_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { TYPELOOKUP_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { EDCRTNFIFO_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { QMAP1_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { QMAP1_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QMAP0_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { QMAP0_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS0r_fields[] = {
    { TYPELOOKUP_ECC_ERROR_ADDRESSf, 6, 24, SOCF_LE|SOCF_RWBW },
    { IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf, 12, 12, SOCF_LE|SOCF_RWBW },
    { IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS1r_fields[] = {
    { IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf, 12, 12, SOCF_LE|SOCF_RWBW },
    { IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS2r_fields[] = {
    { RECORDLOOKUP_ECC_ERROR_ADDRESSf, 4, 24, SOCF_LE|SOCF_RWBW },
    { IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf, 12, 12, SOCF_LE|SOCF_RWBW },
    { IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS3r_fields[] = {
    { IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf, 12, 12, SOCF_LE|SOCF_RWBW },
    { IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS4r_fields[] = {
    { EDCRTNFIFO_ECC_ERROR_ADDRESSf, 9, 22, SOCF_LE|SOCF_RWBW },
    { IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf, 11, 11, SOCF_LE|SOCF_RWBW },
    { IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS5r_fields[] = {
    { IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf, 11, 11, SOCF_LE|SOCF_RWBW },
    { IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS6r_fields[] = {
    { EDCLOOKUP_ECC_ERROR_ADDRESS_Bf, 8, 24, SOCF_LE|SOCF_RWBW },
    { EDCLOOKUP_ECC_ERROR_ADDRESS_Af, 8, 16, SOCF_LE|SOCF_RWBW },
    { IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ECC_STATUS7r_fields[] = {
    { QMAP1_ECC_ERROR_ADDRESSf, 15, 15, SOCF_LE|SOCF_RWBW },
    { QMAP0_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_0r_fields[] = {
    { ODP_UNEXPECTED_EOP_ERRORf, 1, 29, SOCF_W1TC },
    { ODP_MISSING_EOP_ERRORf, 1, 28, SOCF_W1TC },
    { IF6_ERRORf, 1, 27, SOCF_W1TC },
    { IF5_ERRORf, 1, 26, SOCF_W1TC },
    { IF4_ERRORf, 1, 25, SOCF_W1TC },
    { IF3_ERRORf, 1, 24, SOCF_W1TC },
    { IF2_ERRORf, 1, 23, SOCF_W1TC },
    { IF1_ERRORf, 1, 22, SOCF_W1TC },
    { IF0_ERRORf, 1, 21, SOCF_W1TC },
    { IF6_MISSING_SOPf, 1, 20, SOCF_W1TC },
    { IF5_MISSING_SOPf, 1, 19, SOCF_W1TC },
    { IF4_MISSING_SOPf, 1, 18, SOCF_W1TC },
    { IF3_MISSING_SOPf, 1, 17, SOCF_W1TC },
    { IF2_MISSING_SOPf, 1, 16, SOCF_W1TC },
    { IF1_MISSING_SOPf, 1, 15, SOCF_W1TC },
    { IF0_MISSING_SOPf, 1, 14, SOCF_W1TC },
    { IF6_EREQ_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { IF5_EREQ_FIFO_OVERFLOWf, 1, 12, SOCF_W1TC },
    { IF4_EREQ_FIFO_OVERFLOWf, 1, 11, SOCF_W1TC },
    { IF3_EREQ_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { IF2_EREQ_FIFO_OVERFLOWf, 1, 9, SOCF_W1TC },
    { IF1_EREQ_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { IF0_EREQ_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { IF6_DATA_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { IF5_DATA_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { IF4_DATA_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { IF3_DATA_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { IF2_DATA_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { IF1_DATA_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { IF0_DATA_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_1r_fields[] = {
    { EDC_RTN_NEG_WRAP_ERRORf, 1, 31, SOCF_W1TC },
    { PARSE_STATS_LEN_ERRORf, 1, 30, SOCF_W1TC },
    { PARSE_Q_LEN_ERRORf, 1, 29, SOCF_W1TC },
    { CM_FIFO_UNDERRUNf, 1, 28, SOCF_W1TC },
    { EM1_FIFO_UNDERRUNf, 1, 27, SOCF_W1TC },
    { EM0_FIFO_UNDERRUNf, 1, 26, SOCF_W1TC },
    { XP3_FIFO_UNDERRUNf, 1, 25, SOCF_W1TC },
    { XP2_FIFO_UNDERRUNf, 1, 24, SOCF_W1TC },
    { XP1_FIFO_UNDERRUNf, 1, 23, SOCF_W1TC },
    { XP0_FIFO_UNDERRUNf, 1, 22, SOCF_W1TC },
    { CM_FIFO_OVERFLOWf, 1, 21, SOCF_W1TC },
    { EM1_FIFO_OVERFLOWf, 1, 20, SOCF_W1TC },
    { EM0_FIFO_OVERFLOWf, 1, 19, SOCF_W1TC },
    { XP3_FIFO_OVERFLOWf, 1, 18, SOCF_W1TC },
    { XP2_FIFO_OVERFLOWf, 1, 17, SOCF_W1TC },
    { XP1_FIFO_OVERFLOWf, 1, 16, SOCF_W1TC },
    { XP0_FIFO_OVERFLOWf, 1, 15, SOCF_W1TC },
    { CMIC_DIAG_MODE_ERRORf, 1, 14, SOCF_W1TC },
    { IF6_UNEXPECTED_SOPf, 1, 6, SOCF_W1TC },
    { IF5_UNEXPECTED_SOPf, 1, 5, SOCF_W1TC },
    { IF4_UNEXPECTED_SOPf, 1, 4, SOCF_W1TC },
    { IF3_UNEXPECTED_SOPf, 1, 3, SOCF_W1TC },
    { IF2_UNEXPECTED_SOPf, 1, 2, SOCF_W1TC },
    { IF1_UNEXPECTED_SOPf, 1, 1, SOCF_W1TC },
    { IF0_UNEXPECTED_SOPf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_2r_fields[] = {
    { TAG_RTN_FIFO_OVERFLOWf, 1, 15, SOCF_W1TC },
    { TAG_RTN_FIFO_UNDERRUNf, 1, 14, SOCF_W1TC },
    { IF6_MIN_PACKET_ERRORf, 1, 13, SOCF_W1TC },
    { IF5_MIN_PACKET_ERRORf, 1, 12, SOCF_W1TC },
    { IF4_MIN_PACKET_ERRORf, 1, 11, SOCF_W1TC },
    { IF3_MIN_PACKET_ERRORf, 1, 10, SOCF_W1TC },
    { IF2_MIN_PACKET_ERRORf, 1, 9, SOCF_W1TC },
    { IF1_MIN_PACKET_ERRORf, 1, 8, SOCF_W1TC },
    { IF0_MIN_PACKET_ERRORf, 1, 7, SOCF_W1TC },
    { IF6_MAX_PACKET_ERRORf, 1, 6, SOCF_W1TC },
    { IF5_MAX_PACKET_ERRORf, 1, 5, SOCF_W1TC },
    { IF4_MAX_PACKET_ERRORf, 1, 4, SOCF_W1TC },
    { IF3_MAX_PACKET_ERRORf, 1, 3, SOCF_W1TC },
    { IF2_MAX_PACKET_ERRORf, 1, 2, SOCF_W1TC },
    { IF1_MAX_PACKET_ERRORf, 1, 1, SOCF_W1TC },
    { IF0_MAX_PACKET_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_0_MASKr_fields[] = {
    { ODP_UNEXPECTED_EOP_ERROR_DISINTf, 1, 29, 0 },
    { ODP_MISSING_EOP_ERROR_DISINTf, 1, 28, 0 },
    { IF6_ERROR_DISINTf, 1, 27, 0 },
    { IF5_ERROR_DISINTf, 1, 26, 0 },
    { IF4_ERROR_DISINTf, 1, 25, 0 },
    { IF3_ERROR_DISINTf, 1, 24, 0 },
    { IF2_ERROR_DISINTf, 1, 23, 0 },
    { IF1_ERROR_DISINTf, 1, 22, 0 },
    { IF0_ERROR_DISINTf, 1, 21, 0 },
    { IF6_MISSING_SOP_DISINTf, 1, 20, 0 },
    { IF5_MISSING_SOP_DISINTf, 1, 19, 0 },
    { IF4_MISSING_SOP_DISINTf, 1, 18, 0 },
    { IF3_MISSING_SOP_DISINTf, 1, 17, 0 },
    { IF2_MISSING_SOP_DISINTf, 1, 16, 0 },
    { IF1_MISSING_SOP_DISINTf, 1, 15, 0 },
    { IF0_MISSING_SOP_DISINTf, 1, 14, 0 },
    { IF6_EREQ_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { IF5_EREQ_FIFO_OVERFLOW_DISINTf, 1, 12, 0 },
    { IF4_EREQ_FIFO_OVERFLOW_DISINTf, 1, 11, 0 },
    { IF3_EREQ_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { IF2_EREQ_FIFO_OVERFLOW_DISINTf, 1, 9, 0 },
    { IF1_EREQ_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { IF0_EREQ_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { IF6_DATA_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { IF5_DATA_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { IF4_DATA_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { IF3_DATA_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { IF2_DATA_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { IF1_DATA_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { IF0_DATA_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_1_MASKr_fields[] = {
    { EDC_RTN_NEG_WRAP_ERROR_DISINTf, 1, 31, 0 },
    { PARSE_STATS_LEN_ERROR_DISINTf, 1, 30, 0 },
    { PARSE_Q_LEN_ERROR_DISINTf, 1, 29, 0 },
    { CM_FIFO_UNDERRUN_DISINTf, 1, 28, 0 },
    { EM1_FIFO_UNDERRUN_DISINTf, 1, 27, 0 },
    { EM0_FIFO_UNDERRUN_DISINTf, 1, 26, 0 },
    { XP3_FIFO_UNDERRUN_DISINTf, 1, 25, 0 },
    { XP2_FIFO_UNDERRUN_DISINTf, 1, 24, 0 },
    { XP1_FIFO_UNDERRUN_DISINTf, 1, 23, 0 },
    { XP0_FIFO_UNDERRUN_DISINTf, 1, 22, 0 },
    { CM_FIFO_OVERFLOW_DISINTf, 1, 21, 0 },
    { EM1_FIFO_OVERFLOW_DISINTf, 1, 20, 0 },
    { EM0_FIFO_OVERFLOW_DISINTf, 1, 19, 0 },
    { XP3_FIFO_OVERFLOW_DISINTf, 1, 18, 0 },
    { XP2_FIFO_OVERFLOW_DISINTf, 1, 17, 0 },
    { XP1_FIFO_OVERFLOW_DISINTf, 1, 16, 0 },
    { XP0_FIFO_OVERFLOW_DISINTf, 1, 15, 0 },
    { CMIC_DIAG_MODE_ERROR_DISINTf, 1, 14, 0 },
    { IF6_UNEXPECTED_SOP_DISINTf, 1, 6, 0 },
    { IF5_UNEXPECTED_SOP_DISINTf, 1, 5, 0 },
    { IF4_UNEXPECTED_SOP_DISINTf, 1, 4, 0 },
    { IF3_UNEXPECTED_SOP_DISINTf, 1, 3, 0 },
    { IF2_UNEXPECTED_SOP_DISINTf, 1, 2, 0 },
    { IF1_UNEXPECTED_SOP_DISINTf, 1, 1, 0 },
    { IF0_UNEXPECTED_SOP_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_2_MASKr_fields[] = {
    { TAG_RTN_FIFO_OVERFLOW_DISINTf, 1, 15, 0 },
    { TAG_RTN_FIFO_UNDERRUN_DISINTf, 1, 14, 0 },
    { IF6_MIN_PACKET_ERROR_DISINTf, 1, 13, 0 },
    { IF5_MIN_PACKET_ERROR_DISINTf, 1, 12, 0 },
    { IF4_MIN_PACKET_ERROR_DISINTf, 1, 11, 0 },
    { IF3_MIN_PACKET_ERROR_DISINTf, 1, 10, 0 },
    { IF2_MIN_PACKET_ERROR_DISINTf, 1, 9, 0 },
    { IF1_MIN_PACKET_ERROR_DISINTf, 1, 8, 0 },
    { IF0_MIN_PACKET_ERROR_DISINTf, 1, 7, 0 },
    { IF6_MAX_PACKET_ERROR_DISINTf, 1, 6, 0 },
    { IF5_MAX_PACKET_ERROR_DISINTf, 1, 5, 0 },
    { IF4_MAX_PACKET_ERROR_DISINTf, 1, 4, 0 },
    { IF3_MAX_PACKET_ERROR_DISINTf, 1, 3, 0 },
    { IF2_MAX_PACKET_ERROR_DISINTf, 1, 2, 0 },
    { IF1_MAX_PACKET_ERROR_DISINTf, 1, 1, 0 },
    { IF0_MAX_PACKET_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_HALT_MASK_0r_fields[] = {
    { ODP_UNEXPECTED_EOP_ERROR_MASKf, 1, 29, 0 },
    { ODP_MISSING_EOP_ERROR_MASKf, 1, 28, 0 },
    { IF6_ERROR_MASKf, 1, 27, 0 },
    { IF5_ERROR_MASKf, 1, 26, 0 },
    { IF4_ERROR_MASKf, 1, 25, 0 },
    { IF3_ERROR_MASKf, 1, 24, 0 },
    { IF2_ERROR_MASKf, 1, 23, 0 },
    { IF1_ERROR_MASKf, 1, 22, 0 },
    { IF0_ERROR_MASKf, 1, 21, 0 },
    { IF6_MISSING_SOP_MASKf, 1, 20, 0 },
    { IF5_MISSING_SOP_MASKf, 1, 19, 0 },
    { IF4_MISSING_SOP_MASKf, 1, 18, 0 },
    { IF3_MISSING_SOP_MASKf, 1, 17, 0 },
    { IF2_MISSING_SOP_MASKf, 1, 16, 0 },
    { IF1_MISSING_SOP_MASKf, 1, 15, 0 },
    { IF0_MISSING_SOP_MASKf, 1, 14, 0 },
    { IF6_EREQ_FIFO_OVERFLOW_MASKf, 1, 13, 0 },
    { IF5_EREQ_FIFO_OVERFLOW_MASKf, 1, 12, 0 },
    { IF4_EREQ_FIFO_OVERFLOW_MASKf, 1, 11, 0 },
    { IF3_EREQ_FIFO_OVERFLOW_MASKf, 1, 10, 0 },
    { IF2_EREQ_FIFO_OVERFLOW_MASKf, 1, 9, 0 },
    { IF1_EREQ_FIFO_OVERFLOW_MASKf, 1, 8, 0 },
    { IF0_EREQ_FIFO_OVERFLOW_MASKf, 1, 7, 0 },
    { IF6_DATA_FIFO_OVERFLOW_MASKf, 1, 6, 0 },
    { IF5_DATA_FIFO_OVERFLOW_MASKf, 1, 5, 0 },
    { IF4_DATA_FIFO_OVERFLOW_MASKf, 1, 4, 0 },
    { IF3_DATA_FIFO_OVERFLOW_MASKf, 1, 3, 0 },
    { IF2_DATA_FIFO_OVERFLOW_MASKf, 1, 2, 0 },
    { IF1_DATA_FIFO_OVERFLOW_MASKf, 1, 1, 0 },
    { IF0_DATA_FIFO_OVERFLOW_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_HALT_MASK_1r_fields[] = {
    { EDC_RTN_NEG_WRAP_ERROR_MASKf, 1, 31, 0 },
    { PARSE_STATS_LEN_ERROR_MASKf, 1, 30, 0 },
    { PARSE_Q_LEN_ERROR_MASKf, 1, 29, 0 },
    { CM_FIFO_UNDERRUN_MASKf, 1, 28, 0 },
    { EM1_FIFO_UNDERRUN_MASKf, 1, 27, 0 },
    { EM0_FIFO_UNDERRUN_MASKf, 1, 26, 0 },
    { XP3_FIFO_UNDERRUN_MASKf, 1, 25, 0 },
    { XP2_FIFO_UNDERRUN_MASKf, 1, 24, 0 },
    { XP1_FIFO_UNDERRUN_MASKf, 1, 23, 0 },
    { XP0_FIFO_UNDERRUN_MASKf, 1, 22, 0 },
    { CM_FIFO_OVERFLOW_MASKf, 1, 21, 0 },
    { EM1_FIFO_OVERFLOW_MASKf, 1, 20, 0 },
    { EM0_FIFO_OVERFLOW_MASKf, 1, 19, 0 },
    { XP3_FIFO_OVERFLOW_MASKf, 1, 18, 0 },
    { XP2_FIFO_OVERFLOW_MASKf, 1, 17, 0 },
    { XP1_FIFO_OVERFLOW_MASKf, 1, 16, 0 },
    { XP0_FIFO_OVERFLOW_MASKf, 1, 15, 0 },
    { CMIC_DIAG_MODE_ERROR_MASKf, 1, 14, 0 },
    { IF6_UNEXPECTED_SOP_MASKf, 1, 6, 0 },
    { IF5_UNEXPECTED_SOP_MASKf, 1, 5, 0 },
    { IF4_UNEXPECTED_SOP_MASKf, 1, 4, 0 },
    { IF3_UNEXPECTED_SOP_MASKf, 1, 3, 0 },
    { IF2_UNEXPECTED_SOP_MASKf, 1, 2, 0 },
    { IF1_UNEXPECTED_SOP_MASKf, 1, 1, 0 },
    { IF0_UNEXPECTED_SOP_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_ERROR_HALT_MASK_2r_fields[] = {
    { TAG_RTN_FIFO_OVERFLOW_MASKf, 1, 15, 0 },
    { TAG_RTN_FIFO_UNDERRUN_MASKf, 1, 14, 0 },
    { IF6_MIN_PACKET_ERROR_MASKf, 1, 13, 0 },
    { IF5_MIN_PACKET_ERROR_MASKf, 1, 12, 0 },
    { IF4_MIN_PACKET_ERROR_MASKf, 1, 11, 0 },
    { IF3_MIN_PACKET_ERROR_MASKf, 1, 10, 0 },
    { IF2_MIN_PACKET_ERROR_MASKf, 1, 9, 0 },
    { IF1_MIN_PACKET_ERROR_MASKf, 1, 8, 0 },
    { IF0_MIN_PACKET_ERROR_MASKf, 1, 7, 0 },
    { IF6_MAX_PACKET_ERROR_MASKf, 1, 6, 0 },
    { IF5_MAX_PACKET_ERROR_MASKf, 1, 5, 0 },
    { IF4_MAX_PACKET_ERROR_MASKf, 1, 4, 0 },
    { IF3_MAX_PACKET_ERROR_MASKf, 1, 3, 0 },
    { IF2_MAX_PACKET_ERROR_MASKf, 1, 2, 0 },
    { IF1_MAX_PACKET_ERROR_MASKf, 1, 1, 0 },
    { IF0_MAX_PACKET_ERROR_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FC_E2ECC_CONFIGr_fields[] = {
    { XP3_E2ECC_NUM_PORTSf, 6, 18, SOCF_LE },
    { XP2_E2ECC_NUM_PORTSf, 6, 12, SOCF_LE },
    { XP1_E2ECC_NUM_PORTSf, 6, 6, SOCF_LE },
    { XP0_E2ECC_NUM_PORTSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FC_E2ECC_HCFC_CONFIGr_fields[] = {
    { HCFC_LLFC_XONf, 2, 28, SOCF_LE },
    { HCFC_LLFC_XOFFf, 2, 26, SOCF_LE },
    { HCFC_GLOBAL_MODEf, 1, 25, 0 },
    { XP_FC_DISABLEf, 1, 24, 0 },
    { HCFC_LIMIT_CNTf, 8, 16, SOCF_LE },
    { E2ECC_HCFC_TIMERf, 8, 8, SOCF_LE },
    { XP3_CFG_PROTOCOLf, 2, 6, SOCF_LE },
    { XP2_CFG_PROTOCOLf, 2, 4, SOCF_LE },
    { XP1_CFG_PROTOCOLf, 2, 2, SOCF_LE },
    { XP0_CFG_PROTOCOLf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FC_FORCE_MESSAGEr_fields[] = {
    { XP3_SEND_XON_MESSAGEf, 1, 7, SOCF_PUNCH },
    { XP3_SEND_XOFF_MESSAGEf, 1, 6, SOCF_PUNCH },
    { XP2_SEND_XON_MESSAGEf, 1, 5, SOCF_PUNCH },
    { XP2_SEND_XOFF_MESSAGEf, 1, 4, SOCF_PUNCH },
    { XP1_SEND_XON_MESSAGEf, 1, 3, SOCF_PUNCH },
    { XP1_SEND_XOFF_MESSAGEf, 1, 2, SOCF_PUNCH },
    { XP0_SEND_XON_MESSAGEf, 1, 1, SOCF_PUNCH },
    { XP0_SEND_XOFF_MESSAGEf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP0r_fields[] = {
    { CI_LOOKUP_7f, 4, 28, SOCF_LE },
    { CI_LOOKUP_6f, 4, 24, SOCF_LE },
    { CI_LOOKUP_5f, 4, 20, SOCF_LE },
    { CI_LOOKUP_4f, 4, 16, SOCF_LE },
    { CI_LOOKUP_3f, 4, 12, SOCF_LE },
    { CI_LOOKUP_2f, 4, 8, SOCF_LE },
    { CI_LOOKUP_1f, 4, 4, SOCF_LE },
    { CI_LOOKUP_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP1r_fields[] = {
    { CI_LOOKUP_15f, 4, 28, SOCF_LE },
    { CI_LOOKUP_14f, 4, 24, SOCF_LE },
    { CI_LOOKUP_13f, 4, 20, SOCF_LE },
    { CI_LOOKUP_12f, 4, 16, SOCF_LE },
    { CI_LOOKUP_11f, 4, 12, SOCF_LE },
    { CI_LOOKUP_10f, 4, 8, SOCF_LE },
    { CI_LOOKUP_9f, 4, 4, SOCF_LE },
    { CI_LOOKUP_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP2r_fields[] = {
    { CI_LOOKUP_23f, 4, 28, SOCF_LE },
    { CI_LOOKUP_22f, 4, 24, SOCF_LE },
    { CI_LOOKUP_21f, 4, 20, SOCF_LE },
    { CI_LOOKUP_20f, 4, 16, SOCF_LE },
    { CI_LOOKUP_19f, 4, 12, SOCF_LE },
    { CI_LOOKUP_18f, 4, 8, SOCF_LE },
    { CI_LOOKUP_17f, 4, 4, SOCF_LE },
    { CI_LOOKUP_16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP3r_fields[] = {
    { CI_LOOKUP_31f, 4, 28, SOCF_LE },
    { CI_LOOKUP_30f, 4, 24, SOCF_LE },
    { CI_LOOKUP_29f, 4, 20, SOCF_LE },
    { CI_LOOKUP_28f, 4, 16, SOCF_LE },
    { CI_LOOKUP_27f, 4, 12, SOCF_LE },
    { CI_LOOKUP_26f, 4, 8, SOCF_LE },
    { CI_LOOKUP_25f, 4, 4, SOCF_LE },
    { CI_LOOKUP_24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP4r_fields[] = {
    { CI_LOOKUP_39f, 4, 28, SOCF_LE },
    { CI_LOOKUP_38f, 4, 24, SOCF_LE },
    { CI_LOOKUP_37f, 4, 20, SOCF_LE },
    { CI_LOOKUP_36f, 4, 16, SOCF_LE },
    { CI_LOOKUP_35f, 4, 12, SOCF_LE },
    { CI_LOOKUP_34f, 4, 8, SOCF_LE },
    { CI_LOOKUP_33f, 4, 4, SOCF_LE },
    { CI_LOOKUP_32f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_FIRST_CI_LOOKUP5r_fields[] = {
    { CI_LOOKUP_40f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_BP_CONFIGr_fields[] = {
    { XON_THRESHOLDf, 12, 12, SOCF_LE },
    { XOFF_THRESHOLDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_BP_STATUSr_fields[] = {
    { BACKPRESSUREf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_DATA_FIFO_RESOURCEr_fields[] = {
    { FIFO_HIGH_WATERMARKf, 12, 12, SOCF_LE|SOCF_RO },
    { FIFO_LEVELf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_DFIFO_CONFIGr_fields[] = {
    { DFIFO_END_ADDRf, 12, 12, SOCF_LE },
    { DFIFO_START_ADDRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_EREQFIFO_CONFIGr_fields[] = {
    { EREQFIFO_END_ADDRf, 11, 11, SOCF_LE },
    { EREQFIFO_START_ADDRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields[] = {
    { FIFO_HIGH_WATERMARKf, 11, 11, SOCF_LE|SOCF_RO },
    { FIFO_LEVELf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_ERESPFIFO_CONFIGr_fields[] = {
    { ERESPFIFO_END_ADDRf, 6, 6, SOCF_LE },
    { ERESPFIFO_START_ADDRf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields[] = {
    { FIFO_HIGH_WATERMARKf, 5, 5, SOCF_LE|SOCF_RO },
    { FIFO_LEVELf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_NOHEAD_FIELDS_0r_fields[] = {
    { NOHEAD_LBIDf, 8, 24, SOCF_LE },
    { NOHEAD_SIDf, 16, 8, SOCF_LE },
    { NOHEAD_ECTf, 1, 7, 0 },
    { NOHEAD_MCf, 1, 6, 0 },
    { NOHEAD_LEN_ADJ_IDXf, 4, 2, SOCF_LE },
    { NOHEAD_Tf, 1, 1, 0 },
    { NOHEAD_ECNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF0_NOHEAD_FIELDS_1r_fields[] = {
    { NOHEAD_QUEUEf, 16, 8, SOCF_LE },
    { NOHEAD_TYPEf, 6, 2, SOCF_LE },
    { NOHEAD_DPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF1_BP_CONFIGr_fields[] = {
    { XON_THRESHOLDf, 12, 12, SOCF_LE },
    { XOFF_THRESHOLDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF1_DFIFO_CONFIGr_fields[] = {
    { DFIFO_END_ADDRf, 12, 12, SOCF_LE },
    { DFIFO_START_ADDRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF1_EREQFIFO_CONFIGr_fields[] = {
    { EREQFIFO_END_ADDRf, 11, 11, SOCF_LE },
    { EREQFIFO_START_ADDRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF1_ERESPFIFO_CONFIGr_fields[] = {
    { ERESPFIFO_END_ADDRf, 6, 6, SOCF_LE },
    { ERESPFIFO_START_ADDRf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF2_BP_CONFIGr_fields[] = {
    { XON_THRESHOLDf, 12, 12, SOCF_LE },
    { XOFF_THRESHOLDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF2_DFIFO_CONFIGr_fields[] = {
    { DFIFO_END_ADDRf, 12, 12, SOCF_LE },
    { DFIFO_START_ADDRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF2_EREQFIFO_CONFIGr_fields[] = {
    { EREQFIFO_END_ADDRf, 11, 11, SOCF_LE },
    { EREQFIFO_START_ADDRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF2_ERESPFIFO_CONFIGr_fields[] = {
    { ERESPFIFO_END_ADDRf, 6, 6, SOCF_LE },
    { ERESPFIFO_START_ADDRf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF5_BP_CONFIGr_fields[] = {
    { XON_THRESHOLDf, 12, 12, SOCF_LE },
    { XOFF_THRESHOLDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF5_DFIFO_CONFIGr_fields[] = {
    { DFIFO_END_ADDRf, 12, 12, SOCF_LE },
    { DFIFO_START_ADDRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF5_EREQFIFO_CONFIGr_fields[] = {
    { EREQFIFO_END_ADDRf, 11, 11, SOCF_LE },
    { EREQFIFO_START_ADDRf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_IF5_ERESPFIFO_CONFIGr_fields[] = {
    { ERESPFIFO_END_ADDRf, 6, 6, SOCF_LE },
    { ERESPFIFO_START_ADDRf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG0r_fields[] = {
    { PRED3_RANGEf, 1, 31, 0 },
    { PRED3_METAf, 1, 30, 0 },
    { PRED3_FIELD_OFFSETf, 6, 24, SOCF_LE },
    { PRED2_RANGEf, 1, 23, 0 },
    { PRED2_METAf, 1, 22, 0 },
    { PRED2_FIELD_OFFSETf, 6, 16, SOCF_LE },
    { PRED1_RANGEf, 1, 15, 0 },
    { PRED1_METAf, 1, 14, 0 },
    { PRED1_FIELD_OFFSETf, 6, 8, SOCF_LE },
    { PRED0_RANGEf, 1, 7, 0 },
    { PRED0_METAf, 1, 6, 0 },
    { PRED0_FIELD_OFFSETf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG1r_fields[] = {
    { PRED7_RANGEf, 1, 31, 0 },
    { PRED7_METAf, 1, 30, 0 },
    { PRED7_FIELD_OFFSETf, 6, 24, SOCF_LE },
    { PRED6_RANGEf, 1, 23, 0 },
    { PRED6_METAf, 1, 22, 0 },
    { PRED6_FIELD_OFFSETf, 6, 16, SOCF_LE },
    { PRED5_RANGEf, 1, 15, 0 },
    { PRED5_METAf, 1, 14, 0 },
    { PRED5_FIELD_OFFSETf, 6, 8, SOCF_LE },
    { PRED4_RANGEf, 1, 7, 0 },
    { PRED4_METAf, 1, 6, 0 },
    { PRED4_FIELD_OFFSETf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG2r_fields[] = {
    { PRED9_RANGEf, 1, 15, 0 },
    { PRED9_METAf, 1, 14, 0 },
    { PRED9_FIELD_OFFSETf, 6, 8, SOCF_LE },
    { PRED8_RANGEf, 1, 7, 0 },
    { PRED8_METAf, 1, 6, 0 },
    { PRED8_FIELD_OFFSETf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG3r_fields[] = {
    { PRED0_LO_MASKf, 16, 16, SOCF_LE },
    { PRED0_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG4r_fields[] = {
    { PRED1_LO_MASKf, 16, 16, SOCF_LE },
    { PRED1_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG5r_fields[] = {
    { PRED2_LO_MASKf, 16, 16, SOCF_LE },
    { PRED2_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG6r_fields[] = {
    { PRED3_LO_MASKf, 16, 16, SOCF_LE },
    { PRED3_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG7r_fields[] = {
    { PRED4_LO_MASKf, 16, 16, SOCF_LE },
    { PRED4_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG8r_fields[] = {
    { PRED5_LO_MASKf, 16, 16, SOCF_LE },
    { PRED5_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG9r_fields[] = {
    { PRED6_LO_MASKf, 16, 16, SOCF_LE },
    { PRED6_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG10r_fields[] = {
    { PRED7_LO_MASKf, 16, 16, SOCF_LE },
    { PRED7_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG11r_fields[] = {
    { PRED8_LO_MASKf, 16, 16, SOCF_LE },
    { PRED8_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_PRED_CONFIG12r_fields[] = {
    { PRED9_LO_MASKf, 16, 16, SOCF_LE },
    { PRED9_HI_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_RAM_TM0r_fields[] = {
    { RECORD_MEM_TMf, 2, 20, SOCF_LE },
    { TYPE_MEM_TMf, 2, 18, SOCF_LE },
    { EDC_MEM_TMf, 4, 14, SOCF_LE },
    { QMAP_MEM_TMf, 4, 10, SOCF_LE },
    { IDP_ERESPFIFO_MEM_TMf, 2, 8, SOCF_LE },
    { IDP_EREQFIFO_MEM_TMf, 4, 4, SOCF_LE },
    { IDP_DFIFO_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_SEG_BASE_7r_fields[] = {
    { SEGMENT_BASE_7f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_SEG_BASE_1_2r_fields[] = {
    { SEGMENT_BASE_2f, 16, 16, SOCF_LE },
    { SEGMENT_BASE_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_SEG_BASE_3_4r_fields[] = {
    { SEGMENT_BASE_4f, 16, 16, SOCF_LE },
    { SEGMENT_BASE_3f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_SEG_BASE_5_6r_fields[] = {
    { SEGMENT_BASE_6f, 16, 16, SOCF_LE },
    { SEGMENT_BASE_5f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_TWO_BYTE_DROP_CONFIG0r_fields[] = {
    { IF6_2BYTE_DROP_ENABLEf, 1, 30, 0 },
    { IF5_2BYTE_DROP_ENABLEf, 1, 29, 0 },
    { IF4_2BYTE_DROP_ENABLEf, 1, 28, 0 },
    { IF3_2BYTE_DROP_ENABLEf, 1, 27, 0 },
    { IF2_2BYTE_DROP_ENABLEf, 1, 26, 0 },
    { IF1_2BYTE_DROP_ENABLEf, 1, 25, 0 },
    { IF0_2BYTE_DROP_ENABLEf, 1, 24, 0 },
    { IF2_2BIT_EXTRACT_BYTE_OFFSETf, 4, 20, SOCF_LE },
    { IF2_2BIT_EXTRACT_BIT_OFFSETf, 3, 17, SOCF_LE },
    { IF2_2BIT_EXTRACT_ENABLEf, 1, 16, 0 },
    { IF1_2BIT_EXTRACT_BYTE_OFFSETf, 4, 12, SOCF_LE },
    { IF1_2BIT_EXTRACT_BIT_OFFSETf, 3, 9, SOCF_LE },
    { IF1_2BIT_EXTRACT_ENABLEf, 1, 8, 0 },
    { IF0_2BIT_EXTRACT_BYTE_OFFSETf, 4, 4, SOCF_LE },
    { IF0_2BIT_EXTRACT_BIT_OFFSETf, 3, 1, SOCF_LE },
    { IF0_2BIT_EXTRACT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_TWO_BYTE_DROP_CONFIG1r_fields[] = {
    { IF6_2BIT_EXTRACT_BYTE_OFFSETf, 4, 28, SOCF_LE },
    { IF6_2BIT_EXTRACT_BIT_OFFSETf, 3, 25, SOCF_LE },
    { IF6_2BIT_EXTRACT_ENABLEf, 1, 24, 0 },
    { IF5_2BIT_EXTRACT_BYTE_OFFSETf, 4, 20, SOCF_LE },
    { IF5_2BIT_EXTRACT_BIT_OFFSETf, 3, 17, SOCF_LE },
    { IF5_2BIT_EXTRACT_ENABLEf, 1, 16, 0 },
    { IF4_2BIT_EXTRACT_BYTE_OFFSETf, 4, 12, SOCF_LE },
    { IF4_2BIT_EXTRACT_BIT_OFFSETf, 3, 9, SOCF_LE },
    { IF4_2BIT_EXTRACT_ENABLEf, 1, 8, 0 },
    { IF3_2BIT_EXTRACT_BYTE_OFFSETf, 4, 4, SOCF_LE },
    { IF3_2BIT_EXTRACT_BIT_OFFSETf, 3, 1, SOCF_LE },
    { IF3_2BIT_EXTRACT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_XP0_FC_HCFC_MESSAGE_0r_fields[] = {
    { CHANNEL_BASEf, 6, 8, SOCF_LE },
    { FWDf, 2, 6, SOCF_LE },
    { MSG_TYPEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_XP0_FC_HCFC_MESSAGE_1r_fields[] = {
    { CHANNEL_OFFSET_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_XP0_FC_HCFC_MESSAGE_2r_fields[] = {
    { CHANNEL_OFFSET_32_63f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RB_XP0_FC_HCFC_MESSAGE_3r_fields[] = {
    { CHANNEL_OFFSET_64_95f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_RDBGC0_SELECTr_fields[] = {
    { SEL_URPF_ERRORf, 1, 29, 0 },
    { SEL_MPLS_ERRf, 1, 28, 0 },
    { SEL_MPLSf, 1, 27, 0 },
    { SEL_VLANDRf, 1, 26, 0 },
    { SEL_RTUNEf, 1, 25, 0 },
    { SEL_RTUNf, 1, 24, 0 },
    { SEL_MTUERRf, 1, 23, 0 },
    { SEL_DSFRAGf, 1, 22, 0 },
    { SEL_DSICMPf, 1, 21, 0 },
    { SEL_DSL4HEf, 1, 20, 0 },
    { SEL_DSL3HEf, 1, 19, 0 },
    { SEL_RSV1f, 1, 18, SOCF_RES },
    { SEL_RSV2f, 1, 17, SOCF_RES },
    { SEL_IRPSEf, 1, 16, 0 },
    { SEL_RDROPf, 1, 15, 0 },
    { SEL_RIMDRf, 1, 14, 0 },
    { SEL_RPORTDf, 1, 13, 0 },
    { SEL_RFILDRf, 1, 12, 0 },
    { SEL_RUCf, 1, 11, 0 },
    { SEL_RIPHE6f, 1, 10, 0 },
    { SEL_RIPHE4f, 1, 9, 0 },
    { SEL_IMRP6f, 1, 8, 0 },
    { SEL_IMRP4f, 1, 7, 0 },
    { SEL_IMBPf, 1, 6, 0 },
    { SEL_RIPC6f, 1, 5, 0 },
    { SEL_RIPC4f, 1, 4, 0 },
    { SEL_RIPD6f, 1, 3, 0 },
    { SEL_RIPD4f, 1, 2, 0 },
    { SEL_RDISCf, 1, 1, 0 },
    { SEL_PDISCf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_RDBGC0_SELECT_BCM56218_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_RDBGC0_SELECT_BCM56224_A0r_fields[] = {
    { BITMAPf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_RDBGC0_SELECT_BCM56504_A0r_fields[] = {
    { BITMAPf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEECCPDROPCNTr_fields[] = {
    { ECCPDROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEERRORCODEr_fields[] = {
    { ERRORCODEf, 16, 16, SOCF_LE|SOCF_RO },
    { SOP_ERRf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEMEMDEBUGr_fields[] = {
    { TM_COSPCPf, 8, 32, SOCF_LE|SOCF_RES },
    { TM_FLNKf, 8, 24, SOCF_LE|SOCF_RES },
    { TM_PLNKf, 8, 16, SOCF_LE|SOCF_RES },
    { TM_DESCPf, 8, 8, SOCF_LE|SOCF_RES },
    { TM_PRCPf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEOVERLIMITDROPCNTr_fields[] = {
    { RDEOVERLIMITDROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEPARITYERRORPTRr_fields[] = {
    { RDEPARITYERRORBMf, 5, 14, SOCF_LE|SOCF_RO },
    { RDEPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEPGMAPPINGr_fields[] = {
    { PRI15f, 1, 15, 0 },
    { PRI14f, 1, 14, 0 },
    { PRI13f, 1, 13, 0 },
    { PRI12f, 1, 12, 0 },
    { PRI11f, 1, 11, 0 },
    { PRI10f, 1, 10, 0 },
    { PRI9f, 1, 9, 0 },
    { PRI8f, 1, 8, 0 },
    { PRI7f, 1, 7, 0 },
    { PRI6f, 1, 6, 0 },
    { PRI5f, 1, 5, 0 },
    { PRI4f, 1, 4, 0 },
    { PRI3f, 1, 3, 0 },
    { PRI2f, 1, 2, 0 },
    { PRI1f, 1, 1, 0 },
    { PRI0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEQEMPTYr_fields[] = {
    { QEMPTYf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEQFULLDROPCNTr_fields[] = {
    { RDEQFULLDROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEQPKTCNTr_fields[] = {
    { RDEQPKTCNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDEQRSTr_fields[] = {
    { QRSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDERDLIMITr_fields[] = {
    { QREVERSEf, 2, 8, SOCF_LE },
    { RDERDLIMITf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDETHDIDROPCNTr_fields[] = {
    { RDETHDIDROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDETHDODROPCNTr_fields[] = {
    { RDETHDODROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDE_PORT_COUNT_PACKETr_fields[] = {
    { PORT_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDE_PORT_SHARED_COUNT_PACKETr_fields[] = {
    { PORT_SHARED_COUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RDE_PORT_SHARED_LIMIT_PACKETr_fields[] = {
    { PORT_SHARED_LIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_RESETLIMITSr_fields[] = {
    { EGRCELLRESETLIMITf, 2, 6, SOCF_LE },
    { EGRPKTRESETLIMITf, 2, 4, SOCF_LE },
    { INGCELLRESETLIMITf, 2, 2, SOCF_LE },
    { INGPKTRESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_RESETLIMITS_BCM56601_A0r_fields[] = {
    { EGRCELLRESETLIMITf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_RESURRECTr_fields[] = {
    { PORT_BITMAPf, 14, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_RESURRECTMOD0r_fields[] = {
    { PORT_BITMAPf, 29, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_RESURRECTMOD1r_fields[] = {
    { PORT_BITMAPf, 25, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_RESURRECT_BCM5673_A0r_fields[] = {
    { PORT_BITMAPf, 3, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_REVCDr_fields[] = {
    { YEARf, 8, 8, SOCF_LE|SOCF_RO },
    { MONTHf, 4, 4, SOCF_LE|SOCF_RO },
    { REVf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RIPC4r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_RM_START_OVRDr_fields[] = {
    { RM_START_ADDRf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_RSEL1_RAM_CONTROLr_fields[] = {
    { PORT_CBL_TABLE_WWf, 1, 21, SOCF_RES },
    { INITIAL_ING_L3_NEXT_HOP_WWf, 1, 20, SOCF_RES },
    { INITIAL_L3_ECMP_WWf, 1, 19, SOCF_RES },
    { PORT_CBL_TABLE_TMf, 11, 8, SOCF_LE|SOCF_RES },
    { INITIAL_ING_L3_NEXT_HOP_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { INITIAL_L3_ECMP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_RSEL1_RAM_DBGCTRLr_fields[] = {
    { NHI_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { ECMP_TMf, 4, 14, SOCF_LE|SOCF_RES },
    { DVP_TMf, 4, 10, SOCF_LE|SOCF_RES },
    { CBL_TMf, 8, 2, SOCF_LE|SOCF_RES },
    { ECMP_COUNT_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RSEL1_RAM_DBGCTRL_2r_fields[] = {
    { PROT_NHI_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { RMEP_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MA_STATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r_fields[] = {
    { MAID_REDUCTION_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { MA_INDEX_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { RMEP_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MA_STATE_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RSEL1_RAM_DBGCTRL_BCM56634_A0r_fields[] = {
    { L3_IPMC_1_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { MAID_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { MA_INDEX_TMf, 4, 22, SOCF_LE|SOCF_RES },
    { NHI_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { ECMP_TMf, 4, 14, SOCF_LE|SOCF_RES },
    { DVP_TMf, 4, 10, SOCF_LE|SOCF_RES },
    { CBL_TMf, 8, 2, SOCF_LE|SOCF_RES },
    { ECMP_COUNT_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_RSEL2_RAM_CONTROLr_fields[] = {
    { IFP_REDIRECTION_PROFILE_WWf, 1, 28, SOCF_RES },
    { ING_L3_NEXT_HOP_WWf, 1, 27, SOCF_RES },
    { L3_ECMP_WWf, 1, 26, SOCF_RES },
    { IFP_REDIRECTION_PROFILE_TMf, 11, 15, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_TMf, 11, 4, SOCF_LE|SOCF_RES },
    { L3_ECMP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RSEL2_RAM_CONTROL_2r_fields[] = {
    { RESERVED_RSEL2_RAM_CONTROL_2f, 8, 14, SOCF_LE|SOCF_RES },
    { ICONTROL_OPCODE_BITMAP_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { L2MC_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { L3_IPMC_REMAP_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { L3_IPMC_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_RSEL2_RAM_DBGCTRLr_fields[] = {
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { IFP_REDIRECTION_PROFILE_TMf, 8, 14, SOCF_LE|SOCF_RES },
    { AUX_ING_L3_NEXT_HOP_TMf, 4, 10, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_TMf, 4, 6, SOCF_LE|SOCF_RES },
    { L3_ECMP_COUNT_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { L3_ECMP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_RSEL2_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { L3_ECMP_COUNT_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { IFP_REDIRECTION_PROFILE_TMf, 8, 12, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { L3_ECMP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RSEL2_RAM_DBGCTRL_BCM56634_A0r_fields[] = {
    { RESERVED_RSEL2_RAM_CONTROLf, 4, 28, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_TMf, 8, 20, SOCF_LE|SOCF_RES },
    { IFP_REDIRECTION_PROFILE_TMf, 8, 12, SOCF_LE|SOCF_RES },
    { L3_ECMP_GROUP_SRC_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { L3_ECMP_GROUP_DST_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { L3_ECMP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_RSV_MASKr_fields[] = {
    { MASKf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_RSV_MASK_BCM5695_A0r_fields[] = {
    { MASKf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_RSV_READr_fields[] = {
    { RSVf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56800_A0)
soc_field_info_t soc_RSV_READ_BCM56601_A0r_fields[] = {
    { ENABLEf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_RTAG7_HASH_CONTROLr_fields[] = {
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf, 1, 19, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf, 1, 18, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf, 1, 17, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf, 1, 16, 0 },
    { DISABLE_HASH_MPLS_Bf, 1, 15, 0 },
    { DISABLE_HASH_IPV6_Bf, 1, 14, 0 },
    { DISABLE_HASH_IPV4_Bf, 1, 13, 0 },
    { HASH_MODE_Bf, 3, 10, SOCF_LE },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_Af, 1, 9, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_Af, 1, 8, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af, 1, 7, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af, 1, 6, 0 },
    { DISABLE_HASH_MPLS_Af, 1, 5, 0 },
    { DISABLE_HASH_IPV6_Af, 1, 4, 0 },
    { DISABLE_HASH_IPV4_Af, 1, 3, 0 },
    { HASH_MODE_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_RTAG7_HASH_CONTROL_BCM56334_A0r_fields[] = {
    { DISABLE_HASH_MIM_Bf, 1, 29, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf, 1, 28, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf, 1, 27, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf, 1, 26, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf, 1, 25, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf, 1, 24, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf, 1, 23, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf, 1, 22, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf, 1, 21, 0 },
    { DISABLE_HASH_MPLS_Bf, 1, 20, 0 },
    { DISABLE_HASH_IPV6_Bf, 1, 19, 0 },
    { DISABLE_HASH_IPV4_Bf, 1, 18, 0 },
    { HASH_MODE_Bf, 3, 15, SOCF_LE },
    { DISABLE_HASH_MIM_Af, 1, 14, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af, 1, 13, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af, 1, 12, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af, 1, 11, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af, 1, 10, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af, 1, 9, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af, 1, 8, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af, 1, 7, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af, 1, 6, 0 },
    { DISABLE_HASH_MPLS_Af, 1, 5, 0 },
    { DISABLE_HASH_IPV6_Af, 1, 4, 0 },
    { DISABLE_HASH_IPV4_Af, 1, 3, 0 },
    { HASH_MODE_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_CONTROL_BCM56624_A0r_fields[] = {
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf, 1, 27, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf, 1, 26, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf, 1, 25, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf, 1, 24, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf, 1, 23, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf, 1, 22, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf, 1, 21, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf, 1, 20, 0 },
    { DISABLE_HASH_MPLS_Bf, 1, 19, 0 },
    { DISABLE_HASH_IPV6_Bf, 1, 18, 0 },
    { DISABLE_HASH_IPV4_Bf, 1, 17, 0 },
    { HASH_MODE_Bf, 3, 14, SOCF_LE },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af, 1, 13, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af, 1, 12, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af, 1, 11, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af, 1, 10, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af, 1, 9, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af, 1, 8, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af, 1, 7, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af, 1, 6, 0 },
    { DISABLE_HASH_MPLS_Af, 1, 5, 0 },
    { DISABLE_HASH_IPV6_Af, 1, 4, 0 },
    { DISABLE_HASH_IPV4_Af, 1, 3, 0 },
    { HASH_MODE_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_HASH_CONTROL_BCM56634_A0r_fields[] = {
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf, 1, 29, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf, 1, 28, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf, 1, 27, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf, 1, 26, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf, 1, 25, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf, 1, 24, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf, 1, 23, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf, 1, 22, 0 },
    { DISABLE_HASH_MIM_Bf, 1, 21, 0 },
    { DISABLE_HASH_MPLS_Bf, 1, 20, 0 },
    { DISABLE_HASH_IPV6_Bf, 1, 19, 0 },
    { DISABLE_HASH_IPV4_Bf, 1, 18, 0 },
    { HASH_MODE_Bf, 3, 15, SOCF_LE },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af, 1, 14, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af, 1, 13, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af, 1, 12, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af, 1, 11, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af, 1, 10, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af, 1, 9, 0 },
    { DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af, 1, 8, 0 },
    { DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af, 1, 7, 0 },
    { DISABLE_HASH_MIM_Af, 1, 6, 0 },
    { DISABLE_HASH_MPLS_Af, 1, 5, 0 },
    { DISABLE_HASH_IPV6_Af, 1, 4, 0 },
    { DISABLE_HASH_IPV4_Af, 1, 3, 0 },
    { HASH_MODE_Af, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_ECMPr_fields[] = {
    { OFFSETf, 4, 3, SOCF_LE },
    { SUB_SELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_FIELD_BMAP_1r_fields[] = {
    { IPV4_FIELD_BITMAP_Bf, 12, 12, SOCF_LE },
    { IPV4_FIELD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_FIELD_BMAP_2r_fields[] = {
    { IPV6_FIELD_BITMAP_Bf, 12, 12, SOCF_LE },
    { IPV6_FIELD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_FIELD_BMAP_3r_fields[] = {
    { L2_FIELD_BITMAP_Bf, 12, 12, SOCF_LE },
    { L2_FIELD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_FIELD_BMAP_4r_fields[] = {
    { MPLS_FIELD_BITMAP_Bf, 12, 12, SOCF_LE },
    { MPLS_FIELD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_FIELD_BMAP_5r_fields[] = {
    { UNKNOWN_PPD_FIELD_BITMAP_Bf, 12, 12, SOCF_LE },
    { UNKNOWN_PPD_FIELD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_HG_TRUNKr_fields[] = {
    { OFFSET_NONUCf, 4, 10, SOCF_LE },
    { SUB_SEL_NONUCf, 3, 7, SOCF_LE },
    { OFFSET_UCf, 4, 3, SOCF_LE },
    { SUB_SEL_UCf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_SEED_Ar_fields[] = {
    { HASH_SEED_Af, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_RTAG7_HASH_SEED_Br_fields[] = {
    { HASH_SEED_Bf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_fields[] = {
    { MIM_OUTER_BITMAP_Bf, 12, 12, SOCF_LE },
    { MIM_OUTER_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_fields[] = {
    { MIM_PAYLOAD_BITMAP_Bf, 12, 12, SOCF_LE },
    { MIM_PAYLOAD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_fields[] = {
    { MPLS_L2_PAYLOAD_BITMAP_Bf, 12, 12, SOCF_LE },
    { MPLS_L2_PAYLOAD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_fields[] = {
    { MPLS_L3_PAYLOAD_BITMAP_Bf, 12, 12, SOCF_LE },
    { MPLS_L3_PAYLOAD_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_fields[] = {
    { MPLS_OUTER_BITMAP_Bf, 12, 12, SOCF_LE },
    { MPLS_OUTER_BITMAP_Af, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RU_CONFIG1r_fields[] = {
    { CLOCKS_PER_EPOCHf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_RU_CONFIG2r_fields[] = {
    { RATE_UPDATE_SCALE_DIRf, 1, 3, 0 },
    { RATE_UPDATE_SCALEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_RXFIFO_STATr_fields[] = {
    { RXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { RXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_S1V_CONFIGr_fields[] = {
    { MTU_QUANTA_SELECTf, 2, 4, SOCF_LE },
    { SCHEDULING_SELECT_Bf, 2, 2, SOCF_LE },
    { SCHEDULING_SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_S1V_COSMASKr_fields[] = {
    { COSMASKRXENf, 1, 16, 0 },
    { COSMASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_S1V_MINSPCONFIGr_fields[] = {
    { COS_IS_SPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_PRI2COS_MAPPING_1r_fields[] = {
    { PRI7_MAPPING_COSf, 3, 21, SOCF_LE },
    { PRI6_MAPPING_COSf, 3, 18, SOCF_LE },
    { PRI5_MAPPING_COSf, 3, 15, SOCF_LE },
    { PRI4_MAPPING_COSf, 3, 12, SOCF_LE },
    { PRI3_MAPPING_COSf, 3, 9, SOCF_LE },
    { PRI2_MAPPING_COSf, 3, 6, SOCF_LE },
    { PRI1_MAPPING_COSf, 3, 3, SOCF_LE },
    { PRI0_MAPPING_COSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_PRI2COS_MAPPING_2r_fields[] = {
    { PRI15_MAPPING_COSf, 3, 21, SOCF_LE },
    { PRI14_MAPPING_COSf, 3, 18, SOCF_LE },
    { PRI13_MAPPING_COSf, 3, 15, SOCF_LE },
    { PRI12_MAPPING_COSf, 3, 12, SOCF_LE },
    { PRI11_MAPPING_COSf, 3, 9, SOCF_LE },
    { PRI10_MAPPING_COSf, 3, 6, SOCF_LE },
    { PRI9_MAPPING_COSf, 3, 3, SOCF_LE },
    { PRI8_MAPPING_COSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_RX_CONFIG_XPORT0r_fields[] = {
    { PRI15_XOFF_STATUSf, 1, 31, 0 },
    { PRI14_XOFF_STATUSf, 1, 30, 0 },
    { PRI13_XOFF_STATUSf, 1, 29, 0 },
    { PRI12_XOFF_STATUSf, 1, 28, 0 },
    { PRI11_XOFF_STATUSf, 1, 27, 0 },
    { PRI10_XOFF_STATUSf, 1, 26, 0 },
    { PRI9_XOFF_STATUSf, 1, 25, 0 },
    { PRI8_XOFF_STATUSf, 1, 24, 0 },
    { PRI7_XOFF_STATUSf, 1, 23, 0 },
    { PRI6_XOFF_STATUSf, 1, 22, 0 },
    { PRI5_XOFF_STATUSf, 1, 21, 0 },
    { PRI4_XOFF_STATUSf, 1, 20, 0 },
    { PRI3_XOFF_STATUSf, 1, 19, 0 },
    { PRI2_XOFF_STATUSf, 1, 18, 0 },
    { PRI1_XOFF_STATUSf, 1, 17, 0 },
    { PRI0_XOFF_STATUSf, 1, 16, 0 },
    { XOFF_TIMEOUT_VALUEf, 15, 1, SOCF_LE },
    { SAFC_RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_SCHEDULERCONFIGMOD0_P0_7r_fields[] = {
    { SCHEDULER_MODEf, 2, 16, SOCF_LE },
    { THRESHOLDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SC_BYTE_METER_CONFIGr_fields[] = {
    { BCAST_ENABLEf, 1, 2, 0 },
    { MCAST_ENABLEf, 1, 1, 0 },
    { DLFBC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_SC_BYTE_METER_CONFIG_BCM53314_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 2, 0 },
    { MCAST_ENABLEf, 1, 1, 0 },
    { DLFBC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL0r_fields[] = {
    { COMMANDf, 8, 16, SOCF_LE },
    { DIRECTIONf, 1, 15, 0 },
    { TS_HEADER_ENf, 1, 14, 0 },
    { LENGTHf, 5, 4, SOCF_LE },
    { REPEAT_MODEf, 1, 2, 0 },
    { CMD_REQf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL1r_fields[] = {
    { TS_NUMf, 16, 16, SOCF_LE },
    { TS_LENGTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL2r_fields[] = {
    { EPOCH_LENGTHf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CMD_INJECT_DATA0r_fields[] = {
    { CMD_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CONFIG0r_fields[] = {
    { SC_TREX2_DEBUG_ENABLEf, 1, 30, 0 },
    { SC_GRANTS_TO_OK_GRANT_LOSSf, 2, 25, SOCF_LE },
    { ENABLEf, 1, 24, 0 },
    { ENABLE_AUTO_SWITCHOVERf, 1, 23, 0 },
    { DEFAULT_BMf, 1, 22, 0 },
    { SOT_WATCHDOG_THRESHf, 5, 13, SOCF_LE },
    { FULL_CNTf, 8, 5, SOCF_LE },
    { INVERT_TX_CMD_BIPf, 1, 4, 0 },
    { INVERT_RX_CMD_BIPf, 1, 3, 0 },
    { MODEf, 1, 1, 0 },
    { SELECT_TEST_PATHf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CONFIG1r_fields[] = {
    { SC_PRI_UPD_RF_TMf, 2, 17, SOCF_LE },
    { SC_ENABLE_SI_PORT0_BACKPRESSUREf, 1, 16, 0 },
    { SC_ENABLE_SI_PORT1_BACKPRESSUREf, 1, 15, 0 },
    { SC_SWITCH_LENGTH_WORD_ORDERf, 1, 14, 0 },
    { SC_SWITCH_DEMAND_WORD_ORDERf, 1, 13, 0 },
    { SC_TX_BYTE_SWAPf, 1, 12, 0 },
    { SC_RX_BYTE_SWAPf, 1, 11, 0 },
    { REQ_RESP_ADDED_LATENCYf, 3, 8, SOCF_LE },
    { TX_THROTTLE1f, 5, 3, SOCF_LE },
    { TX_THROTTLE0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CONFIG2r_fields[] = {
    { SC_GRANT_TOLERANCEf, 16, 16, SOCF_LE },
    { SC_MIN_TIMESLOTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CONFIG3r_fields[] = {
    { SC_DEFAULT_EPOCH_PERIODf, 16, 16, SOCF_LE },
    { SC_DEFAULT_GRANT_PERIODf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_CONFIG_TDMCALSWAPr_fields[] = {
    { GRANTTAG7_SWITCH_ENABLEf, 1, 19, 0 },
    { START_POLLING_STATEf, 1, 18, 0 },
    { POLLING_SWITCH_QUEUEf, 16, 2, SOCF_LE },
    { POLLING_SWITCH_SELECTf, 1, 1, 0 },
    { POLLING_SWITCH_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE0r_fields[] = {
    { GRANT40f, 8, 24, SOCF_LE },
    { RATE20f, 8, 16, SOCF_LE },
    { REQUESTf, 8, 8, SOCF_LE },
    { PB20f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE1r_fields[] = {
    { CUPD40f, 8, 16, SOCF_LE },
    { FULLUPDf, 8, 8, SOCF_LE },
    { RESPONSEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE2r_fields[] = {
    { PRIUPD1f, 8, 16, SOCF_LE },
    { PRIUPD2f, 8, 8, SOCF_LE },
    { PRIUPD3f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ECC_DEBUGr_fields[] = {
    { SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { SC_PRI_UPD_ECC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ECC_ERROR0r_fields[] = {
    { SC_PRI_UPD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { SC_PRI_UPD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ECC_ERROR0_MASKr_fields[] = {
    { SC_PRI_UPD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ECC_STATUS0r_fields[] = {
    { SC_PRI_UPD_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR0r_fields[] = {
    { RX0_BIP8_ERR_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { RX1_BIP8_ERR_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR1r_fields[] = {
    { RX0_SOT_ERROR_CNTf, 8, 24, SOCF_LE|SOCF_COR },
    { RX1_SOT_ERROR_CNTf, 8, 16, SOCF_LE|SOCF_COR },
    { MISSING_GRANT_ERRORf, 1, 15, SOCF_W1TC },
    { EARLY_GRANT_ERRORf, 1, 14, SOCF_W1TC },
    { RX0_SOT_WATCHDOG_TIMEOUTf, 1, 13, SOCF_W1TC },
    { RX1_SOT_WATCHDOG_TIMEOUTf, 1, 12, SOCF_W1TC },
    { RX0_INVALID_CMD_ERRORf, 1, 11, SOCF_W1TC },
    { RX1_INVALID_CMD_ERRORf, 1, 10, SOCF_W1TC },
    { TX_EARLY_SOT_ERRORf, 1, 9, SOCF_W1TC },
    { AUTO_SWITCH_EVENT_CTRLf, 1, 1, SOCF_W1TC },
    { AUTO_SWITCH_EVENT_DATAf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR2r_fields[] = {
    { LENGTH_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { LENGTH_FIFO_UNDERRUNf, 1, 6, SOCF_W1TC },
    { DEMAND_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { DEMAND_FIFO_UNDERRUNf, 1, 4, SOCF_W1TC },
    { FULL_UPD_FIFO_ERRORf, 1, 3, SOCF_W1TC },
    { PRI_UPD_FIFO_UNDERRUNf, 1, 2, SOCF_W1TC },
    { PRI_UPD_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { PRI_UPD_FIFO_PURGEDf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR0_MASKr_fields[] = {
    { RX0_BIP8_ERR_CNT_DISINTf, 16, 16, SOCF_LE },
    { RX1_BIP8_ERR_CNT_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR1_MASKr_fields[] = {
    { RX0_SOT_ERROR_CNT_DISINTf, 8, 24, SOCF_LE },
    { RX1_SOT_ERROR_CNT_DISINTf, 8, 16, SOCF_LE },
    { MISSING_GRANT_ERROR_DISINTf, 1, 15, 0 },
    { EARLY_GRANT_ERROR_DISINTf, 1, 14, 0 },
    { RX0_SOT_WATCHDOG_TIMEOUT_DISINTf, 1, 13, 0 },
    { RX1_SOT_WATCHDOG_TIMEOUT_DISINTf, 1, 12, 0 },
    { RX0_INVALID_CMD_ERROR_DISINTf, 1, 11, 0 },
    { RX1_INVALID_CMD_ERROR_DISINTf, 1, 10, 0 },
    { TX_EARLY_SOT_ERROR_DISINTf, 1, 9, 0 },
    { AUTO_SWITCH_EVENT_CTRL_DISINTf, 1, 1, 0 },
    { AUTO_SWITCH_EVENT_DATA_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_ERROR2_MASKr_fields[] = {
    { LENGTH_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { LENGTH_FIFO_UNDERRUN_DISINTf, 1, 6, 0 },
    { DEMAND_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { DEMAND_FIFO_UNDERRUN_DISINTf, 1, 4, 0 },
    { FULL_UPD_FIFO_ERROR_DISINTf, 1, 3, 0 },
    { PRI_UPD_FIFO_UNDERRUN_DISINTf, 1, 2, 0 },
    { PRI_UPD_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { PRI_UPD_FIFO_PURGED_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP0r_fields[] = {
    { SC_LINK_ENABLE_REMAP05f, 5, 25, SOCF_LE },
    { SC_LINK_ENABLE_REMAP04f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP03f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP02f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP01f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP00f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP1r_fields[] = {
    { SC_LINK_ENABLE_REMAP11f, 5, 25, SOCF_LE },
    { SC_LINK_ENABLE_REMAP10f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP09f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP08f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP07f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP06f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP2r_fields[] = {
    { SC_LINK_ENABLE_REMAP17f, 5, 25, SOCF_LE },
    { SC_LINK_ENABLE_REMAP16f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP15f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP14f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP13f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP3r_fields[] = {
    { SC_LINK_ENABLE_REMAP23f, 5, 25, SOCF_LE },
    { SC_LINK_ENABLE_REMAP22f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP21f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP20f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP19f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP18f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP0r_fields[] = {
    { SC_LINK_STATUS_REMAP05f, 5, 25, SOCF_LE },
    { SC_LINK_STATUS_REMAP04f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP03f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP02f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP01f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP00f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP1r_fields[] = {
    { SC_LINK_STATUS_REMAP11f, 5, 25, SOCF_LE },
    { SC_LINK_STATUS_REMAP10f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP09f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP08f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP07f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP06f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP2r_fields[] = {
    { SC_LINK_STATUS_REMAP17f, 5, 25, SOCF_LE },
    { SC_LINK_STATUS_REMAP16f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP15f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP14f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP13f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP3r_fields[] = {
    { SC_LINK_STATUS_REMAP23f, 5, 25, SOCF_LE },
    { SC_LINK_STATUS_REMAP22f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP21f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP20f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP19f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP18f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP4r_fields[] = {
    { SC_LINK_STATUS_REMAP29f, 5, 25, SOCF_LE },
    { SC_LINK_STATUS_REMAP28f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP27f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP26f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP25f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP24f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP5r_fields[] = {
    { SC_LINK_STATUS_REMAP31f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP30f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_SFI_PAUSE_STATUS0r_fields[] = {
    { STICKY_PAUSEf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_SFI_PAUSE_STATUS1r_fields[] = {
    { PAUSEf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_STATUS0r_fields[] = {
    { RATE_CMD_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { PB_CMD_CNTf, 8, 8, SOCF_LE|SOCF_COR },
    { SELECTED_BMf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_STATUS1r_fields[] = {
    { REQ_DEMAND_CMD_CNTf, 8, 24, SOCF_LE|SOCF_COR },
    { REQ_LENGTH_CMD_CNTf, 8, 16, SOCF_LE|SOCF_COR },
    { GRANT_CMD_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_STATUS_TDMCALSWAP0r_fields[] = {
    { PREV_EPOCH_STATEf, 1, 23, SOCF_RO },
    { CURR_EPOCH_STATEf, 1, 22, SOCF_RO },
    { PREV_FAILOVERf, 1, 21, SOCF_RO },
    { CURR_FAILOVERf, 1, 20, SOCF_RO },
    { EPOCH_SEQNUMf, 4, 16, SOCF_LE|SOCF_RO },
    { TSLOTS_IN_EPOCH_COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_STATUS_TDMCALSWAP1r_fields[] = {
    { EPOCH_SEQNUMf, 4, 16, SOCF_LE|SOCF_RO },
    { TSLOTS_IN_PREV_EPOCHf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_SW_RESETr_fields[] = {
    { LOOPBACK_FIFO_THRESHOLDf, 3, 11, SOCF_LE },
    { SCI_SI1_MUX_INPUT_SELf, 2, 9, SOCF_LE },
    { SCI_SI0_MUX_INPUT_SELf, 2, 7, SOCF_LE },
    { SCI_MUX_ENABLE_3f, 1, 6, 0 },
    { SCI_MUX_ENABLE_2f, 1, 5, 0 },
    { SCI_MUX_ENABLE_1f, 1, 4, 0 },
    { SCI_MUX_ENABLE_0f, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_ERROR0r_fields[] = {
    { SFI_UNEXPECTED_SOTf, 1, 2, SOCF_W1TC },
    { SFI_TX_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { SFI_RX_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_ERROR0_MASKr_fields[] = {
    { SFI_UNEXPECTED_SOT_DISINTf, 1, 2, 0 },
    { SFI_TX_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { SFI_RX_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_NUM_REMAP0r_fields[] = {
    { REMAPPED_SFI_NUM_0f, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_PORT_CONFIG0r_fields[] = {
    { BACKPRESSURE_ENf, 1, 10, 0 },
    { IDLE_FREQf, 8, 2, SOCF_LE },
    { LOOPBACK_ENf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_RX_SOT_CNTr_fields[] = {
    { SOT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_RX_TEST_CNTr_fields[] = {
    { RX_TEST_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SFI_TX_TEST_CNTr_fields[] = {
    { TX_TEST_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_CONFIG0r_fields[] = {
    { RX_BYTE_SWAPf, 1, 17, 0 },
    { TX_BYTE_SWAPf, 1, 16, 0 },
    { ENC_DEC_SELECTf, 1, 15, 0 },
    { PRBS_INVERTf, 1, 13, 0 },
    { PRBS_POLY_SELECTf, 1, 12, 0 },
    { PRBS_GENERATOR_ENABLEf, 1, 11, 0 },
    { PRBS_MONITOR_ENABLEf, 1, 10, 0 },
    { FORCE_TIME_ALIGNMENT_EVENf, 1, 9, 0 },
    { FORCE_TIME_ALIGNMENT_ODDf, 1, 8, 0 },
    { K_FORCE_LOS_ENABLEf, 1, 7, 0 },
    { L2R_LOS_ENABLEf, 1, 6, 0 },
    { L2R_TX_LOS_SELECTf, 1, 5, 0 },
    { FORCE_SOT_EVENf, 1, 4, 0 },
    { INVERT_BIP8_GENf, 1, 2, 0 },
    { BIP_ON_TS_HDRf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_CONFIG1r_fields[] = {
    { LOWER_IDLE_KBITf, 1, 8, 0 },
    { LOWER_IDLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_CONFIG2r_fields[] = {
    { LS_ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { LS_ERR_THRESHf, 8, 16, SOCF_LE },
    { LS_ERR_WINDOWf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_CONFIG3r_fields[] = {
    { LBA_STATE_TIMEf, 8, 24, SOCF_LE },
    { JIT_TOLERANCEf, 8, 16, SOCF_LE },
    { R2R_ERR_CHAR_CNT_RESETf, 1, 6, 0 },
    { L2R_LOS_CHAR_CNT_RESETf, 1, 5, 0 },
    { CH_MODEf, 1, 4, 0 },
    { EVEN_CH_DATA_SELECTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_DEBUG0r_fields[] = {
    { LOWSIG_ASSERT_FILTERf, 4, 8, SOCF_LE },
    { LOWSIG_NEGATE_FILTERf, 4, 4, SOCF_LE },
    { IGNORE_LOWSIGf, 1, 1, 0 },
    { FORCE_MSM_BYTE_ALIGNMENTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_DEBUG1r_fields[] = {
    { PRBS_PASS_ERRORSf, 1, 24, 0 },
    { RX_MSM_LBA_DEBUGf, 1, 16, 0 },
    { TX_FIFO_EVEN_AFULL_THRESH_REACHEDf, 1, 9, SOCF_W1TC },
    { TX_FIFO_ODD_AFULL_THRESH_REACHEDf, 1, 8, SOCF_W1TC },
    { TX_FIFO_UNDERRUN_CHK_ENf, 1, 7, 0 },
    { TX_FIFO_AFULL_THRESHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ECC_DEBUGr_fields[] = {
    { TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf, 1, 2, 0 },
    { TXFIFO_ODD_ENABLE_ECCf, 1, 1, 0 },
    { TXFIFO_EVEN_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ECC_ERRORr_fields[] = {
    { TXFIFO_ODD_UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { TXFIFO_ODD_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { TXFIFO_EVEN_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TXFIFO_EVEN_CORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ECC_ERROR_MASKr_fields[] = {
    { TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf, 1, 3, 0 },
    { TXFIFO_ODD_CORRECTED_ERROR_DINSTf, 1, 2, 0 },
    { TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf, 1, 1, 0 },
    { TXFIFO_EVEN_CORRECTED_ERROR_DINSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ECC_STATUSr_fields[] = {
    { TXFIFO_EVEN_ECC_ERROR_ADDRESSf, 7, 7, SOCF_LE|SOCF_RWBW },
    { TXFIFO_ODD_ECC_ERROR_ADDRESSf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ERROR0r_fields[] = {
    { LOST_TIME_ALIGNMENT_EVEN_EVENTf, 1, 24, SOCF_W1TC },
    { LOST_TIME_ALIGNMENT_ODD_EVENTf, 1, 23, SOCF_W1TC },
    { GAINED_TIME_ALIGNMENT_EVEN_EVENTf, 1, 22, SOCF_W1TC },
    { GAINED_TIME_ALIGNMENT_ODD_EVENTf, 1, 21, SOCF_W1TC },
    { GAINED_BYTE_ALIGNMENT_EVENTf, 1, 20, SOCF_W1TC },
    { SOT_OR_K_IDLE_LOW_BYTEf, 1, 19, SOCF_W1TC },
    { LOST_BYTE_ALIGNMENT_EVENTf, 1, 18, SOCF_W1TC },
    { LOSS_OF_SYNC_EVENTf, 1, 17, SOCF_W1TC },
    { RX_LOS_EVENTf, 1, 16, SOCF_W1TC },
    { RX_ERR_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ERROR1r_fields[] = {
    { TX_FIFO_EVEN_OVERFLOWf, 1, 27, SOCF_W1TC },
    { TX_FIFO_ODD_OVERFLOWf, 1, 26, SOCF_W1TC },
    { TX_FIFO_EVEN_UNDERRUNf, 1, 25, SOCF_W1TC },
    { TX_FIFO_ODD_UNDERRUNf, 1, 24, SOCF_W1TC },
    { TA_EVEN_ERR_CNTf, 6, 18, SOCF_LE|SOCF_COR },
    { TA_ODD_ERR_CNTf, 6, 12, SOCF_LE|SOCF_COR },
    { BIP_EVEN_ERR_CNTf, 6, 6, SOCF_LE|SOCF_COR },
    { BIP_ODD_ERR_CNTf, 6, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ERROR0_MASKr_fields[] = {
    { MASKf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_ERROR1_MASKr_fields[] = {
    { MASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_MEM_DEBUGr_fields[] = {
    { TXFIFO_EVEN_TMf, 2, 2, SOCF_LE },
    { TXFIFO_ODD_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_PRBS_STATUSr_fields[] = {
    { FORCE_ERRORf, 1, 31, 0 },
    { PRBS_ERROR_OCCUREDf, 1, 30, SOCF_RO },
    { PRBS_ERR_CNTf, 8, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_SD_CONFIGr_fields[] = {
    { MULTIPRTS_DEFf, 1, 28, 0 },
    { ED66_DEFf, 1, 5, 0 },
    { TX_FIFO_RESETf, 1, 4, 0 },
    { TX_PWRDWNf, 1, 3, 0 },
    { RX_FORCE_LOCKf, 1, 1, 0 },
    { RX_PWRDWNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_SD_PLL_CONFIGr_fields[] = {
    { LCREF_ENf, 1, 9, 0 },
    { LANE_MODE_STRAPf, 1, 6, 0 },
    { FORCE_SPEED_STRAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_SD_RESETr_fields[] = {
    { PWRDWN_PLLf, 1, 5, 0 },
    { HW_RESETf, 1, 4, 0 },
    { PLL_RESETf, 1, 3, 0 },
    { MDIOREGS_RESETf, 1, 2, 0 },
    { BYPASS_RESET_FILTERf, 1, 1, 0 },
    { IDDQf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_SD_STATUSr_fields[] = {
    { RESET_OUTf, 1, 10, SOCF_RO },
    { HW_RESET_OUTf, 1, 9, SOCF_RO },
    { SW_RESET_OUTf, 1, 8, SOCF_RO },
    { TX_FIFO_ERRORf, 1, 7, SOCF_RO },
    { TX_PLL_LOCKf, 1, 6, SOCF_RO },
    { RX_SYNC_STATUSf, 1, 5, SOCF_RO },
    { RX_CODE_GROUP_BADf, 2, 3, SOCF_LE|SOCF_RO },
    { RX_COMMA_DETECTEDf, 2, 1, SOCF_LE|SOCF_RO },
    { RX_SEQ_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_STATEr_fields[] = {
    { MSM_OFFf, 1, 19, SOCF_RO },
    { MSM_RUN_BYTE_ALIGNMENTf, 1, 18, SOCF_RO },
    { MSM_RUN_TIME_ALIGNf, 1, 17, SOCF_RO },
    { MSM_LOST_BYTE_ALIGNMENTf, 1, 16, SOCF_RO },
    { TASM_ODD_IDLEf, 1, 14, SOCF_RO },
    { TASM_ODD_SOT_SEARCHf, 1, 13, SOCF_RO },
    { TASM_ODD_START_TS_COUNTERf, 1, 12, SOCF_RO },
    { TASM_ODD_SOT_WINDOW_CLOSEDf, 1, 11, SOCF_RO },
    { TASM_ODD_SOT_WINDOW_OPENf, 1, 10, SOCF_RO },
    { TASM_ODD_SOT_EARLYf, 1, 9, SOCF_RO },
    { TASM_ODD_SOT_MISSINGf, 1, 8, SOCF_RO },
    { TASM_EVEN_IDLEf, 1, 6, SOCF_RO },
    { TASM_EVEN_SOT_SEARCHf, 1, 5, SOCF_RO },
    { TASM_EVEN_START_TS_COUNTERf, 1, 4, SOCF_RO },
    { TASM_EVEN_SOT_WINDOW_CLOSEDf, 1, 3, SOCF_RO },
    { TASM_EVEN_SOT_WINDOW_OPENf, 1, 2, SOCF_RO },
    { TASM_EVEN_SOT_EARLYf, 1, 1, SOCF_RO },
    { TASM_EVEN_SOT_MISSINGf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_STATUS0r_fields[] = {
    { R2R_ERR_CHAR_CNTf, 16, 16, SOCF_LE|SOCF_RO },
    { L2R_LOS_CHAR_CNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TOP_SI_STICKY_STATEr_fields[] = {
    { S_MSM_OFFf, 1, 19, SOCF_W1TC },
    { S_MSM_RUN_BYTE_ALIGNMENTf, 1, 18, SOCF_W1TC },
    { S_MSM_RUN_TIME_ALIGNf, 1, 17, SOCF_W1TC },
    { S_MSM_LOST_BYTE_ALIGNMENTf, 1, 16, SOCF_W1TC },
    { S_TASM_ODD_IDLEf, 1, 14, SOCF_W1TC },
    { S_TASM_ODD_SOT_SEARCHf, 1, 13, SOCF_W1TC },
    { S_TASM_ODD_START_TS_COUNTERf, 1, 12, SOCF_W1TC },
    { S_TASM_ODD_SOT_WINDOW_CLOSEDf, 1, 11, SOCF_W1TC },
    { S_TASM_ODD_SOT_WINDOW_OPENf, 1, 10, SOCF_W1TC },
    { S_TASM_ODD_SOT_EARLYf, 1, 9, SOCF_W1TC },
    { S_TASM_ODD_SOT_MISSINGf, 1, 8, SOCF_W1TC },
    { S_TASM_EVEN_IDLEf, 1, 6, SOCF_W1TC },
    { S_TASM_EVEN_SOT_SEARCHf, 1, 5, SOCF_W1TC },
    { S_TASM_EVEN_START_TS_COUNTERf, 1, 4, SOCF_W1TC },
    { S_TASM_EVEN_SOT_WINDOW_CLOSEDf, 1, 3, SOCF_W1TC },
    { S_TASM_EVEN_SOT_WINDOW_OPENf, 1, 2, SOCF_W1TC },
    { S_TASM_EVEN_SOT_EARLYf, 1, 1, SOCF_W1TC },
    { S_TASM_EVEN_SOT_MISSINGf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_CAPT_0r_fields[] = {
    { QS_SC_PU_CAPTf, 27, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_CONTROLr_fields[] = {
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr_fields[] = {
    { QS_SC_PU_MASKf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr_fields[] = {
    { QS_SC_PU_VALUEf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r_fields[] = {
    { SI_SC_RX_PORT0_CAPTf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr_fields[] = {
    { SI_SC_RX_PORT0_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr_fields[] = {
    { SI_SC_RX_PORT0_VALUEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r_fields[] = {
    { SI_SC_RX_PORT1_CAPTf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr_fields[] = {
    { SI_SC_RX_PORT1_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr_fields[] = {
    { SI_SC_RX_PORT1_VALUEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_STATUSr_fields[] = {
    { QS_SC_PU_STATUSf, 1, 2, SOCF_W1TC },
    { SI_SC_RX_PORT1_STATUSf, 1, 1, SOCF_W1TC },
    { SI_SC_RX_PORT0_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SC_TRACE_IF_STATUS_MASKr_fields[] = {
    { QS_SC_PU_STATUS_DISINTf, 1, 2, 0 },
    { SI_SC_RX_PORT1_STATUS_DISINTf, 1, 1, 0 },
    { SI_SC_RX_PORT0_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_SEER_CONFIGr_fields[] = {
    { EXT_TABLE_CONFIGf, 4, 28, SOCF_LE },
    { RSVDf, 10, 18, SOCF_LE|SOCF_RES },
    { HSE_SEL_EM_LATENCY7f, 1, 17, 0 },
    { CSE_SEL_EM_LATENCY7f, 1, 16, 0 },
    { PARITY_DIAG_ENABLEf, 1, 15, 0 },
    { TC8_CMODEf, 1, 14, 0 },
    { HG_DA_LOOKUP_ENABLEf, 1, 13, 0 },
    { ENABLE_FP_FOR_MIRROR_PKTSf, 1, 12, 0 },
    { DT_MODEf, 1, 11, 0 },
    { TRUNKS128f, 1, 10, 0 },
    { L3SRCHIT_ENABLEf, 1, 9, 0 },
    { L2DHIT_ENABLEf, 1, 8, 0 },
    { DRACO1_5_MIRRORf, 1, 7, 0 },
    { IGNORE_GRE_TUNNEL_CHECKSUMf, 1, 6, 0 },
    { IGNORE_UDP_TUNNEL_CHECKSUMf, 1, 5, 0 },
    { L2MC_BMP_FROM_L2f, 1, 4, 0 },
    { CFI_AS_CNGf, 1, 3, 0 },
    { RESERVEDf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
soc_field_info_t soc_SEER_CONFIG_BCM56601_B0r_fields[] = {
    { EXT_TABLE_CONFIGf, 4, 28, SOCF_LE },
    { RSVDf, 7, 21, SOCF_LE|SOCF_RES },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 20, 0 },
    { SFLOW_RN_PPf, 1, 19, SOCF_SC },
    { ER_SFLOWf, 1, 18, SOCF_SC },
    { HSE_SEL_EM_LATENCY7f, 1, 17, 0 },
    { CSE_SEL_EM_LATENCY7f, 1, 16, 0 },
    { PARITY_DIAG_ENABLEf, 1, 15, 0 },
    { TC8_CMODEf, 1, 14, 0 },
    { HG_DA_LOOKUP_ENABLEf, 1, 13, 0 },
    { ENABLE_FP_FOR_MIRROR_PKTSf, 1, 12, SOCF_SC },
    { DT_MODEf, 1, 11, 0 },
    { TRUNKS128f, 1, 10, 0 },
    { L3SRCHIT_ENABLEf, 1, 9, 0 },
    { L2DHIT_ENABLEf, 1, 8, 0 },
    { DRACO1_5_MIRRORf, 1, 7, 0 },
    { IGNORE_GRE_TUNNEL_CHECKSUMf, 1, 6, 0 },
    { IGNORE_UDP_TUNNEL_CHECKSUMf, 1, 5, 0 },
    { L2MC_BMP_FROM_L2f, 1, 4, 0 },
    { CFI_AS_CNGf, 1, 3, 0 },
    { RESERVEDf, 1, 2, SOCF_RES },
    { APPLY_EGR_MASK_ON_L3f, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_SEER_CONFIG_BCM56601_C0r_fields[] = {
    { EXT_TABLE_CONFIGf, 4, 28, SOCF_LE },
    { RSVDf, 5, 23, SOCF_LE|SOCF_RES },
    { HG_L3_IPMC_HIT_UPDATEf, 1, 22, 0 },
    { L3_IPMC_VALID_AS_HITf, 1, 21, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 20, 0 },
    { SFLOW_RN_PPf, 1, 19, SOCF_SC },
    { ER_SFLOWf, 1, 18, SOCF_SC },
    { HSE_SEL_EM_LATENCY7f, 1, 17, 0 },
    { CSE_SEL_EM_LATENCY7f, 1, 16, 0 },
    { PARITY_DIAG_ENABLEf, 1, 15, 0 },
    { TC8_CMODEf, 1, 14, 0 },
    { HG_DA_LOOKUP_ENABLEf, 1, 13, 0 },
    { ENABLE_FP_FOR_MIRROR_PKTSf, 1, 12, SOCF_SC },
    { DT_MODEf, 1, 11, 0 },
    { TRUNKS128f, 1, 10, 0 },
    { L3SRCHIT_ENABLEf, 1, 9, 0 },
    { L2DHIT_ENABLEf, 1, 8, 0 },
    { DRACO1_5_MIRRORf, 1, 7, 0 },
    { IGNORE_GRE_TUNNEL_CHECKSUMf, 1, 6, 0 },
    { IGNORE_UDP_TUNNEL_CHECKSUMf, 1, 5, 0 },
    { L2MC_BMP_FROM_L2f, 1, 4, 0 },
    { CFI_AS_CNGf, 1, 3, 0 },
    { RESERVEDf, 1, 2, SOCF_RES },
    { APPLY_EGR_MASK_ON_L3f, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_SEER_HG_L2_LOOKUP_CONFIGr_fields[] = {
    { HYBRID_L2_LOOKUP_PORTf, 5, 8, SOCF_LE },
    { HYBRID_L2_LOOKUP_MODIDf, 6, 2, SOCF_LE },
    { HYBRID_L2_LOOKUP_MODEf, 1, 1, 0 },
    { HG_L2_LOOKUP_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_SFD_OFFSETr_fields[] = {
    { SFD_OFFSETf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SFI_TOP_CONFIG0r_fields[] = {
    { OOB_FC_SELf, 1, 8, 0 },
    { TME_ONLYf, 1, 7, 0 },
    { SF_TOP_TREX2_DEBUG_ENABLEf, 1, 6, 0 },
    { LOOPBACK_FIFO_THRESHOLDf, 3, 3, SOCF_LE },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SFLOW_EGR_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLDr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SFLOW_ING_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_0r_fields[] = {
    { FH_TEST_4f, 1, 27, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_4f, 6, 21, SOCF_LE|SOCF_RWBW },
    { SOT_4f, 1, 20, SOCF_RWBW },
    { EOT_4f, 1, 19, SOCF_RWBW },
    { CTRL_4f, 5, 14, SOCF_LE|SOCF_RWBW },
    { FH_TEST_3f, 1, 13, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_3f, 6, 7, SOCF_LE|SOCF_RWBW },
    { SOT_3f, 1, 6, SOCF_RWBW },
    { EOT_3f, 1, 5, SOCF_RWBW },
    { CTRL_3f, 5, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_1r_fields[] = {
    { FH_TEST_2f, 1, 27, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_2f, 6, 21, SOCF_LE|SOCF_RWBW },
    { SOT_2f, 1, 20, SOCF_RWBW },
    { EOT_2f, 1, 19, SOCF_RWBW },
    { CTRL_2f, 5, 14, SOCF_LE|SOCF_RWBW },
    { FH_TEST_1f, 1, 13, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_1f, 6, 7, SOCF_LE|SOCF_RWBW },
    { SOT_1f, 1, 6, SOCF_RWBW },
    { EOT_1f, 1, 5, SOCF_RWBW },
    { CTRL_1f, 5, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_2r_fields[] = {
    { FH_TEST_0f, 1, 13, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_0f, 6, 7, SOCF_LE|SOCF_RWBW },
    { SOT_0f, 1, 6, SOCF_RWBW },
    { EOT_0f, 1, 5, SOCF_RWBW },
    { CTRL_0f, 5, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_CONTROLr_fields[] = {
    { THRESHOLDf, 16, 1, SOCF_LE },
    { TP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_FIELD_MASK0r_fields[] = {
    { FH_TESTf, 1, 13, 0 },
    { WR_PKLT_SFI_NUMf, 6, 7, SOCF_LE },
    { SOTf, 1, 6, 0 },
    { EOTf, 1, 5, 0 },
    { TRACE_CTRLf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SF_TRACE_IF_FIELD_VALUE0r_fields[] = {
    { FH_TESTf, 1, 13, 0 },
    { WR_PKLT_SFI_NUMf, 6, 7, SOCF_LE },
    { SOTf, 1, 6, 0 },
    { EOTf, 1, 5, 0 },
    { TRACE_CTRLf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_SHAPERMAXBWCOSr_fields[] = {
    { MAX_BWf, 18, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SHAPERMAXBWCOS_BCM56601_A0r_fields[] = {
    { MAX_BWf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_LOOP_SIZEr_fields[] = {
    { SHAPE_LOOP_SIZE_EXP1f, 4, 4, SOCF_LE },
    { SHAPE_LOOP_SIZE_EXP2f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_QUEUE_FABRIC_RANGE_ENDr_fields[] = {
    { ENDQUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_QUEUE_FABRIC_RANGE_STARTr_fields[] = {
    { INCf, 1, 16, 0 },
    { STARTQUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_SIMPLEREDCONFIGr_fields[] = {
    { COS7THDMODEf, 1, 7, 0 },
    { COS6THDMODEf, 1, 6, 0 },
    { COS5THDMODEf, 1, 5, 0 },
    { COS4THDMODEf, 1, 4, 0 },
    { COS3THDMODEf, 1, 3, 0 },
    { COS2THDMODEf, 1, 2, 0 },
    { COS1THDMODEf, 1, 1, 0 },
    { COS0THDMODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_SIMPLEREDCONFIG_BCM53314_A0r_fields[] = {
    { COS3THDMODEf, 1, 3, 0 },
    { COS2THDMODEf, 1, 2, 0 },
    { COS1THDMODEf, 1, 1, 0 },
    { COS0THDMODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_SMALLINGBUFFERTHRESr_fields[] = {
    { HIGH_WATERMARKf, 9, 16, SOCF_LE },
    { LOW_WATERMARKf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_SMII_DLL_CONTROLr_fields[] = {
    { DLL_LOCKEDf, 1, 11, SOCF_RO|SOCF_RES },
    { DLL_PHASEf, 5, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { DLL_ENABLEf, 1, 5, SOCF_RES },
    { PHASE_CTLf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_SOFTRESETPBMr_fields[] = {
    { SOFTRESETPBMf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM53314_A0r_fields[] = {
    { SOFTRESETPBMf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM56218_A0r_fields[] = {
    { SOFTRESETPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SOFTRESETPBM_BCM56224_A0r_fields[] = {
    { SOFTRESETPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBM_HIr_fields[] = {
    { SOFTRESETPBMf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUSr_fields[] = {
    { VALIDf, 1, 21, 0 },
    { MULTIf, 1, 20, 0 },
    { FIRST_MA_INDEXf, 9, 11, SOCF_LE },
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SPORT_CTL_REGr_fields[] = {
    { SPORT_EN_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_SPORT_ECC_CONTROLr_fields[] = {
    { RX_FIFO_MEM_ECC_ENf, 1, 1, 0 },
    { TX_FIFO_MEM_ECC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { RX_FIFO_MEMf, 1, 1, SOCF_RES },
    { TX_FIFO_MEMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_SPORT_INTR_ENABLEr_fields[] = {
    { RX_FIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { TX_FIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_SPORT_INTR_STATUSr_fields[] = {
    { RX_FIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { TX_FIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SPORT_RX_FIFO_MEM_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 6, 0 },
    { ENTRY_IDXf, 4, 2, SOCF_LE|SOCF_RO },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SPP_CFG_FIFO_THRESHr_fields[] = {
    { FULL_THRESHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SPP_CFG_NO_OVERRIDEr_fields[] = {
    { MAXf, 1, 1, 0 },
    { HOLDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SPP_PRIORITY0r_fields[] = {
    { MAXPRIf, 4, 28, SOCF_LE },
    { SUPER_EFf, 4, 24, SOCF_LE },
    { EFf, 4, 20, SOCF_LE },
    { HOLDf, 4, 16, SOCF_LE },
    { HUNGRYf, 4, 12, SOCF_LE },
    { SATISFIEDf, 4, 8, SOCF_LE },
    { ANEMICf, 4, 4, SOCF_LE },
    { NOPRIf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_SPP_PRIORITY1r_fields[] = {
    { SP7f, 4, 28, SOCF_LE },
    { SP6f, 4, 24, SOCF_LE },
    { SP5f, 4, 20, SOCF_LE },
    { SP4f, 4, 16, SOCF_LE },
    { SP3f, 4, 12, SOCF_LE },
    { SP2f, 4, 8, SOCF_LE },
    { SP1f, 4, 4, SOCF_LE },
    { SP0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_SRCMOD2IBPr_fields[] = {
    { SRCMOD2IBP_MODULE3_ENf, 1, 20, 0 },
    { SRCMOD2IBP_MODULE3f, 6, 14, SOCF_LE },
    { SRCMOD2IBP_MODULE2_ENf, 1, 13, 0 },
    { SRCMOD2IBP_MODULE2f, 6, 7, SOCF_LE },
    { SRCMOD2IBP_MODULE1_ENf, 1, 6, 0 },
    { SRCMOD2IBP_MODULE1f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SRC_MODID_EGRESS_SELr_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { SRCMOD_INDEXf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SRC_TRUNK_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 13, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_SRP_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_SRP_CONTROL_2r_fields[] = {
    { MAC_DA_UPPERf, 16, 16, SOCF_LE },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SRP_CONTROL_2_BCM56634_A0r_fields[] = {
    { MAC_DA_UPPERf, 16, 16, SOCF_LE },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_START_BY_START_ERRORr_fields[] = {
    { ERROR_BMPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_START_BY_START_ERROR_64r_fields[] = {
    { ERROR_BMPf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_START_BY_START_ERROR_64_BCM56634_A0r_fields[] = {
    { ERROR_BMPf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_START_BY_START_ERR_STATr_fields[] = {
    { STATf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_STATUS_BSEr_fields[] = {
    { DEBUG_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { MEMINIT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIGr_fields[] = {
    { DLFBC_ENABLEf, 1, 18, 0 },
    { UNKNOWN_IPMC_ENABLEf, 1, 17, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 16, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 15, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 14, 0 },
    { BCAST_ENABLEf, 1, 13, 0 },
    { BYTE_MODEf, 1, 12, 0 },
    { PACKET_QUANTUMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_STORM_CONTROL_METER_MAPPINGr_fields[] = {
    { DLFBC_METER_INDEXf, 2, 10, SOCF_LE },
    { UNKNOWN_IPMC_METER_INDEXf, 2, 8, SOCF_LE },
    { KNOWN_IPMC_METER_INDEXf, 2, 6, SOCF_LE },
    { UNKNOWN_L2MC_METER_INDEXf, 2, 4, SOCF_LE },
    { KNOWN_L2MC_METER_INDEXf, 2, 2, SOCF_LE },
    { BCAST_METER_INDEXf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_ENABLEr_fields[] = {
    { SUBNET_VLAN_CAM_BIST_ENABLE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S10_STATUSr_fields[] = {
    { AINDEXf, 8, 1, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S10_STATUSf, 9, 0, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 8, 8, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S3_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S5_STATUSr_fields[] = {
    { AINDEXf, 8, 8, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S6_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S6_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_S8_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 8, 10, SOCF_LE|SOCF_RO },
    { SUBNET_VLAN_CAM_S8_STATUSf, 18, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 8, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_CAM_BIST_STATUSr_fields[] = {
    { SUBNET_VLAN_CAM_BIST_DONE_STATUSf, 1, 1, SOCF_RO },
    { BIST_DONEf, 1, 1, SOCF_RO },
    { SUBNET_VLAN_CAM_BIST_GO_STATUSf, 1, 0, SOCF_RO },
    { BIST_GOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SUBNET_VLAN_SAMr_fields[] = {
    { SUBNET_VLAN_SAM_BITSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRLr_fields[] = {
    { EXT_IFP_ACTION_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { DEFIP_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { FP_FIELDSEL_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { DEFIP_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { FP_FIELDSEL_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROLr_fields[] = {
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 },
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_HW_CONTROLr_fields[] = {
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56624_A0r_fields[] = {
    { MMU_FULL_UPDATE_ENABLEf, 1, 3, SOCF_RES },
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56634_A0r_fields[] = {
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1r_fields[] = {
    { MODPORT_MAP_IM_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2r_fields[] = {
    { E2E_HOL_STATUS_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3r_fields[] = {
    { TRUNK_EGR_MASK_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_SW_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 4, 22, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_PACKET_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5r_fields[] = {
    { SW2_RAM_CONTROL_5_RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_1_HI_TMf, 4, 22, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { ING_VINTF_BYTE_COUNTER_TMf, 8, 12, SOCF_LE|SOCF_RES },
    { ING_VINTF_PACKET_COUNTER_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56624_A0r_fields[] = {
    { EOP_BUF_LO_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { EOP_BUF_HI_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56634_A0r_fields[] = {
    { E2E_HOL_STATUS_HI_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL3_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL2_TMf, 2, 6, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL1_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56820_A0r_fields[] = {
    { VLAN_COS_MAP_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56624_A0r_fields[] = {
    { ING_PWE_TERM_SEQNUM_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_BYTE_COUNTERS_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56634_A0r_fields[] = {
    { ING_PWE_TERM_SEQNUM_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_BYTE_COUNTERS_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56820_A0r_fields[] = {
    { E2E_HOL_STATUS_TMf, 11, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56634_A0r_fields[] = {
    { SW2_RAM_CONTROL_3_RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { IMIRROR_BITMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_SW_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 4, 22, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_PACKET_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56820_A0r_fields[] = {
    { E2E_HOL_STATUS_WWf, 1, 21, SOCF_RES },
    { MODPORT_MAP_SW_WWf, 1, 20, SOCF_RES },
    { MODPORT_MAP_IM_WWf, 1, 19, SOCF_RES },
    { MODPORT_MAP_EM_WWf, 1, 18, SOCF_RES },
    { VLAN_COS_MAP_WWf, 1, 17, SOCF_RES },
    { SRC_MODID_BLOCK_WWf, 1, 16, SOCF_RES },
    { EGR_MASK_WWf, 1, 15, SOCF_RES },
    { TRUNK_GROUP_WWf, 1, 14, SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_WWf, 1, 13, SOCF_RES },
    { TRUNK_EGR_MASK_WWf, 1, 12, SOCF_RES },
    { TRUNK_BITMAP_WWf, 1, 11, SOCF_RES },
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56634_A0r_fields[] = {
    { SW2_RAM_CONTROL_4_RESERVEDf, 1, 31, SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 29, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 27, SOCF_LE|SOCF_RES },
    { BCAST_BLOCK_MASK_TMf, 2, 25, SOCF_LE|SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 23, SOCF_LE|SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 21, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 19, SOCF_LE|SOCF_RES },
    { PLFS_TMf, 2, 17, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 15, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 13, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 11, SOCF_LE|SOCF_RES },
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56334_A0r_fields[] = {
    { OAM_LM_COUNTERS_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_SYS_CONTROLr_fields[] = {
    { RESET_CNTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_ACTIONr_fields[] = {
    { OVER_LIMIT_DROPf, 1, 2, 0 },
    { OVER_LIMIT_TOCPUf, 1, 1, 0 },
    { MAC_LIMIT_USE_SYS_ACTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_COUNTr_fields[] = {
    { SYS_MAC_COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM53314_A0r_fields[] = {
    { SYS_MAC_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56224_A0r_fields[] = {
    { SYS_MAC_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56334_A0r_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56624_A0r_fields[] = {
    { SYS_MAC_COUNTf, 15, 0, SOCF_LE },
    { COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_LIMITr_fields[] = {
    { SYS_MAC_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_LIMIT_BCM56224_A0r_fields[] = {
    { SYS_MAC_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROLr_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { SYS_LIMITf, 15, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TAG_0r_fields[] = {
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TAG_1r_fields[] = {
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE1_IP_0r_fields[] = {
    { S72_INS_IPf, 6, 24, SOCF_LE },
    { WM72_IPf, 6, 18, SOCF_LE },
    { WD72_IPf, 6, 12, SOCF_LE },
    { ADD72_IPf, 6, 6, SOCF_LE },
    { S72_IPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE1_IP_1r_fields[] = {
    { RM72_IPf, 6, 6, SOCF_LE },
    { RD72_IPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE1_IP_2r_fields[] = {
    { SET_VALID_IPf, 6, 18, SOCF_LE },
    { SET_INVALID_IPf, 6, 12, SOCF_LE },
    { ADD144_IPf, 6, 6, SOCF_LE },
    { S144_IPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE2_T144_CONFIGr_fields[] = {
    { ADMIf, 4, 11, SOCF_LE },
    { CMPRf, 4, 7, SOCF_LE },
    { GMRf, 4, 3, SOCF_LE },
    { SSRf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE2_T72_CONFIGr_fields[] = {
    { ADMIf, 4, 15, SOCF_LE },
    { CMPRf, 4, 11, SOCF_LE },
    { GMR2f, 4, 7, SOCF_LE },
    { GMRf, 4, 3, SOCF_LE },
    { SSRf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TCAM_TYPE2_UD_CONFIGr_fields[] = {
    { CHIPIDf, 3, 7, SOCF_LE },
    { GMRf, 4, 3, SOCF_LE },
    { SSRf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TDBGC0r_fields[] = {
    { PARITYf, 1, 26, 0 },
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECTr_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56504_B0r_fields[] = {
    { BITMAPf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56800_A0r_fields[] = {
    { BITMAPf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TDBGC_SELECTr_fields[] = {
    { TMPLS_BPf, 1, 24, 0 },
    { BITMAPf, 25, 0, SOCF_LE },
    { TL3_MPLS_BPf, 1, 23, 0 },
    { TL2_MPLS_BPf, 1, 22, 0 },
    { TSLLD_BPf, 1, 21, 0 },
    { TMTUD_BPf, 1, 20, 0 },
    { TMIRR_BPf, 1, 19, 0 },
    { TPKTD_BPf, 1, 18, 0 },
    { TL2MCD_BPf, 1, 17, 0 },
    { TAGED_BPf, 1, 16, 0 },
    { TSTGD_BPf, 1, 15, 0 },
    { TVXLTMD_BPf, 1, 14, 0 },
    { TVLAND_BPf, 1, 13, 0 },
    { TVLAN_BPf, 1, 12, 0 },
    { TCFID_BPf, 1, 11, 0 },
    { TTTLD_BPf, 1, 10, 0 },
    { TTNLE_BPf, 1, 9, 0 },
    { TTNL_BPf, 1, 8, 0 },
    { TIPMCD6_BPf, 1, 7, 0 },
    { TGIPMC6_BPf, 1, 6, 0 },
    { TIPD6_BPf, 1, 5, 0 },
    { TGIP6_BPf, 1, 4, 0 },
    { TIPMCD4_BPf, 1, 3, 0 },
    { TGIPMC4_BPf, 1, 2, 0 },
    { TIPD4_BPf, 1, 1, 0 },
    { TGIP4_BPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_TEST2r_fields[] = {
    { TPAUSEf, 1, 1, 0 },
    { SPQCTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_THDI_BYPASSr_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_THDO_BYPASSr_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_THRESHOLD_CONTROLr_fields[] = {
    { THRESHOLDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TNL_PROT_CHKr_fields[] = {
    { SKIP_MIP_TYPE_CHKf, 1, 7, 0 },
    { SKIP_MIP_NH_CHKf, 1, 6, 0 },
    { SKIP_UDP_LEN_CHKf, 1, 5, 0 },
    { SKIP_PIM_VER_CHKf, 1, 4, 0 },
    { SKIP_PIM_TYPE_CHKf, 1, 3, 0 },
    { SKIP_PIM_NULL_CHKf, 1, 2, 0 },
    { SKIP_GRE_VER_CHKf, 1, 1, 0 },
    { GRE_RSV_EQ_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TNL_PROT_VALr_fields[] = {
    { MIP_NHf, 8, 24, SOCF_LE },
    { MIP_TYPEf, 8, 16, SOCF_LE },
    { PIM_VER2f, 4, 12, SOCF_LE },
    { PIM_VER1f, 4, 8, SOCF_LE },
    { GRE_VER2f, 4, 4, SOCF_LE },
    { GRE_VER1f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTYr_fields[] = {
    { PQf, 1, 10, SOCF_RO },
    { QMf, 1, 9, SOCF_RO },
    { SCf, 1, 8, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TOQEMPTY_64r_fields[] = {
    { QUEUEEMPTY_CPUPURGEQf, 1, 48, SOCF_RO },
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q25f, 7, 25, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q24_OR_HGPUGREQf, 1, 24, SOCF_RO },
    { QUEUEEMPTY_Q23_TO_Q9f, 15, 9, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q8_OR_GEPUGREQf, 1, 8, SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQEMPTY_64_BCM56634_A0r_fields[] = {
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q24f, 8, 24, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q23_TO_Q8f, 16, 8, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64r_fields[] = {
    { ACTIVATEQf, 49, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64_BCM56634_A0r_fields[] = {
    { ACTIVATEQf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLHDRERRPTRr_fields[] = {
    { CHERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CELLHDRERRPTR_BCM56624_A0r_fields[] = {
    { CHERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTRr_fields[] = {
    { CLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56624_A0r_fields[] = {
    { CLERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_CONFIGr_fields[] = {
    { HG_GE_PORTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_CONFIG_64r_fields[] = {
    { HG_GE_PORTf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_CONFIG_BCM56334_A0r_fields[] = {
    { HG_GE_PORTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CONFIG_BCM56624_A0r_fields[] = {
    { HG_GE_PORTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CONFIG_BCM56820_A0r_fields[] = {
    { HG_GE_PORTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATIONr_fields[] = {
    { DISABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_64r_fields[] = {
    { DISABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r_fields[] = {
    { DISABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ENQIPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_ERRINTRr_fields[] = {
    { IVPERR1f, 1, 24, 0 },
    { IVPERR0f, 1, 23, 0 },
    { IGPERR1f, 1, 22, 0 },
    { IGPERR0f, 1, 21, 0 },
    { PLEERRf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_ERRINTR0r_fields[] = {
    { PLEERRf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_ERRINTR1r_fields[] = {
    { IVPERR0f, 1, 9, 0 },
    { IGPERR8f, 1, 8, 0 },
    { IGPERR7f, 1, 7, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ERRINTR0_64r_fields[] = {
    { PLEERRf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_ERRINTR0_64_BCM56634_A0r_fields[] = {
    { PLEERRf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_ERRINTR1_BCM56334_A0r_fields[] = {
    { IVPERR0f, 1, 9, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_FAST_FLUSHr_fields[] = {
    { ENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCERRINTRr_fields[] = {
    { ENQIGPERR6f, 1, 15, 0 },
    { ENQIGPERR5f, 1, 14, 0 },
    { ENQIGPERR4f, 1, 13, 0 },
    { ENQIGPERR3f, 1, 12, 0 },
    { ENQIGPERR2f, 1, 11, 0 },
    { ENQIGPERR1f, 1, 10, 0 },
    { ENQIGPERR0f, 1, 9, 0 },
    { IVPERR1f, 1, 8, 0 },
    { IVPERR0f, 1, 7, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0_BCM56624_A0r_fields[] = {
    { IGERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTRr_fields[] = {
    { IVERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56624_A0r_fields[] = {
    { IVERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56820_A0r_fields[] = {
    { IVERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSHr_fields[] = {
    { ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64r_fields[] = {
    { ENABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r_fields[] = {
    { ENABLEf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STATr_fields[] = {
    { STATUSf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_64r_fields[] = {
    { STATUSf, 54, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r_fields[] = {
    { STATUSf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTRr_fields[] = {
    { PH1ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTR_BCM56334_A0r_fields[] = {
    { PH1ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRINTRr_fields[] = {
    { PLEERRf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTRr_fields[] = {
    { PLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56334_A0r_fields[] = {
    { PLERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTATr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_QUEUESTAT_64r_fields[] = {
    { QUEUESTATf, 49, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_64_BCM56634_A0r_fields[] = {
    { QUEUESTATf, 48, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_RDEFIFOERRPTRr_fields[] = {
    { PLERRORPOINTERf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_RDE_THRESHOLDr_fields[] = {
    { SETf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_SPAREr_fields[] = {
    { SPAREf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOQ_WLP_THROTTLEr_fields[] = {
    { RESETf, 14, 14, SOCF_LE },
    { SETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_TOTALDYNCELLLIMITr_fields[] = {
    { TOTALDYNCELLRESETLIMITSELf, 2, 13, SOCF_LE },
    { TOTALDYNCELLLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56314_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 13, 13, SOCF_LE },
    { TOTALDYNCELLLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56504_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITSELf, 2, 14, SOCF_LE },
    { TOTALDYNCELLLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56514_A0r_fields[] = {
    { SETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMITr_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56514_A0r_fields[] = {
    { RESETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMITr_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_TOTALDYNCELLUSEDr_fields[] = {
    { TOTALDYNCELLUSEDf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56218_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56504_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56514_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNTr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELLr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_PACKETr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNTr_fields[] = {
    { TOTAL_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_CELLr_fields[] = {
    { TOTAL_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_PACKETr_fields[] = {
    { TOTAL_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMITr_fields[] = {
    { TOTAL_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_CELLr_fields[] = {
    { TOTAL_SHARED_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_PACKETr_fields[] = {
    { TOTAL_SHARED_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_0r_fields[] = {
    { IDLEf, 1, 29, SOCF_RWBW },
    { PLANEf, 1, 28, SOCF_RWBW },
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_1r_fields[] = {
    { QUEUEDEPTHf, 28, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_2r_fields[] = {
    { DEQD_ADJ_BYTESf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK0_FIELDr_fields[] = {
    { IDLE_MASKf, 1, 29, 0 },
    { PLANE_MASKf, 1, 28, 0 },
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK1_FIELDr_fields[] = {
    { QUEUEDEPTH_MASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE0_FIELDr_fields[] = {
    { IDLE_VALUEf, 1, 29, 0 },
    { PLANE_VALUEf, 1, 28, 0 },
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { MOLE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE1_FIELDr_fields[] = {
    { QUEUEDEPTH_VALUEf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_0r_fields[] = {
    { EOP_DETECTEDf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { RDPTR_OFFSETf, 10, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_1r_fields[] = {
    { FLUSHf, 1, 27, SOCF_RWBW },
    { BUFF_RLS_CNTf, 6, 21, SOCF_LE|SOCF_RWBW },
    { HEAD_PKT_LEN_VLDf, 1, 20, SOCF_RWBW },
    { HEAD_PKT_LENf, 10, 10, SOCF_LE|SOCF_RWBW },
    { PARTIAL_PKT_LINESf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQD_MASK_FIELDr_fields[] = {
    { IDLE_MASKf, 1, 24, 0 },
    { RLSCNT_MASKf, 6, 18, SOCF_LE },
    { FLUSH_MASKf, 1, 17, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQD_VALUE_FIELDr_fields[] = {
    { IDLE_VALUEf, 1, 24, 0 },
    { RLSCNT_VALUEf, 6, 18, SOCF_LE },
    { FLUSH_VALUEf, 1, 17, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQR_MASK_FIELDr_fields[] = {
    { LAST_MASKf, 1, 19, 0 },
    { FIRST_MASKf, 1, 18, 0 },
    { IDLE_MASKf, 1, 17, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_DEQR_VALUE_FIELDr_fields[] = {
    { LAST_VALUEf, 1, 19, 0 },
    { FIRST_VALUEf, 1, 18, 0 },
    { IDLE_VALUEf, 1, 17, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQDONE_CAPT_0r_fields[] = {
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQDONE_MASK0_FIELDr_fields[] = {
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQDONE_VALUE0_FIELDr_fields[] = {
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { MOLE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQD_MASK_FIELDr_fields[] = {
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQD_VALUE_FIELDr_fields[] = {
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQR_MASK_FIELDr_fields[] = {
    { MC_MASKf, 1, 21, 0 },
    { IFID_MASKf, 3, 18, SOCF_LE },
    { DP_MASKf, 2, 16, SOCF_LE },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_ENQR_VALUE_FIELDr_fields[] = {
    { MC_VALUEf, 1, 21, 0 },
    { IFID_VALUEf, 3, 18, SOCF_LE },
    { DP_VALUEf, 2, 16, SOCF_LE },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r_fields[] = {
    { XCONFIGf, 8, 24, SOCF_LE|SOCF_RWBW },
    { NXTPRIf, 4, 20, SOCF_LE|SOCF_RWBW },
    { PRIf, 4, 16, SOCF_LE|SOCF_RWBW },
    { SOEf, 1, 15, SOCF_RWBW },
    { IDLEf, 1, 14, SOCF_RWBW },
    { MCf, 1, 13, SOCF_RWBW },
    { SOTf, 1, 12, SOCF_RWBW },
    { SYSPORTf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r_fields[] = {
    { NXTMAXPRIf, 1, 8, SOCF_RWBW },
    { PLANEf, 1, 7, SOCF_RWBW },
    { TSTAGf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r_fields[] = {
    { LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r_fields[] = {
    { REMAP_LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { XCONFIG_MASKf, 8, 24, SOCF_LE },
    { NXTPRI_MASKf, 4, 20, SOCF_LE },
    { PRI_MASKf, 4, 16, SOCF_LE },
    { SOE_MASKf, 1, 15, 0 },
    { IDLE_MASKf, 1, 14, 0 },
    { MC_MASKf, 1, 13, 0 },
    { SOT_MASKf, 1, 12, 0 },
    { SYSPORT_MASKf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr_fields[] = {
    { NXTMAXPRI_MASKf, 1, 8, 0 },
    { PLANE_MASKf, 1, 7, 0 },
    { TSTAG_MASKf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr_fields[] = {
    { LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr_fields[] = {
    { REMAP_LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { XCONFIG_VALUEf, 8, 24, SOCF_LE },
    { NXTPRI_VALUEf, 4, 20, SOCF_LE },
    { PRI_VALUEf, 4, 16, SOCF_LE },
    { SOE_VALUEf, 1, 15, 0 },
    { IDLE_VALUEf, 1, 14, 0 },
    { MC_VALUEf, 1, 13, 0 },
    { SOT_VALUEf, 1, 12, 0 },
    { SYSPORT_VALUEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr_fields[] = {
    { NXTMAXPRI_VALUEf, 1, 8, 0 },
    { PLANE_VALUEf, 1, 7, 0 },
    { TSTAG_VALUEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr_fields[] = {
    { LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr_fields[] = {
    { REMAP_LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r_fields[] = {
    { NULL_FIELDf, 1, 29, SOCF_RWBW },
    { MC_FIELDf, 1, 28, SOCF_RWBW },
    { SYSPORT_FIELDf, 12, 16, SOCF_LE|SOCF_RWBW },
    { LEAF_FIELDf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { NULL_MASKf, 1, 29, 0 },
    { MC_MASKf, 1, 28, 0 },
    { SYSPORT_MASKf, 12, 16, SOCF_LE },
    { LEAF_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { NULL_VALUEf, 1, 29, 0 },
    { MC_VALUEf, 1, 28, 0 },
    { SYSPORT_VALUEf, 12, 16, SOCF_LE },
    { LEAF_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_CAPT_0r_fields[] = {
    { QUEUEf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr_fields[] = {
    { QUEUE_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr_fields[] = {
    { QUEUE_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_QS_DEQR_CAPTr_fields[] = {
    { LASTf, 1, 29, SOCF_RWBW },
    { FIRSTf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { TS_BURST_SIZEf, 10, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_0r_fields[] = {
    { PKTLENf, 10, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_1r_fields[] = {
    { TAIL_LLA_OFFSETf, 10, 18, SOCF_LE|SOCF_RWBW },
    { NUM_BUFFSf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_0r_fields[] = {
    { DPf, 2, 30, SOCF_LE|SOCF_RWBW },
    { PKTLENf, 14, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_1r_fields[] = {
    { LEN_ADJf, 4, 28, SOCF_LE|SOCF_RWBW },
    { OVWR_DSTf, 1, 27, SOCF_RWBW },
    { ECN_ENf, 1, 26, SOCF_RWBW },
    { ECNf, 1, 25, SOCF_RWBW },
    { MCf, 1, 24, SOCF_RWBW },
    { TESTf, 1, 23, SOCF_RWBW },
    { IF_IDf, 3, 20, SOCF_LE|SOCF_RWBW },
    { RXTYPEf, 4, 16, SOCF_LE|SOCF_RWBW },
    { STATS_LABELf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r_fields[] = {
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r_fields[] = {
    { RATEf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr_fields[] = {
    { RATE_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr_fields[] = {
    { RATE_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_0r_fields[] = {
    { MAX1f, 1, 23, SOCF_RWBW },
    { ECN1f, 1, 22, SOCF_RWBW },
    { PDROP1f, 10, 12, SOCF_LE|SOCF_RWBW },
    { MAX0f, 1, 11, SOCF_RWBW },
    { ECN0f, 1, 10, SOCF_RWBW },
    { PDROP0f, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_1r_fields[] = {
    { QUEUEf, 16, 12, SOCF_LE|SOCF_RWBW },
    { MAX2f, 1, 11, SOCF_RWBW },
    { ECN2f, 1, 10, SOCF_RWBW },
    { PDROP2f, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_STATUSr_fields[] = {
    { SCPB_STATUSf, 1, 2, SOCF_W1TC },
    { DEQR_STATUSf, 1, 1, SOCF_W1TC },
    { ENQR_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TRACE_IF_STATUS_MASKr_fields[] = {
    { SCPB_STATUS_DISINTf, 1, 2, 0 },
    { DEQR_STATUS_DISINTf, 1, 1, 0 },
    { ENQR_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG0r_fields[] = {
    { TS_TREX2_DEBUG_ENABLEf, 1, 4, 0 },
    { ENABLEf, 1, 3, 0 },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { INITf, 1, 1, SOCF_PUNCH },
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG1r_fields[] = {
    { ROOT_FULL_PERIODf, 8, 22, SOCF_LE },
    { HYBRID_GRANT2_ENABLEf, 1, 21, 0 },
    { GRANT2_ENABLEf, 1, 20, 0 },
    { ROOT_DELAY2f, 10, 10, SOCF_LE },
    { ROOT_DELAY1f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG2r_fields[] = {
    { SOT_TO_GRANT2f, 10, 22, SOCF_LE },
    { SOT_TO_GRANT1f, 10, 12, SOCF_LE },
    { LEAF_CREDITOR_STATE_MAPf, 3, 9, SOCF_LE },
    { LEAF_BG_PERIODf, 5, 4, SOCF_LE },
    { LEAF_THRESHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG3r_fields[] = {
    { ROOT_BREAK_HOLDPRI_PRIf, 4, 17, SOCF_LE },
    { ROOT_FULL_MAXf, 9, 8, SOCF_LE },
    { LEAF_DQ_SPACINGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG4r_fields[] = {
    { SYS_PORT_BASEf, 12, 17, SOCF_LE },
    { FULL_MODEf, 1, 16, 0 },
    { PRIORITY_THRESH3f, 4, 12, SOCF_LE },
    { PRIORITY_THRESH2f, 4, 8, SOCF_LE },
    { PRIORITY_THRESH1f, 4, 4, SOCF_LE },
    { PRIORITY_THRESH0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG5r_fields[] = {
    { MIN_THRESH1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_CONFIG6r_fields[] = {
    { MIN_THRESH2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_TS_CONTROLr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TS_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TS_CONTROL_2r_fields[] = {
    { MAC_DA_UPPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_TS_CONTROL_BCM56634_A0r_fields[] = {
    { TS_MSG_BITMAPf, 16, 16, SOCF_LE },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_INFOr_fields[] = {
    { BOND_TS_HIERARCHYf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_L1_STATUSr_fields[] = {
    { NS_INVALID_CHILD_NUMf, 1, 5, SOCF_W1TC },
    { CI_PI_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { PI_CI_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { PI_OC_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { BC_NS_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { LP_HIGH_PRI_REQf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_L1_STATUS_MASKr_fields[] = {
    { NS_INVLAID_CHILD_NUM_DISINTf, 1, 5, 0 },
    { CI_PI_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { PI_CI_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { PI_OC_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { BC_NS_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { LP_HIGH_PRI_REQ_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUSr_fields[] = {
    { STALE_GRANT_Af, 1, 6, SOCF_W1TC },
    { STALE_GRANT_Bf, 1, 5, SOCF_W1TC },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, SOCF_W1TC },
    { INVALID_DEQUEUE_NUMf, 1, 3, SOCF_W1TC },
    { DQ_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { PRI_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { QOS_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUS_MASKr_fields[] = {
    { STALE_GRANT_A_DISINTf, 1, 6, 0 },
    { STALE_GRANT_B_DISINTf, 1, 5, 0 },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, 0 },
    { INVALID_DEQUEUE_NUM_DISINTf, 1, 3, 0 },
    { DQ_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { PRI_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { QOS_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_CAPT0r_fields[] = {
    { SOTf, 1, 31, SOCF_RWBW },
    { GRANT_STBf, 1, 30, SOCF_RWBW },
    { NULL_GRANTf, 1, 29, SOCF_RWBW },
    { LEAFf, 16, 13, SOCF_LE|SOCF_RWBW },
    { SYS_PORTf, 12, 1, SOCF_LE|SOCF_RWBW },
    { MCf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r_fields[] = {
    { SOTf, 1, 31, 0 },
    { GRANT_STBf, 1, 30, 0 },
    { NULL_GRANTf, 1, 29, 0 },
    { LEAFf, 16, 13, SOCF_LE },
    { SYS_PORTf, 12, 1, SOCF_LE },
    { MCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT0r_fields[] = {
    { HOLD_STBf, 1, 10, SOCF_RWBW },
    { HOLDPRIf, 1, 9, SOCF_RWBW },
    { MAXPRIf, 1, 8, SOCF_RWBW },
    { PRI_STBf, 1, 7, SOCF_RWBW },
    { PRIf, 4, 3, SOCF_LE|SOCF_RWBW },
    { CREDITOR_STATEf, 2, 1, SOCF_LE|SOCF_RWBW },
    { THROTTLEf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT1r_fields[] = {
    { DQf, 1, 31, SOCF_RWBW },
    { DQ_BYTESf, 15, 16, SOCF_LE|SOCF_RWBW },
    { LEAFf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK0r_fields[] = {
    { HOLD_STBf, 1, 10, 0 },
    { HOLDPRIf, 1, 9, 0 },
    { MAXPRIf, 1, 8, 0 },
    { PRI_STBf, 1, 7, 0 },
    { PRIf, 4, 3, SOCF_LE },
    { CREDITOR_STATEf, 2, 1, SOCF_LE },
    { THROTTLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK1r_fields[] = {
    { DQf, 1, 31, 0 },
    { DQ_BYTESf, 15, 16, SOCF_LE },
    { LEAFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUSr_fields[] = {
    { GRANT_STATUSf, 1, 1, SOCF_W1TC },
    { PRI_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUS_MASKr_fields[] = {
    { GRANT_STATUS_DISINTf, 1, 1, 0 },
    { PRI_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_DEBUG0r_fields[] = {
    { L2_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L2_N2_ENABLE_ECCf, 1, 30, 0 },
    { L2_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L2_N1_ENABLE_ECCf, 1, 28, 0 },
    { L2_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L2_N0_ENABLE_ECCf, 1, 26, 0 },
    { L2_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L2_BP_ENABLE_ECCf, 1, 24, 0 },
    { L2_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L2_BK_ENABLE_ECCf, 1, 22, 0 },
    { L2_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L2_NG_ENABLE_ECCf, 1, 20, 0 },
    { L2_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { L2_NM_ENABLE_ECCf, 1, 18, 0 },
    { L1_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L1_N2_ENABLE_ECCf, 1, 16, 0 },
    { L1_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L1_N1_ENABLE_ECCf, 1, 14, 0 },
    { L1_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L1_N0_ENABLE_ECCf, 1, 12, 0 },
    { L1_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L1_BP_ENABLE_ECCf, 1, 10, 0 },
    { L1_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L1_BK_ENABLE_ECCf, 1, 8, 0 },
    { L1_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L1_NG_ENABLE_ECCf, 1, 6, 0 },
    { L1_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L1_NM_ENABLE_ECCf, 1, 4, 0 },
    { LF_QP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { LF_QP_ENABLE_ECCf, 1, 2, 0 },
    { LF_QD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { LF_QD_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_DEBUG1r_fields[] = {
    { L4_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L4_N2_ENABLE_ECCf, 1, 30, 0 },
    { L4_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L4_N1_ENABLE_ECCf, 1, 28, 0 },
    { L4_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L4_N0_ENABLE_ECCf, 1, 26, 0 },
    { L4_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L4_BP_ENABLE_ECCf, 1, 24, 0 },
    { L4_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L4_BK_ENABLE_ECCf, 1, 22, 0 },
    { L4_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L4_NG_ENABLE_ECCf, 1, 20, 0 },
    { L4_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { L4_NM_ENABLE_ECCf, 1, 18, 0 },
    { L3_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L3_N2_ENABLE_ECCf, 1, 16, 0 },
    { L3_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L3_N1_ENABLE_ECCf, 1, 14, 0 },
    { L3_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L3_N0_ENABLE_ECCf, 1, 12, 0 },
    { L3_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L3_BP_ENABLE_ECCf, 1, 10, 0 },
    { L3_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L3_BK_ENABLE_ECCf, 1, 8, 0 },
    { L3_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L3_NG_ENABLE_ECCf, 1, 6, 0 },
    { L3_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L3_NM_ENABLE_ECCf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_DEBUG2r_fields[] = {
    { L5_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L5_N1_ENABLE_ECCf, 1, 6, 0 },
    { L5_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L5_N0_ENABLE_ECCf, 1, 4, 0 },
    { L5_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { L5_BP_ENABLE_ECCf, 1, 2, 0 },
    { L5_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { L5_BK_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR0r_fields[] = {
    { L2_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L2_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L2_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L2_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L2_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L2_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L2_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L2_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L2_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L2_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L2_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L2_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L2_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L2_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { L1_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L1_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L1_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L1_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L1_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L1_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L1_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L1_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L1_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L1_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L1_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L1_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L1_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L1_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { LF_QP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { LF_QP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { LF_QD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { LF_QD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR1r_fields[] = {
    { L4_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L4_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L4_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L4_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L4_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L4_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L4_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L4_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L4_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L4_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L4_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L4_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L4_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L4_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { L3_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L3_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L3_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L3_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L3_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L3_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L3_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L3_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L3_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L3_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L3_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L3_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L3_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L3_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR2r_fields[] = {
    { L5_N1_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L5_N1_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L5_N0_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L5_N0_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L5_BP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { L5_BP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { L5_BK_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { L5_BK_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR0_MASKr_fields[] = {
    { L2_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L2_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L2_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L2_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L2_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L2_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L2_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L2_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L2_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L2_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L2_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L2_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L2_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L2_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { L1_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L1_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L1_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L1_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L1_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L1_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L1_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L1_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L1_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L1_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L1_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L1_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L1_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L1_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { LF_QP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { LF_QP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { LF_QD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { LF_QD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR1_MASKr_fields[] = {
    { L4_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L4_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L4_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L4_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L4_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L4_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L4_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L4_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L4_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L4_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L4_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L4_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L4_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L4_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { L3_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L3_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L3_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L3_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L3_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L3_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L3_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L3_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L3_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L3_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L3_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L3_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L3_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L3_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_ERROR2_MASKr_fields[] = {
    { L5_N1_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L5_N1_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L5_N0_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L5_N0_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L5_BP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { L5_BP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { L5_BK_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { L5_BK_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS0r_fields[] = {
    { LF_QP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { LF_QD_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS1r_fields[] = {
    { L1_NG_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { L1_NM_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS2r_fields[] = {
    { L1_BP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { L1_BK_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS3r_fields[] = {
    { L1_N1_ECC_ERROR_ADDRESSf, 13, 13, SOCF_LE|SOCF_RWBW },
    { L1_N0_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS4r_fields[] = {
    { L2_NM_ECC_ERROR_ADDRESSf, 12, 14, SOCF_LE|SOCF_RWBW },
    { L1_N2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS5r_fields[] = {
    { L2_BK_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { L2_NG_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS6r_fields[] = {
    { L2_N0_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { L2_BP_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS7r_fields[] = {
    { L2_N2_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { L2_N1_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS8r_fields[] = {
    { L3_BK_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW },
    { L3_NG_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_NM_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS9r_fields[] = {
    { L3_N1_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW },
    { L3_N0_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_BP_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS10r_fields[] = {
    { L4_NG_ECC_ERROR_ADDRESSf, 9, 19, SOCF_LE|SOCF_RWBW },
    { L4_NM_ECC_ERROR_ADDRESSf, 9, 10, SOCF_LE|SOCF_RWBW },
    { L3_N2_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS11r_fields[] = {
    { L4_N0_ECC_ERROR_ADDRESSf, 9, 18, SOCF_LE|SOCF_RWBW },
    { L4_BP_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW },
    { L4_BK_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS12r_fields[] = {
    { L4_N2_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW },
    { L4_N1_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_ECC_STATUS13r_fields[] = {
    { L5_N1_ECC_ERROR_ADDRESSf, 8, 24, SOCF_LE|SOCF_RWBW },
    { L5_N0_ECC_ERROR_ADDRESSf, 8, 16, SOCF_LE|SOCF_RWBW },
    { L5_BP_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { L5_BK_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL1_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 24, SOCF_SC },
    { EIGHTK_NODESf, 1, 23, 0 },
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL2_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 23, 0 },
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL3_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 23, 0 },
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL4_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 23, 0 },
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL5_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL6_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_LEVEL7_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LEAK_CYCLESf, 5, 14, SOCF_LE },
    { LAST_NODEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_MEM_DEBUG0r_fields[] = {
    { L1_N1_TMf, 4, 28, SOCF_LE },
    { L1_N0_TMf, 4, 24, SOCF_LE },
    { L1_BP_TMf, 4, 20, SOCF_LE },
    { L1_BK_TMf, 4, 16, SOCF_LE },
    { L1_NG_TMf, 4, 12, SOCF_LE },
    { L1_NM_TMf, 4, 8, SOCF_LE },
    { LF_QP_TMf, 4, 4, SOCF_LE },
    { LF_QD_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_MEM_DEBUG1r_fields[] = {
    { L2_N1_TMf, 4, 28, SOCF_LE },
    { L2_N0_TMf, 4, 24, SOCF_LE },
    { L2_BP_TMf, 4, 20, SOCF_LE },
    { L2_BK_TMf, 4, 16, SOCF_LE },
    { L2_NG_TMf, 4, 12, SOCF_LE },
    { L2_NM_TMf, 4, 8, SOCF_LE },
    { L1_LA_TMf, 4, 4, SOCF_LE },
    { L1_N2_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_MEM_DEBUG2r_fields[] = {
    { L3_N0_TMf, 4, 28, SOCF_LE },
    { L3_BP_TMf, 4, 24, SOCF_LE },
    { L3_BK_TMf, 4, 20, SOCF_LE },
    { L3_NG_TMf, 4, 16, SOCF_LE },
    { L3_NM_TMf, 4, 12, SOCF_LE },
    { L2_MB_TMf, 4, 8, SOCF_LE },
    { L2_LA_TMf, 4, 4, SOCF_LE },
    { L2_N2_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_MEM_DEBUG3r_fields[] = {
    { L4_N1_TMf, 4, 28, SOCF_LE },
    { L4_N0_TMf, 4, 24, SOCF_LE },
    { L4_BP_TMf, 4, 20, SOCF_LE },
    { L4_BK_TMf, 4, 16, SOCF_LE },
    { L4_NG_TMf, 4, 12, SOCF_LE },
    { L4_NM_TMf, 4, 8, SOCF_LE },
    { L3_N2_TMf, 4, 4, SOCF_LE },
    { L3_N1_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_MEM_DEBUG4r_fields[] = {
    { L5_N1_TMf, 4, 16, SOCF_LE },
    { L5_N0_TMf, 4, 12, SOCF_LE },
    { L5_BP_TMf, 4, 8, SOCF_LE },
    { L5_BK_TMf, 4, 4, SOCF_LE },
    { L4_N2_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TS_PRI_SB_DEBUGr_fields[] = {
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO },
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_USE_DEBUG_TAP_SELf, 1, 4, 0 },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TS_STATUS_CNTRLr_fields[] = {
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO|SOCF_RES },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM53314_A0r_fields[] = {
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO },
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_ENABLEr_fields[] = {
    { TUNNEL_CAM_BIST_ENABLE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_S2_STATUSr_fields[] = {
    { AINDEXf, 9, 8, SOCF_LE|SOCF_RO },
    { TUNNEL_CAM_S2_STATUSf, 17, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_S3_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 9, 11, SOCF_LE|SOCF_RO },
    { TUNNEL_CAM_S3_STATUSf, 20, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 9, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_S5_STATUSr_fields[] = {
    { AINDEXf, 9, 8, SOCF_LE|SOCF_RO },
    { TUNNEL_CAM_S5_STATUSf, 17, 0, SOCF_LE|SOCF_RO },
    { BIT_POSf, 7, 1, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_S6_STATUSr_fields[] = {
    { EXPECTED_AINDEXf, 9, 11, SOCF_LE|SOCF_RO },
    { TUNNEL_CAM_S6_STATUSf, 20, 0, SOCF_LE|SOCF_RO },
    { ACTUAL_AINDEXf, 9, 2, SOCF_LE|SOCF_RO },
    { AINDEX_STATUSf, 1, 1, SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_S8_STATUSr_fields[] = {
    { ACTUAL_AINDEXf, 9, 1, SOCF_LE|SOCF_RO },
    { TUNNEL_CAM_S8_STATUSf, 10, 0, SOCF_LE|SOCF_RO },
    { MATCH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_CAM_BIST_STATUSr_fields[] = {
    { TUNNEL_CAM_BIST_DONE_STATUSf, 1, 1, SOCF_RO },
    { BIST_DONEf, 1, 1, SOCF_RO },
    { TUNNEL_CAM_BIST_GO_STATUSf, 1, 0, SOCF_RO },
    { BIST_GOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TUNNEL_SAMr_fields[] = {
    { TUNNEL_SAM_BITSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TXFIFO_STATr_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_TXLLFCMSGCNTr_fields[] = {
    { TXLLFCMSGCNT_STATSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TX_CNT_CONFIGr_fields[] = {
    { COS_PRIf, 4, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56624_A0r_fields[] = {
    { COS_PRIf, 6, 16, SOCF_LE },
    { DST_PORTf, 6, 10, SOCF_LE },
    { SRC_PORTf, 6, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56820_A0r_fields[] = {
    { COS_PRIf, 5, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG0r_fields[] = {
    { TX_TREX2_DEBUG_ENABLEf, 1, 30, 0 },
    { INIT_DONEf, 1, 29, SOCF_W1TC },
    { INITf, 1, 28, SOCF_PUNCH },
    { START_SFI_SEQf, 6, 22, SOCF_LE },
    { NUM_GRANTSf, 1, 21, 0 },
    { GRANT_SFI_DELAYf, 10, 11, SOCF_LE },
    { SOURCE_NODEf, 8, 3, SOCF_LE },
    { DYNAMIC_MODEf, 1, 2, 0 },
    { LENGTH_MODEf, 1, 1, 0 },
    { CRC_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG1r_fields[] = {
    { DISABLE_QM_CONTINUATIONf, 1, 24, 0 },
    { MAX_GRANT_TO_DEQf, 10, 14, SOCF_LE },
    { HALT_DELAYf, 8, 6, SOCF_LE },
    { SFI_RND_SIZEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG2r_fields[] = {
    { FIRSTCI_SEQSTART9f, 2, 18, SOCF_LE },
    { FIRSTCI_SEQSTART8f, 2, 16, SOCF_LE },
    { FIRSTCI_SEQSTART7f, 2, 14, SOCF_LE },
    { FIRSTCI_SEQSTART6f, 2, 12, SOCF_LE },
    { FIRSTCI_SEQSTART5f, 2, 10, SOCF_LE },
    { FIRSTCI_SEQSTART4f, 2, 8, SOCF_LE },
    { FIRSTCI_SEQSTART3f, 2, 6, SOCF_LE },
    { FIRSTCI_SEQSTART2f, 2, 4, SOCF_LE },
    { FIRSTCI_SEQSTART1f, 2, 2, SOCF_LE },
    { FIRSTCI_SEQSTART0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG3r_fields[] = {
    { FIRSTCI_SEQREADMASK5f, 5, 25, SOCF_LE },
    { FIRSTCI_SEQREADMASK4f, 5, 20, SOCF_LE },
    { FIRSTCI_SEQREADMASK3f, 5, 15, SOCF_LE },
    { FIRSTCI_SEQREADMASK2f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK1f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG4r_fields[] = {
    { FIRSTCI_SEQREADMASK9f, 5, 15, SOCF_LE },
    { FIRSTCI_SEQREADMASK8f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK7f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK6f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG5r_fields[] = {
    { MAX_SEQVALUEf, 2, 24, SOCF_LE },
    { SEQ_START_2ND_HALF3f, 1, 23, 0 },
    { SEQ_READMASK3f, 5, 18, SOCF_LE },
    { SEQ_START_2ND_HALF2f, 1, 17, 0 },
    { SEQ_READMASK2f, 5, 12, SOCF_LE },
    { SEQ_START_2ND_HALF1f, 1, 11, 0 },
    { SEQ_READMASK1f, 5, 6, SOCF_LE },
    { SEQ_START_2ND_HALF0f, 1, 5, 0 },
    { SEQ_READMASK0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_CONFIG6r_fields[] = {
    { TS_TAG_Bf, 7, 21, SOCF_LE },
    { TS_TAG_MASK_Bf, 7, 14, SOCF_LE },
    { TS_TAG_Af, 7, 7, SOCF_LE },
    { TS_TAG_MASK_Af, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_CAPTURE_CONFIGr_fields[] = {
    { TEST_PCKT_BYTE_CNT_MODEf, 1, 2, 0 },
    { CAPTURE_DEQUEUE_REQUESTf, 1, 1, 0 },
    { CAPTURE_TEST_FRAME_HEADERf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_0r_fields[] = {
    { DEQ_CONTINUATIONf, 1, 29, SOCF_RO },
    { DEQ_IDLEf, 1, 28, SOCF_RO },
    { DEQ_PLANEf, 1, 27, SOCF_RO },
    { DEQ_ONE_EXTRA_LINEf, 1, 26, SOCF_RO },
    { HEAD_LINESf, 10, 16, SOCF_LE|SOCF_RO },
    { DEQ_QUEUEf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_1r_fields[] = {
    { DEQ_FIRSTf, 1, 29, SOCF_RO },
    { DEQ_LASTf, 1, 28, SOCF_RO },
    { DEQ_HEAD_LLAf, 28, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_2r_fields[] = {
    { BUFF_LINESf, 10, 19, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR1_VALf, 1, 18, SOCF_RO },
    { DEQ_BUFFERPTR1f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_3r_fields[] = {
    { DEQ_BUFFERPTR2_VALf, 1, 18, SOCF_RO },
    { DEQ_BUFFERPTR2f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_4r_fields[] = {
    { DEQ_BUFFERPTR3_VALf, 1, 18, SOCF_RO },
    { DEQ_BUFFERPTR3f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_5r_fields[] = {
    { DEQ_BUFFERPTR4_VALf, 1, 18, SOCF_RO },
    { DEQ_BUFFERPTR4f, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_GRANT_TO_DEQr_fields[] = {
    { GRANT_TO_DEQ_WATERMARKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_INFO_0r_fields[] = {
    { EG_SFI_STORE_FORWARD_ERROR_ENf, 1, 19, 0 },
    { SFI_TIMER_BUSY_ERROR_ENf, 1, 18, 0 },
    { TX_FATAL_ERROR_STATE_ENf, 1, 17, 0 },
    { SFI_RND_LENGTH_HIGH_WATERMARK_UPDf, 1, 16, SOCF_PUNCH },
    { SFI_RND_LENGTH_HIGH_WATERMARKf, 5, 11, SOCF_LE|SOCF_RO },
    { TX_FATAL_ERROR_STATEf, 1, 10, SOCF_RO },
    { CI_FIFO_OVERFLOW_STATUSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_INFO_1r_fields[] = {
    { QM_CONTINUATION_CLEARED_TXf, 8, 20, SOCF_LE|SOCF_COR },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf, 1, 19, SOCF_PUNCH },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARKf, 9, 10, SOCF_LE|SOCF_RO },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf, 1, 9, SOCF_PUNCH },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_DEBUG_TEST_PCKT_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ECC_DEBUGr_fields[] = {
    { SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { SFI_CBUFFER_ENABLE_ECCf, 1, 2, 0 },
    { CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { CBLOCKS_MOD_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ECC_ERROR_0r_fields[] = {
    { SFI_CBUFFER_B_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { SFI_CBUFFER_B_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { SFI_CBUFFER_A_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_A_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CBLOCKS_MOD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CBLOCKS_MOD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ECC_ERROR_0_MASKr_fields[] = {
    { SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CBLOCKS_MOD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ECC_STATUS0r_fields[] = {
    { SFI_CBUFFER_B_ECC_ERROR_ADDRESSf, 8, 17, SOCF_LE|SOCF_RWBW },
    { SFI_CBUFFER_A_ECC_ERROR_ADDRESSf, 8, 9, SOCF_LE|SOCF_RWBW },
    { CBLOCKS_MOD_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ERROR_0r_fields[] = {
    { SFI_READY_ERRORf, 1, 14, SOCF_W1TC },
    { QM_CONTINUATION_ERRORf, 1, 13, SOCF_W1TC },
    { SFI_RND_LENGTH_ERRORf, 1, 12, SOCF_W1TC },
    { CI_BUFFER_OVERFLOWf, 1, 11, SOCF_W1TC },
    { GRANT_TO_DEQDONE_ERRORf, 1, 10, SOCF_W1TC },
    { SFI_TIMER_BUSY_ERRORf, 1, 9, SOCF_W1TC },
    { EG_SFI_STORE_FORWARD_ERRORf, 1, 8, SOCF_W1TC },
    { EQ_DEQ_CNT_ERRORf, 1, 7, SOCF_W1TC },
    { SFI_DBUFFER_UNDERRUNf, 1, 6, SOCF_W1TC },
    { SFI_DBUFFER_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SFI_CBUFFER_UNDERRUNf, 1, 4, SOCF_W1TC },
    { SFI_CBUFFER_OVERFLOWf, 1, 3, SOCF_W1TC },
    { HEC_CORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { HEC_UNCORRECTABLE_ERRORf, 1, 1, SOCF_W1TC },
    { CRC_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ERROR_0_MASKr_fields[] = {
    { SFI_READY_ERROR_DISINTf, 1, 14, 0 },
    { QM_CONTINUATION_ERROR_DISINTf, 1, 13, 0 },
    { SFI_RND_LENGTH_ERROR_DISINTf, 1, 12, 0 },
    { CI_BUFFER_OVERFLOW_DISINTf, 1, 11, 0 },
    { GRANT_TO_DEQDONE_ERROR_DISINTf, 1, 10, 0 },
    { SFI_TIMER_BUSY_ERROR_DISINTf, 1, 9, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_DISINTf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_DISINTf, 1, 7, 0 },
    { SFI_DBUFFER_UNDERRUN_DISINTf, 1, 6, 0 },
    { SFI_DBUFFER_OVERFLOW_DISINTf, 1, 5, 0 },
    { SFI_CBUFFER_UNDERRUN_DISINTf, 1, 4, 0 },
    { SFI_CBUFFER_OVERFLOW_DISINTf, 1, 3, 0 },
    { HEC_CORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_DISINTf, 1, 1, 0 },
    { CRC_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_ERROR_HALT_MASK_0r_fields[] = {
    { QM_CONTINUATION_ERROR_MASKf, 1, 13, 0 },
    { SFI_RND_LENGTH_ERROR_MASKf, 1, 12, 0 },
    { CI_BUFFER_OVERFLOW_MASKf, 1, 11, 0 },
    { GRANT_TO_DEQDONE_ERROR_MASKf, 1, 10, 0 },
    { SFI_TIMER_BUSY_ERROR_MASKf, 1, 9, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_MASKf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_MASKf, 1, 7, 0 },
    { SFI_DBUFFER_UNDERRUN_MASKf, 1, 6, 0 },
    { SFI_DBUFFER_OVERFLOW_MASKf, 1, 5, 0 },
    { SFI_CBUFFER_UNDERRUN_MASKf, 1, 4, 0 },
    { SFI_CBUFFER_OVERFLOW_MASKf, 1, 3, 0 },
    { HEC_CORRECTABLE_ERROR_MASKf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_MASKf, 1, 1, 0 },
    { CRC_ERROR_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TX_IPG_LENGTHr_fields[] = {
    { TX_IPG_LENGTHf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM53314_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM56820_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_PKT_HDR_ADJUST4r_fields[] = {
    { MC_USE_GLOBAL_LEN_ADJ_IDXf, 1, 8, 0 },
    { GLOBAL_PKT_HDR_ADJUST_SIGNf, 1, 7, 0 },
    { GLOBAL_PKT_HDR_ADJUSTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_RAM_TM0r_fields[] = {
    { SFI_DBUFFER_TMf, 2, 6, SOCF_LE },
    { SFI_CBUFFER_TMf, 2, 4, SOCF_LE },
    { CISKEW_SEG_RAM_TMf, 2, 2, SOCF_LE },
    { CBLOCK_MOD_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_TEST_IFH_0r_fields[] = {
    { IFH_79_64f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_TEST_IFH_1r_fields[] = {
    { IFH_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_TEST_IFH_2r_fields[] = {
    { IFH_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_TS_DATAr_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_TX_TS_DATA_BCM53314_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_UDF_CONFIGr_fields[] = {
    { L2_HDR_ON_SIP_ENf, 1, 7, 0 },
    { L2_HDR_ON_DIP_ENf, 1, 6, 0 },
    { CMIC_HIG_HDR_UDF22_ENf, 1, 5, 0 },
    { CMIC_HIG_HDR_UDF21_ENf, 1, 4, 0 },
    { CMIC_HIG_HDR_UDF20_ENf, 1, 3, 0 },
    { P12_HIG_HDR_UDF22_ENf, 1, 2, 0 },
    { P12_HIG_HDR_UDF21_ENf, 1, 1, 0 },
    { P12_HIG_HDR_UDF20_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCHr_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE },
    { RESERVED0f, 1, 16, SOCF_RES },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UDF_IPPROTO_MATCHr_fields[] = {
    { IPV4ENABLEf, 1, 9, 0 },
    { IPV6ENABLEf, 1, 8, 0 },
    { PROTOCOLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_UMAN_EP_FLSH_WAIT_CNTRr_fields[] = {
    { UMAN_EP_FLSH_WAIT_CNTRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_UMAN_IP_FLSH_WAIT_CNTRr_fields[] = {
    { UMAN_IP_FLSH_WAIT_CNTRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_UMAN_LINKUP_DLY_CNTRr_fields[] = {
    { UMAN_LINKUP_DLY_CNTRf, 18, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UNIMAC_PFC_CTRLr_fields[] = {
    { PFC_STATS_ENf, 1, 5, 0 },
    { RX_PASS_PFC_FRMf, 1, 4, 0 },
    { PFC_EIGHT_CLASSf, 1, 3, 0 },
    { FORCE_PFC_XONf, 1, 2, 0 },
    { PFC_RX_ENBLf, 1, 1, 0 },
    { PFC_TX_ENBLf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_UNKNOWN_HGI_BITMAPr_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_USE_EGRESS_PKT_SIZEr_fields[] = {
    { USEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_VFP_CAM_BIST_CONTROLr_fields[] = {
    { CAM_BIST_SKIP_COUNTf, 8, 16, SOCF_LE|SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_3_LOWERf, 1, 15, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_3_UPPERf, 1, 14, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2_LOWERf, 1, 13, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2_UPPERf, 1, 12, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1_LOWERf, 1, 11, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1_UPPERf, 1, 10, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0_LOWERf, 1, 9, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0_UPPERf, 1, 8, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3_LOWERf, 1, 7, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3_UPPERf, 1, 6, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2_LOWERf, 1, 5, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2_UPPERf, 1, 4, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1_LOWERf, 1, 3, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1_UPPERf, 1, 2, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0_LOWERf, 1, 1, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0_UPPERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields[] = {
    { CAM_DEBUG_ENABLE_SLICE_3_LOWERf, 1, 15, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_3_UPPERf, 1, 14, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2_LOWERf, 1, 13, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_2_UPPERf, 1, 12, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1_LOWERf, 1, 11, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_1_UPPERf, 1, 10, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0_LOWERf, 1, 9, SOCF_RES },
    { CAM_DEBUG_ENABLE_SLICE_0_UPPERf, 1, 8, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3_LOWERf, 1, 7, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_3_UPPERf, 1, 6, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2_LOWERf, 1, 5, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_2_UPPERf, 1, 4, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1_LOWERf, 1, 3, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_1_UPPERf, 1, 2, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0_LOWERf, 1, 1, SOCF_RES },
    { CAM_BIST_ENABLE_SLICE_0_UPPERf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_VFP_CAM_CONTROL_3_THRU_0r_fields[] = {
    { CAM_CONTROL_SLICE_3f, 6, 18, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_2f, 6, 12, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_1f, 6, 6, SOCF_LE|SOCF_RES },
    { CAM_CONTROL_SLICE_0f, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_CAM_CONTROL_SLICE_3_0r_fields[] = {
    { SLICE_3_UPPER_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { SLICE_3_LOWER_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_2_UPPER_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_2_LOWER_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_1_UPPER_TMf, 2, 6, SOCF_LE|SOCF_RES },
    { SLICE_1_LOWER_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_0_UPPER_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_LOWER_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_VFP_KEY_CONTROLr_fields[] = {
    { RESERVEDf, 3, 27, SOCF_LE|SOCF_RES },
    { DOUBLE_WIDE_KEY_SELECTf, 1, 26, 0 },
    { SLICE3_2_PAIRINGf, 1, 25, 0 },
    { SLICE1_0_PAIRINGf, 1, 24, 0 },
    { SLICE_3_DOUBLE_WIDE_MODEf, 1, 23, 0 },
    { SLICE_2_DOUBLE_WIDE_MODEf, 1, 22, 0 },
    { SLICE_1_DOUBLE_WIDE_MODEf, 1, 21, 0 },
    { SLICE_0_DOUBLE_WIDE_MODEf, 1, 20, 0 },
    { SLICE_3_F3f, 2, 18, SOCF_LE },
    { SLICE_3_F2f, 3, 15, SOCF_LE },
    { SLICE_2_F3f, 2, 13, SOCF_LE },
    { SLICE_2_F2f, 3, 10, SOCF_LE },
    { SLICE_1_F3f, 2, 8, SOCF_LE },
    { SLICE_1_F2f, 3, 5, SOCF_LE },
    { SLICE_0_F3f, 2, 3, SOCF_LE },
    { SLICE_0_F2f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_KEY_CONTROL_2r_fields[] = {
    { SLICE_3_IP_FIELD_SELECTf, 1, 3, 0 },
    { SLICE_2_IP_FIELD_SELECTf, 1, 2, 0 },
    { SLICE_1_IP_FIELD_SELECTf, 1, 1, 0 },
    { SLICE_0_IP_FIELD_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_KEY_CONTROL_BCM56624_A0r_fields[] = {
    { SLICE_3_DOUBLE_WIDE_KEY_SELECTf, 1, 29, 0 },
    { SLICE_2_DOUBLE_WIDE_KEY_SELECTf, 1, 28, 0 },
    { SLICE_1_DOUBLE_WIDE_KEY_SELECTf, 1, 27, 0 },
    { SLICE_0_DOUBLE_WIDE_KEY_SELECTf, 1, 26, 0 },
    { SLICE3_2_PAIRINGf, 1, 25, 0 },
    { SLICE1_0_PAIRINGf, 1, 24, 0 },
    { SLICE_3_DOUBLE_WIDE_MODEf, 1, 23, 0 },
    { SLICE_2_DOUBLE_WIDE_MODEf, 1, 22, 0 },
    { SLICE_1_DOUBLE_WIDE_MODEf, 1, 21, 0 },
    { SLICE_0_DOUBLE_WIDE_MODEf, 1, 20, 0 },
    { SLICE_3_F3f, 2, 18, SOCF_LE },
    { SLICE_3_F2f, 3, 15, SOCF_LE },
    { SLICE_2_F3f, 2, 13, SOCF_LE },
    { SLICE_2_F2f, 3, 10, SOCF_LE },
    { SLICE_1_F3f, 2, 8, SOCF_LE },
    { SLICE_1_F2f, 3, 5, SOCF_LE },
    { SLICE_0_F3f, 2, 3, SOCF_LE },
    { SLICE_0_F2f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 10, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_RAM_CONTROLr_fields[] = {
    { SLICE_3_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { SLICE_2_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { SLICE_1_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SLICE_0_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56820_A0r_fields[] = {
    { SLICE_3_WWf, 1, 19, SOCF_RES },
    { SLICE_2_WWf, 1, 18, SOCF_RES },
    { SLICE_1_WWf, 1, 17, SOCF_RES },
    { SLICE_0_WWf, 1, 16, SOCF_RES },
    { SLICE_3_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { SLICE_2_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { SLICE_1_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { SLICE_0_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_VFP_SLICE_CONTROLr_fields[] = {
    { LOOKUP_ENABLE_SLICE_3f, 1, 7, 0 },
    { LOOKUP_ENABLE_SLICE_2f, 1, 6, 0 },
    { LOOKUP_ENABLE_SLICE_1f, 1, 5, 0 },
    { LOOKUP_ENABLE_SLICE_0f, 1, 4, 0 },
    { SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_SLICE_MAPr_fields[] = {
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 2, 14, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 2, 12, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 2, 10, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 2, 8, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 2, 6, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 2, 4, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 2, 2, SOCF_LE|SOCF_RES },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_VLAN_CONTROLr_fields[] = {
    { IGNORE_TAGf, 1, 29, 0 },
    { TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_VLAN_CONTROL_BCM5665_A0r_fields[] = {
    { IGNORE_QTAGf, 1, 29, 0 },
    { TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_CONTROL_BCM5695_A0r_fields[] = {
    { TPIDf, 16, 14, SOCF_LE },
    { USE_LEARN_VIDf, 1, 13, 0 },
    { IGNORE_TAGf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_CTRLr_fields[] = {
    { INNER_TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_VLAN_CTRL_BCM53314_A0r_fields[] = {
    { INNER_TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_DBGCTRLr_fields[] = {
    { SVP_DISABLE_VLAN_CHECKS_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { VLAN_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_MAC_OR_XLATE_PARITY_STATUSr_fields[] = {
    { BUCKET_IDX_1f, 9, 18, SOCF_LE|SOCF_RO },
    { BUCKET_IDX_0f, 9, 9, SOCF_LE|SOCF_RO },
    { PARITY_ERR_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_MEMORY_DBGCTRLr_fields[] = {
    { VLAN_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { VLAN_STG_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { ING_PRI_CNG_MAP_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 12, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_PROTOCOLr_fields[] = {
    { MATCHUPPERf, 1, 20, 0 },
    { MATCHLOWERf, 1, 19, 0 },
    { ETHERIIf, 1, 18, 0 },
    { SNAPf, 1, 17, 0 },
    { LLCf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_PROTOCOL_DATAr_fields[] = {
    { VIDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_BIST_CONFIGr_fields[] = {
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_COMPARE_ENf, 1, 1, SOCF_WO|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 0, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr_fields[] = {
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_CONTROLr_fields[] = {
    { SAMf, 3, 2, SOCF_LE|SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_DBGCTRLr_fields[] = {
    { TMf, 11, 2, SOCF_LE|SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { TMf, 11, 4, SOCF_LE|SOCF_RES },
    { DEBUG_ENf, 2, 2, SOCF_LE|SOCF_RES },
    { BIST_ENf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r_fields[] = {
    { TMf, 11, 2, SOCF_LE|SOCF_RES },
    { DEBUG_ENf, 1, 1, SOCF_RES },
    { BIST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields[] = {
    { TM_3f, 8, 24, SOCF_LE|SOCF_RES },
    { TM_2f, 8, 16, SOCF_LE|SOCF_RES },
    { TM_1f, 8, 8, SOCF_LE|SOCF_RES },
    { TM_0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VRF_MASKr_fields[] = {
    { MASKf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_VRF_MASK_BCM56334_A0r_fields[] = {
    { MASKf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNT2BERRr_fields[] = {
    { DROPCNT2BERRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTAGINGr_fields[] = {
    { DROPCNTAGINGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTLENr_fields[] = {
    { DROPCNTLENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTLENBYTEr_fields[] = {
    { DROPCNTLENBYTEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTLRUr_fields[] = {
    { DROPCNTLRUf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTNOLRUr_fields[] = {
    { DROPCNTNOLRUf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTNOLRUBYTEr_fields[] = {
    { DROPCNTNOLRUBYTEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTTHDr_fields[] = {
    { DROPCNTTHDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTTHDBYTEr_fields[] = {
    { DROPCNTTHDBYTEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUDROPCNTTYPEr_fields[] = {
    { DROPCNTTYPEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUMEMDEBUGr_fields[] = {
    { TM3f, 8, 24, SOCF_LE|SOCF_RES },
    { TM2f, 8, 16, SOCF_LE|SOCF_RES },
    { TM1f, 8, 8, SOCF_LE|SOCF_RES },
    { TM0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUNONFRAGMCNTr_fields[] = {
    { NONFRAGMCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUPARITYERRADRr_fields[] = {
    { ADDRf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUREASMBCNTr_fields[] = {
    { REASMBCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUSTATUSr_fields[] = {
    { STATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WAMUTBFRAGMCNTr_fields[] = {
    { TBFRAGMCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_WDRRCOUNTr_fields[] = {
    { WDRR_RESIDUE_SIGNf, 1, 24, SOCF_RO },
    { WDRR_RESIDUEf, 10, 14, SOCF_LE|SOCF_RO },
    { WDRR_CREDITf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_WFQCONFIGMOD0_P0_7r_fields[] = {
    { WFQ_SP_MASKf, 8, 16, SOCF_LE },
    { WFQ_PRIOS_MAX_BW_MASKf, 8, 8, SOCF_LE },
    { WFQ_PRIOS_MIN_BW_MASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_WFQCONFIG_GENERALr_fields[] = {
    { RELATIVE_WFQf, 1, 18, 0 },
    { SCHEDULER_MODEf, 2, 16, SOCF_LE },
    { BUCKET_MAXf, 6, 10, SOCF_LE },
    { BUCKET_MIN_HIGHf, 5, 5, SOCF_LE },
    { BUCKET_MIN_LOWf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_WFQMINBWCOSr_fields[] = {
    { MIN_BWf, 18, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_WFQMINBWCOS_BCM56601_A0r_fields[] = {
    { MIN_BWf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_WFQWEIGHTSr_fields[] = {
    { COS7WEIGHTf, 4, 28, SOCF_LE },
    { COS6WEIGHTf, 4, 24, SOCF_LE },
    { COS5WEIGHTf, 4, 20, SOCF_LE },
    { COS4WEIGHTf, 4, 16, SOCF_LE },
    { COS3WEIGHTf, 4, 12, SOCF_LE },
    { COS2WEIGHTf, 4, 8, SOCF_LE },
    { COS1WEIGHTf, 4, 4, SOCF_LE },
    { COS0WEIGHTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WLAN_SVP_ECC_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 11, 3, SOCF_LE },
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WL_DROP_POLICYr_fields[] = {
    { DROP_PG1_1ST_FRAGMENTf, 1, 5, 0 },
    { DROP_PG1_ANY_FRAGMENTf, 1, 4, 0 },
    { DROP_PG1_NON_FRAGMENTf, 1, 3, 0 },
    { DROP_PG0_1ST_FRAGMENTf, 1, 2, 0 },
    { DROP_PG0_ANY_FRAGMENTf, 1, 1, 0 },
    { DROP_PG0_NON_FRAGMENTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WL_PORT_COUNT_PACKETr_fields[] = {
    { PORT_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WL_PORT_SHARED_COUNT_PACKETr_fields[] = {
    { PORT_SHARED_COUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WL_PORT_SHARED_LIMIT_CELLr_fields[] = {
    { PORT_SHARED_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WL_PORT_SHARED_LIMIT_PACKETr_fields[] = {
    { PORT_SHARED_LIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_WREDAVERAGINGTIMEr_fields[] = {
    { EXPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_WREDCNGPARAMETERCOSr_fields[] = {
    { SLOPEf, 4, 16, SOCF_LE },
    { DROPSTARTPOINTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_WREDFUNCTIONr_fields[] = {
    { CAP_AVERAGEf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_WREDMEMDEBUG_CFG_CELLr_fields[] = {
    { WWf, 1, 8, SOCF_RES },
    { TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_WREDPARAMCOSr_fields[] = {
    { SLOPEf, 4, 11, SOCF_LE },
    { DROPSTARTPOINTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_WREDPARAMREDCOSr_fields[] = {
    { SLOPEf, 4, 11, SOCF_LE },
    { DROPSTARTPOINTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_WREDPARAMYELCOSr_fields[] = {
    { SLOPEf, 4, 11, SOCF_LE },
    { DROPSTARTPOINTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_WRED_PARITY_ERROR_BITMAPr_fields[] = {
    { MEMORY_IDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_WRED_PARITY_ERROR_BITMAP_BCM56820_A0r_fields[] = {
    { MEMORY_IDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WRED_PARITY_ERROR_INFOr_fields[] = {
    { POINTERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_WRED_PARITY_ERROR_INFO_BCM56334_A0r_fields[] = {
    { POINTERf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_WRED_PARITY_ERROR_INFO_BCM56820_A0r_fields[] = {
    { POINTERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_WRRWEIGHT_COSr_fields[] = {
    { WEIGHTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_WRRWEIGHT_COS_BCM56224_A0r_fields[] = {
    { ENABLEf, 1, 7, 0 },
    { WEIGHTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_WRRWEIGHT_COS_BCM56514_A0r_fields[] = {
    { ENABLEf, 1, 8, 0 },
    { WEIGHTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_XCON_CCM_DEFECT_STATUSr_fields[] = {
    { VALIDf, 1, 11, 0 },
    { MULTIf, 1, 10, 0 },
    { RESERVED_MA_INDEX_0f, 1, 9, SOCF_RES },
    { FIRST_MA_INDEXf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_SPEED_100f, 4, 28, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED_10f, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SGMIIf, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_LINK_STATUSf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_TXACTf, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_RXACTf, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_AUTONEG_COMPLETEf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_SPEED16000f, 4, 28, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED15000f, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED13000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12500f, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10000f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED1000f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields[] = {
    { XGXS0_TICKf, 4, 28, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED21000f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED2500f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED20000f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields[] = {
    { XGXS0_LINK10Gf, 1, 1, SOCF_RO },
    { XGXS0_LINKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_XGPORT_MODE_REGr_fields[] = {
    { XGPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
soc_field_info_t soc_XGPORT_MODE_REG_BCM56624_B0r_fields[] = {
    { XGPORT_MODE_BITSf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XGPORT_SERDES_CTLr_fields[] = {
    { CLKSRCSELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_D0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_D1r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_D2r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_D3r_fields[] = {
    { D_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_MH0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_MH3r_fields[] = {
    { MH_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_DATA0r_fields[] = {
    { RX_MH_D0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_DATA1r_fields[] = {
    { RX_MH_D1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_DATA2r_fields[] = {
    { RX_MH_D2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_DATA3r_fields[] = {
    { RX_MH_D3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_MASK0r_fields[] = {
    { RX_MH_M0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_MASK1r_fields[] = {
    { RX_MH_M1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_MASK2r_fields[] = {
    { RX_MH_M2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_MH_MASK3r_fields[] = {
    { RX_MH_M3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_DATA0r_fields[] = {
    { RX_PKT_D0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_DATA1r_fields[] = {
    { RX_PKT_D1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_DATA2r_fields[] = {
    { RX_PKT_D2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_DATA3r_fields[] = {
    { RX_PKT_D3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_MASK0r_fields[] = {
    { RX_PKT_M0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_MASK1r_fields[] = {
    { RX_PKT_M1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_MASK2r_fields[] = {
    { RX_PKT_M2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XHOL_RX_PKT_MASK3r_fields[] = {
    { RX_PKT_M3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XH_E2E_CONTROLr_fields[] = {
    { IBP_ENABLEf, 1, 3, 0 },
    { HOL_ENABLEf, 1, 2, 0 },
    { IBP_TOCPUf, 1, 1, 0 },
    { HOL_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XIBP_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XMODIDr_fields[] = {
    { MODID3f, 8, 24, SOCF_LE },
    { MODID2f, 8, 16, SOCF_LE },
    { MODID1f, 8, 8, SOCF_LE },
    { MODID0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XMODID_ENr_fields[] = {
    { DUAL_MODID_ENf, 1, 4, 0 },
    { MODID_EN3f, 1, 3, 0 },
    { MODID_EN2f, 1, 2, 0 },
    { MODID_EN1f, 1, 1, 0 },
    { MODID_EN0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_CTRL_RX_DA_LSr_fields[] = {
    { DAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_CTRL_RX_DA_MSr_fields[] = {
    { DAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_CTRL_RX_LENGTH_TYPEr_fields[] = {
    { LENGTH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_CTRL_RX_OPCODEr_fields[] = {
    { OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_D0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_D1r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_D2r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XPAUSE_D3r_fields[] = {
    { DATA_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0)
soc_field_info_t soc_XPC_PARERRr_fields[] = {
    { FFP_IRULE0_ERRf, 1, 9, 0 },
    { FFP_IRULE1_ERRf, 1, 8, 0 },
    { FFP_METER0_ERRf, 1, 7, 0 },
    { FFP_METER1_ERRf, 1, 6, 0 },
    { VPLS_TABLE_ERRf, 1, 5, 0 },
    { ING_CELLBUF_ERRf, 1, 4, 0 },
    { EGR_IPMCMS_ERRf, 1, 3, 0 },
    { EGR_IPMCLS_ERRf, 1, 2, 0 },
    { EGR_SPVLAN_ERRf, 1, 1, 0 },
    { EGR_IPMCDATA_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XPC_PARERR_ADDR0r_fields[] = {
    { ADDRESSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XPC_PARERR_ADDR4r_fields[] = {
    { ADDRESSf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5674_A0)
soc_field_info_t soc_XPC_PARERR_BCM5674_A0r_fields[] = {
    { EGR_VLANSTG_ERRf, 1, 10, 0 },
    { FFP_IRULE0_ERRf, 1, 9, 0 },
    { FFP_IRULE1_ERRf, 1, 8, 0 },
    { FFP_METER0_ERRf, 1, 7, 0 },
    { FFP_METER1_ERRf, 1, 6, 0 },
    { ING_CELLBUF_ERRf, 1, 4, 0 },
    { EGR_IPMCMS_ERRf, 1, 3, 0 },
    { EGR_IPMCLS_ERRf, 1, 2, 0 },
    { EGR_SPVLAN_ERRf, 1, 1, 0 },
    { EGR_IPMCDATA_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
soc_field_info_t soc_XPORT_CONFIGr_fields[] = {
    { BIGMAC_RESETf, 1, 12, SOCF_RES },
    { HONOR_PAUSE_FOR_E2Ef, 1, 11, 0 },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56334_A0r_fields[] = {
    { PPP_ENABLEf, 1, 21, 0 },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { BIGMAC_RESETf, 1, 13, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56504_B0r_fields[] = {
    { BIGMAC_RESETf, 1, 12, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 11, 0 },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XPORT_CONFIG_BCM56624_A0r_fields[] = {
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { BIGMAC_RESETf, 1, 13, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56634_A0r_fields[] = {
    { PPP_ENABLEf, 1, 21, SOCF_RES },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { BIGMAC_RESETf, 1, 13, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56800_A0r_fields[] = {
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { BIGMAC_RESETf, 1, 13, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56820_A0r_fields[] = {
    { WAIT_FOR_5_EP_CELLSf, 1, 21, 0 },
    { XAUI1_LANE_MODEf, 1, 20, 0 },
    { XAUI_1000BASEX_MODEf, 1, 19, 0 },
    { XPAUSE_TX_ENf, 1, 18, 0 },
    { XPAUSE_RX_ENf, 1, 17, 0 },
    { HIGIG2_MODEf, 1, 16, 0 },
    { LLFC_ENf, 1, 15, 0 },
    { BIGMAC_RESETf, 1, 14, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 13, 0 },
    { MY_MODIDf, 8, 5, SOCF_LE },
    { E2E_IBP_ENf, 1, 4, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_MEMORY_CONTROLr_fields[] = {
    { CONTROL_PKT_MIB_COUNTER_MEM1_TMf, 2, 18, SOCF_LE },
    { CONTROL_PKT_MIB_COUNTER_MEM0_TMf, 2, 16, SOCF_LE },
    { RX_MIB_COUNTER_MEM1_TMf, 2, 14, SOCF_LE },
    { RX_MIB_COUNTER_MEM0_TMf, 2, 12, SOCF_LE },
    { TX_MIB_COUNTER_MEM1_TMf, 2, 10, SOCF_LE },
    { TX_MIB_COUNTER_MEM0_TMf, 2, 8, SOCF_LE },
    { RX_FIFO_MEM1_TMf, 2, 6, SOCF_LE },
    { RX_FIFO_MEM0_TMf, 2, 4, SOCF_LE },
    { TX_FIFO_MEM1_TMf, 2, 2, SOCF_LE },
    { TX_FIFO_MEM0_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XPORT_MODE_REGr_fields[] = {
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56634_A0r_fields[] = {
    { RUNT_51B_MODEf, 1, 3, 0 },
    { MODE_RBf, 1, 2, 0 },
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56820_A0r_fields[] = {
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 6, 0 },
    { ENTRY_IDXf, 4, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKPr_fields[] = {
    { PRI15_BKPf, 1, 9, SOCF_RO },
    { PRI14_BKPf, 1, 8, SOCF_RO },
    { PRI7_BKPf, 1, 7, SOCF_RO },
    { PRI6_BKPf, 1, 6, SOCF_RO },
    { PRI5_BKPf, 1, 5, SOCF_RO },
    { PRI4_BKPf, 1, 4, SOCF_RO },
    { PRI3_BKPf, 1, 3, SOCF_RO },
    { PRI2_BKPf, 1, 2, SOCF_RO },
    { PRI1_BKPf, 1, 1, SOCF_RO },
    { PRI0_BKPf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56820_A0r_fields[] = {
    { PRI15_BKPf, 1, 15, 0 },
    { PRI14_BKPf, 1, 14, 0 },
    { PRI13_BKPf, 1, 13, 0 },
    { PRI12_BKPf, 1, 12, 0 },
    { PRI11_BKPf, 1, 11, 0 },
    { PRI10_BKPf, 1, 10, 0 },
    { PRI9_BKPf, 1, 9, 0 },
    { PRI8_BKPf, 1, 8, 0 },
    { PRI7_BKPf, 1, 7, 0 },
    { PRI6_BKPf, 1, 6, 0 },
    { PRI5_BKPf, 1, 5, 0 },
    { PRI4_BKPf, 1, 4, 0 },
    { PRI3_BKPf, 1, 3, 0 },
    { PRI2_BKPf, 1, 2, 0 },
    { PRI1_BKPf, 1, 1, 0 },
    { PRI0_BKPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_HGr_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_TICKf, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SGMIIf, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_LINK_STATUSf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_TXACTf, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_RXACTf, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_AUTONEG_COMPLETEf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0) || defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_LINK10Gf, 1, 25, SOCF_RO },
    { XGXS0_LINKf, 1, 24, SOCF_RO },
    { XGXS0_SPEED12773_HI_DXGXSf, 1, 23, SOCF_RO },
    { XGXS0_SPEED12773_DXGXSf, 1, 22, SOCF_RO },
    { XGXS0_SPEED10500_HI_DXGXSf, 1, 21, SOCF_RO },
    { XGXS0_SPEED10500_DXGXSf, 1, 20, SOCF_RO },
    { XGXS0_SPEED10000_HI_DXGXSf, 1, 19, SOCF_RO },
    { XGXS0_SPEED10000_DXGXSf, 1, 18, SOCF_RO },
    { XGXS0_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS0_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS0_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS0_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS0_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS0_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS0_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS0_SPEED_100f, 1, 1, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XP_XBODE_CELL_CNTr_fields[] = {
    { CELL_CNTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0)
soc_field_info_t soc_XP_XBODE_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_XQCOSARBSELr_fields[] = {
    { COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_XQCOSARBSEL_BCM56218_A0r_fields[] = {
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE },
    { COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_XQCOSARBSEL_BCM56514_A0r_fields[] = {
    { MTU_QUANTAf, 1, 2, 0 },
    { COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_XQCOSENTRIES0_3r_fields[] = {
    { COS3_ENDADDRESSf, 7, 24, SOCF_LE },
    { COS2_ENDADDRESSf, 7, 16, SOCF_LE },
    { COS1_ENDADDRESSf, 7, 8, SOCF_LE },
    { COS0_ENDADDRESSf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_XQCOSENTRIES4_7r_fields[] = {
    { COS7_ENDADDRESSf, 7, 24, SOCF_LE },
    { COS6_ENDADDRESSf, 7, 16, SOCF_LE },
    { COS5_ENDADDRESSf, 7, 8, SOCF_LE },
    { COS4_ENDADDRESSf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_XQCOSPTRr_fields[] = {
    { COSf, 4, 22, SOCF_LE|SOCF_SC },
    { HEADPOINTERf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { TAILPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XQCOSRANGE1_0r_fields[] = {
    { COS1_ENDADDRESSf, 13, 13, SOCF_LE },
    { COS0_ENDADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_XQCOSRANGE3_0r_fields[] = {
    { COS3_ENDADDRESSf, 5, 15, SOCF_LE },
    { COS2_ENDADDRESSf, 5, 10, SOCF_LE },
    { COS1_ENDADDRESSf, 5, 5, SOCF_LE },
    { COS0_ENDADDRESSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XQCOSRANGE3_2r_fields[] = {
    { COS3_ENDADDRESSf, 13, 13, SOCF_LE },
    { COS2_ENDADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XQCOSRANGE5_4r_fields[] = {
    { COS5_ENDADDRESSf, 13, 13, SOCF_LE },
    { COS4_ENDADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_5690_A0)
soc_field_info_t soc_XQCOSRANGE7_4r_fields[] = {
    { COS7_ENDADDRESSf, 5, 15, SOCF_LE },
    { COS6_ENDADDRESSf, 5, 10, SOCF_LE },
    { COS5_ENDADDRESSf, 5, 5, SOCF_LE },
    { COS4_ENDADDRESSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XQCOSRANGE7_6r_fields[] = {
    { COS7_ENDADDRESSf, 13, 13, SOCF_LE },
    { COS6_ENDADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_5650_C0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_XQEMPTYr_fields[] = {
    { COS7f, 1, 7, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_XQEMPTY_BCM53314_A0r_fields[] = {
    { COS3f, 1, 3, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQMEMDEBUGr_fields[] = {
    { SAMf, 2, 5, SOCF_LE|SOCF_RES },
    { CT2f, 1, 4, SOCF_RES },
    { CT1f, 1, 3, SOCF_RES },
    { CT0f, 1, 2, SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_XQMEMDEBUG_BCM56514_A0r_fields[] = {
    { CT2f, 1, 6, SOCF_RES },
    { CT1f, 1, 5, SOCF_RES },
    { CT0f, 1, 4, SOCF_RES },
    { SAMf, 2, 2, SOCF_LE|SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_XQPARITYr_fields[] = {
    { BITMAPf, 15, 8, SOCF_LE|SOCF_RO },
    { ERRORSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_XQPARITYERRORPBMr_fields[] = {
    { XQPARITYERRORPBMf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM53314_A0r_fields[] = {
    { XQPARITYERRORPBMf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM56218_A0r_fields[] = {
    { XQPARITYERRORPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM56224_A0r_fields[] = {
    { XQPARITYERRORPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBM_HIr_fields[] = {
    { XQPARITYERRORPBM_HIf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_XQPARITYERRORPTRr_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { XQPARITYERRORTYPEf, 4, 21, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPKTPTRf, 12, 9, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM56224_A0r_fields[] = {
    { XQPARITYERRORTYPEf, 4, 25, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, SOCF_RES },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RES },
    { EHG_RX_MASKf, 1, 2, SOCF_RES },
    { EHG_RX_DATAf, 1, 1, SOCF_RES },
    { EHG_TX_DATAf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_INTR_ENABLEr_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, 0 },
    { XQBOD_RXFIFOf, 1, 3, 0 },
    { EHG_RX_MASKf, 1, 2, 0 },
    { EHG_RX_DATAf, 1, 1, 0 },
    { EHG_TX_DATAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_INTR_STATUSr_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, SOCF_RO },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RO },
    { EHG_RX_MASKf, 1, 2, SOCF_RO },
    { EHG_RX_DATAf, 1, 1, SOCF_RO },
    { EHG_TX_DATAf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_MODE_REGr_fields[] = {
    { XQPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_SPEED_100f, 1, 28, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 24, SOCF_RO },
    { XGXS0_SGMIIf, 1, 20, SOCF_RO },
    { XGXS0_LINK_STATUSf, 1, 16, SOCF_RO },
    { XGXS0_FIBER_TXACTf, 1, 12, SOCF_RO },
    { XGXS0_FIBER_RXACTf, 1, 8, SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 1, 4, SOCF_RO },
    { XGXS0_AUTONEG_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_SPEED16000f, 1, 28, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 24, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 20, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 16, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 8, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 4, SOCF_RO },
    { XGXS0_SPEED1000f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS2_REGr_fields[] = {
    { XGXS0_TICKf, 4, 28, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED25455f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED2500f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED20000f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS2_REG_BCM56334_A0r_fields[] = {
    { XGXS0_TICKf, 1, 28, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED2500f, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_XQREADPOINTERr_fields[] = {
    { COSf, 3, 13, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 13, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_XQREADPOINTER_BCM5695_A0r_fields[] = {
    { COSf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_XQ_CTRLr_fields[] = {
    { AVAIL_RESETf, 10, 8, SOCF_LE },
    { MIN_RESETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_XQ_MEM_FUSEr_fields[] = {
    { DOUTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_XQ_MISCr_fields[] = {
    { EN_XQ_TEST3f, 1, 16, 0 },
    { IPMC_AGED_BLOCKf, 5, 11, SOCF_LE },
    { COUNT_MARGINf, 3, 8, SOCF_LE },
    { EN_XQ_TEST2f, 1, 7, 0 },
    { EN_XQ_TESTf, 1, 6, 0 },
    { TOTAL_MARGINf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_XQ_MISC_BCM56601_B0r_fields[] = {
    { EN_IPMC_AGE_OUTf, 1, 17, 0 },
    { EN_XQ_TEST3f, 1, 16, 0 },
    { IPMC_AGED_BLOCKf, 5, 11, SOCF_LE },
    { COUNT_MARGINf, 3, 8, SOCF_LE },
    { EN_XQ_TEST2f, 1, 7, 0 },
    { EN_XQ_TESTf, 1, 6, 0 },
    { TOTAL_MARGINf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XRIMDRr_fields[] = {
    { MC_DROPCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_X_CPU_SLOT_COUNTr_fields[] = {
    { BUBBLE_CNTLf, 2, 10, SOCF_LE },
    { COUNT_VALUEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_Y_CPU_SLOT_COUNTr_fields[] = {
    { INSERT_BUBBLE_ENf, 1, 10, 0 },
    { COUNT_VALUEf, 10, 0, SOCF_LE }
};

#endif

/****************************************************************
 * 
 * Memory field declarations
 * 
 ****************************************************************/

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_EVENTm_fields[] = {
    { PARITYf, 1, 38, 0 },
    { ECCf, 6, 32, SOCF_LE },
    { AGER_EVENTf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_FLAGSm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { AGE_FLAGS_QUEUE31f, 2, 62, SOCF_LE },
    { AGE_FLAGS_QUEUE30f, 2, 60, SOCF_LE },
    { AGE_FLAGS_QUEUE29f, 2, 58, SOCF_LE },
    { AGE_FLAGS_QUEUE28f, 2, 56, SOCF_LE },
    { AGE_FLAGS_QUEUE27f, 2, 54, SOCF_LE },
    { AGE_FLAGS_QUEUE26f, 2, 52, SOCF_LE },
    { AGE_FLAGS_QUEUE25f, 2, 50, SOCF_LE },
    { AGE_FLAGS_QUEUE24f, 2, 48, SOCF_LE },
    { AGE_FLAGS_QUEUE23f, 2, 46, SOCF_LE },
    { AGE_FLAGS_QUEUE22f, 2, 44, SOCF_LE },
    { AGE_FLAGS_QUEUE21f, 2, 42, SOCF_LE },
    { AGE_FLAGS_QUEUE20f, 2, 40, SOCF_LE },
    { AGE_FLAGS_QUEUE19f, 2, 38, SOCF_LE },
    { AGE_FLAGS_QUEUE18f, 2, 36, SOCF_LE },
    { AGE_FLAGS_QUEUE17f, 2, 34, SOCF_LE },
    { AGE_FLAGS_QUEUE16f, 2, 32, SOCF_LE },
    { AGE_FLAGS_QUEUE15f, 2, 30, SOCF_LE },
    { AGE_FLAGS_QUEUE14f, 2, 28, SOCF_LE },
    { AGE_FLAGS_QUEUE13f, 2, 26, SOCF_LE },
    { AGE_FLAGS_QUEUE12f, 2, 24, SOCF_LE },
    { AGE_FLAGS_QUEUE11f, 2, 22, SOCF_LE },
    { AGE_FLAGS_QUEUE10f, 2, 20, SOCF_LE },
    { AGE_FLAGS_QUEUE9f, 2, 18, SOCF_LE },
    { AGE_FLAGS_QUEUE8f, 2, 16, SOCF_LE },
    { AGE_FLAGS_QUEUE7f, 2, 14, SOCF_LE },
    { AGE_FLAGS_QUEUE6f, 2, 12, SOCF_LE },
    { AGE_FLAGS_QUEUE5f, 2, 10, SOCF_LE },
    { AGE_FLAGS_QUEUE4f, 2, 8, SOCF_LE },
    { AGE_FLAGS_QUEUE3f, 2, 6, SOCF_LE },
    { AGE_FLAGS_QUEUE2f, 2, 4, SOCF_LE },
    { AGE_FLAGS_QUEUE1f, 2, 2, SOCF_LE },
    { AGE_FLAGS_QUEUE0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_THRESHOLDm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { AGE_THRESH_QUEUE31f, 4, 124, SOCF_LE },
    { AGE_THRESH_QUEUE30f, 4, 120, SOCF_LE },
    { AGE_THRESH_QUEUE29f, 4, 116, SOCF_LE },
    { AGE_THRESH_QUEUE28f, 4, 112, SOCF_LE },
    { AGE_THRESH_QUEUE27f, 4, 108, SOCF_LE },
    { AGE_THRESH_QUEUE26f, 4, 104, SOCF_LE },
    { AGE_THRESH_QUEUE25f, 4, 100, SOCF_LE },
    { AGE_THRESH_QUEUE24f, 4, 96, SOCF_LE },
    { AGE_THRESH_QUEUE23f, 4, 92, SOCF_LE },
    { AGE_THRESH_QUEUE22f, 4, 88, SOCF_LE },
    { AGE_THRESH_QUEUE21f, 4, 84, SOCF_LE },
    { AGE_THRESH_QUEUE20f, 4, 80, SOCF_LE },
    { AGE_THRESH_QUEUE19f, 4, 76, SOCF_LE },
    { AGE_THRESH_QUEUE18f, 4, 72, SOCF_LE },
    { AGE_THRESH_QUEUE17f, 4, 68, SOCF_LE },
    { AGE_THRESH_QUEUE16f, 4, 64, SOCF_LE },
    { AGE_THRESH_QUEUE15f, 4, 60, SOCF_LE },
    { AGE_THRESH_QUEUE14f, 4, 56, SOCF_LE },
    { AGE_THRESH_QUEUE13f, 4, 52, SOCF_LE },
    { AGE_THRESH_QUEUE12f, 4, 48, SOCF_LE },
    { AGE_THRESH_QUEUE11f, 4, 44, SOCF_LE },
    { AGE_THRESH_QUEUE10f, 4, 40, SOCF_LE },
    { AGE_THRESH_QUEUE9f, 4, 36, SOCF_LE },
    { AGE_THRESH_QUEUE8f, 4, 32, SOCF_LE },
    { AGE_THRESH_QUEUE7f, 4, 28, SOCF_LE },
    { AGE_THRESH_QUEUE6f, 4, 24, SOCF_LE },
    { AGE_THRESH_QUEUE5f, 4, 20, SOCF_LE },
    { AGE_THRESH_QUEUE4f, 4, 16, SOCF_LE },
    { AGE_THRESH_QUEUE3f, 4, 12, SOCF_LE },
    { AGE_THRESH_QUEUE2f, 4, 8, SOCF_LE },
    { AGE_THRESH_QUEUE1f, 4, 4, SOCF_LE },
    { AGE_THRESH_QUEUE0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_TS_0_HIm_fields[] = {
    { PARITYf, 1, 103, 0 },
    { ECCf, 7, 96, SOCF_LE },
    { AGE_QUEUE31f, 6, 90, SOCF_LE },
    { AGE_QUEUE30f, 6, 84, SOCF_LE },
    { AGE_QUEUE29f, 6, 78, SOCF_LE },
    { AGE_QUEUE28f, 6, 72, SOCF_LE },
    { AGE_QUEUE27f, 6, 66, SOCF_LE },
    { AGE_QUEUE26f, 6, 60, SOCF_LE },
    { AGE_QUEUE25f, 6, 54, SOCF_LE },
    { AGE_QUEUE24f, 6, 48, SOCF_LE },
    { AGE_QUEUE23f, 6, 42, SOCF_LE },
    { AGE_QUEUE22f, 6, 36, SOCF_LE },
    { AGE_QUEUE21f, 6, 30, SOCF_LE },
    { AGE_QUEUE20f, 6, 24, SOCF_LE },
    { AGE_QUEUE19f, 6, 18, SOCF_LE },
    { AGE_QUEUE18f, 6, 12, SOCF_LE },
    { AGE_QUEUE17f, 6, 6, SOCF_LE },
    { AGE_QUEUE16f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_TS_0_LOm_fields[] = {
    { PARITYf, 1, 103, 0 },
    { ECCf, 7, 96, SOCF_LE },
    { AGE_QUEUE15f, 6, 90, SOCF_LE },
    { AGE_QUEUE14f, 6, 84, SOCF_LE },
    { AGE_QUEUE13f, 6, 78, SOCF_LE },
    { AGE_QUEUE12f, 6, 72, SOCF_LE },
    { AGE_QUEUE11f, 6, 66, SOCF_LE },
    { AGE_QUEUE10f, 6, 60, SOCF_LE },
    { AGE_QUEUE9f, 6, 54, SOCF_LE },
    { AGE_QUEUE8f, 6, 48, SOCF_LE },
    { AGE_QUEUE7f, 6, 42, SOCF_LE },
    { AGE_QUEUE6f, 6, 36, SOCF_LE },
    { AGE_QUEUE5f, 6, 30, SOCF_LE },
    { AGE_QUEUE4f, 6, 24, SOCF_LE },
    { AGE_QUEUE3f, 6, 18, SOCF_LE },
    { AGE_QUEUE2f, 6, 12, SOCF_LE },
    { AGE_QUEUE1f, 6, 6, SOCF_LE },
    { AGE_QUEUE0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_TS_1_HIm_fields[] = {
    { PARITYf, 1, 103, 0 },
    { ECCf, 7, 96, SOCF_LE },
    { AGE_QUEUE31f, 6, 90, SOCF_LE },
    { AGE_QUEUE30f, 6, 84, SOCF_LE },
    { AGE_QUEUE29f, 6, 78, SOCF_LE },
    { AGE_QUEUE28f, 6, 72, SOCF_LE },
    { AGE_QUEUE27f, 6, 66, SOCF_LE },
    { AGE_QUEUE26f, 6, 60, SOCF_LE },
    { AGE_QUEUE25f, 6, 54, SOCF_LE },
    { AGE_QUEUE24f, 6, 48, SOCF_LE },
    { AGE_QUEUE23f, 6, 42, SOCF_LE },
    { AGE_QUEUE22f, 6, 36, SOCF_LE },
    { AGE_QUEUE21f, 6, 30, SOCF_LE },
    { AGE_QUEUE20f, 6, 24, SOCF_LE },
    { AGE_QUEUE19f, 6, 18, SOCF_LE },
    { AGE_QUEUE18f, 6, 12, SOCF_LE },
    { AGE_QUEUE17f, 6, 6, SOCF_LE },
    { AGE_QUEUE16f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGER_TS_1_LOm_fields[] = {
    { PARITYf, 1, 103, 0 },
    { ECCf, 7, 96, SOCF_LE },
    { AGE_QUEUE15f, 6, 90, SOCF_LE },
    { AGE_QUEUE14f, 6, 84, SOCF_LE },
    { AGE_QUEUE13f, 6, 78, SOCF_LE },
    { AGE_QUEUE12f, 6, 72, SOCF_LE },
    { AGE_QUEUE11f, 6, 66, SOCF_LE },
    { AGE_QUEUE10f, 6, 60, SOCF_LE },
    { AGE_QUEUE9f, 6, 54, SOCF_LE },
    { AGE_QUEUE8f, 6, 48, SOCF_LE },
    { AGE_QUEUE7f, 6, 42, SOCF_LE },
    { AGE_QUEUE6f, 6, 36, SOCF_LE },
    { AGE_QUEUE5f, 6, 30, SOCF_LE },
    { AGE_QUEUE4f, 6, 24, SOCF_LE },
    { AGE_QUEUE3f, 6, 18, SOCF_LE },
    { AGE_QUEUE2f, 6, 12, SOCF_LE },
    { AGE_QUEUE1f, 6, 6, SOCF_LE },
    { AGE_QUEUE0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGING_CTR_MEMm_fields[] = {
    { PARITYf, 1, 32, 0 },
    { AGING_CTRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_AGING_EXP_MEMm_fields[] = {
    { PARITYf, 1, 8, 0 },
    { AGING_CTRf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ALLOCBUFFSCNTm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { ALLOCBUFFCNTf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAPm_fields[] = {
    { BITMAPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56624_A0m_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56800_A0m_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56820_A0m_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ARB_TDM_TABLEm_fields[] = {
    { WRAP_ENf, 1, 5, 0 },
    { PORT_NUMf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_ARB_TDM_TABLE_BCM56634_A0m_fields[] = {
    { WRAP_ENf, 1, 6, 0 },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_BUCKET_0m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { BAA_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_BUCKET_1m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { BAA_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_BUCKET_2m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { BAA_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_BUCKET_3m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { BAA_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_EVENTm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { BAA_CHANGE_SOONf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_A0m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_A1m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_A2m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_A3m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_B0m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_B1m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_B2m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_LEAK_B3m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { BAA_RATE_EXPf, 4, 8, SOCF_LE },
    { BAA_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_STATE_HUNGRYm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { BAA_HUNGRY_FLAGSf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BAA_STATE_STARVINGm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { BAA_SATISFIED_FLAGSf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_CMD_DATA_INm_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_BSAFE_CMD_DATA_OUTm_fields[] = {
    { CMD_DOUTf, 32, 0, SOCF_LE|SOCF_RO }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BUFFER_AGEm_fields[] = {
    { PARITYf, 1, 29, 0 },
    { ECCf, 5, 24, SOCF_LE },
    { BUFFER_AGEf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BUFFER_LISTm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { NEXT_BUFFERf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BURST_SIZE_PER_ESETm_fields[] = {
    { PARITYf, 1, 10, 0 },
    { ECCf, 4, 6, SOCF_LE },
    { BURST_SIZE_ESETf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_BURST_SIZE_PER_NODEm_fields[] = {
    { PARITYf, 1, 10, 0 },
    { ECCf, 4, 6, SOCF_LE },
    { BURST_SIZE_NODEf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C0_CELLm_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C0_CELL_BCM56601_A0m_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C0_CPU_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C0_CPU_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C0_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C0_RQ_BCM56601_A0m_fields[] = {
    { DATAf, 288, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C0_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C0_WQ_BCM56601_A0m_fields[] = {
    { DATAf, 288, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C1_CELLm_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C1_CELL_BCM56601_A0m_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C1_CPU_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C1_CPU_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C1_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C1_RQ_BCM56601_A0m_fields[] = {
    { DATAf, 288, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C1_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_C1_WQ_BCM56601_A0m_fields[] = {
    { DATAf, 288, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C2_CELLm_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C2_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C2_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C3_RQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_C3_WQm_fields[] = {
    { DATAf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CALENDARm_fields[] = {
    { TIMESLOTf, 16, 32, SOCF_LE },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE },
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CALENDAR0m_fields[] = {
    { PARITYf, 1, 54, 0 },
    { ECCf, 6, 48, SOCF_LE },
    { TIMESLOTf, 16, 32, SOCF_LE },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE },
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CALENDAR1m_fields[] = {
    { PARITYf, 1, 54, 0 },
    { ECCf, 6, 48, SOCF_LE },
    { TIMESLOTf, 16, 32, SOCF_LE },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE },
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CBLOCK_MOD_LOOKUPm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { MODf, 4, 6, SOCF_LE },
    { DIVf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CCP_MEMm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { COPY_COUNT_1f, 8, 8, SOCF_LE },
    { COPY_COUNT_0f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_CELL_BUFm_fields[] = {
    { PARITYf, 1, 128, 0 },
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_CHK_MEMm_fields[] = {
    { PARITYf, 1, 11, 0 },
    { ECCf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA0_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA10_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA11_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA12_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA13_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA14_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA15_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA1_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA2_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA3_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA4_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA5_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA6_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA7_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA8_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_DATA9_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CELL_HDR_MEMm_fields[] = {
    { PARITYf, 1, 38, 0 },
    { ECCf, 6, 32, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { DOMAINf, 9, 20, SOCF_LE },
    { COPY_COUNTf, 8, 12, SOCF_LE },
    { SYSTEM_PORTf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CFAP_MEMm_fields[] = {
    { PARITYf, 1, 36, 0 },
    { ECCf, 6, 30, SOCF_LE },
    { PTR_1f, 15, 15, SOCF_LE },
    { PTR_0f, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_MAP_TABLEm_fields[] = {
    { ENf, 1, 11, 0 },
    { INFf, 3, 8, SOCF_LE },
    { MIN_SPf, 1, 7, 0 },
    { MAX_SPf, 1, 6, 0 },
    { MAP_INDEXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_SHAPER_TABLEm_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CHANNEL_WERR_TABLEm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { ECCf, 6, 29, SOCF_LE },
    { SURPLUS_COUNTf, 15, 14, SOCF_LE },
    { WEIGHT_COUNTf, 7, 7, SOCF_LE },
    { WEIGHTf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_COMMAND_MEMORY_BSEm_fields[] = {
    { NEWCMDf, 1, 639, 0 },
    { COMMAND_WORDf, 32, 608, SOCF_LE },
    { TAB_FULLf, 1, 638, 0 },
    { NOT_FOUNDf, 1, 637, 0 },
    { PERRf, 1, 636, 0 },
    { INVALID_ADDRf, 1, 635, 0 },
    { L2_MOD_FIFO_FULLf, 1, 634, 0 },
    { INVALID_CMDf, 1, 633, 0 },
    { STATUS_RSVf, 4, 629, SOCF_LE|SOCF_RES },
    { ENABLE_INTRf, 1, 628, 0 },
    { COMMANDf, 8, 620, SOCF_LE },
    { SUB_CMDf, 4, 616, SOCF_LE },
    { TARGET_TABf, 8, 608, SOCF_LE },
    { ADDRESS_1f, 32, 576, SOCF_LE },
    { ADDRESS_0f, 32, 544, SOCF_LE },
    { DATA16f, 32, 512, SOCF_LE },
    { DATA15f, 32, 480, SOCF_LE },
    { DATA14f, 32, 448, SOCF_LE },
    { DATA13f, 32, 416, SOCF_LE },
    { DATA12f, 32, 384, SOCF_LE },
    { DATA11f, 32, 352, SOCF_LE },
    { DATA10f, 32, 320, SOCF_LE },
    { DATA9f, 32, 288, SOCF_LE },
    { DATA8f, 32, 256, SOCF_LE },
    { DATA7f, 32, 224, SOCF_LE },
    { DATA6f, 32, 192, SOCF_LE },
    { DATA5f, 32, 160, SOCF_LE },
    { DATA4f, 32, 128, SOCF_LE },
    { DATA3f, 32, 96, SOCF_LE },
    { DATA2f, 32, 64, SOCF_LE },
    { DATA1f, 32, 32, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_COMMAND_MEMORY_HSEm_fields[] = {
    { NEWCMDf, 1, 639, 0 },
    { COMMAND_WORDf, 32, 608, SOCF_LE },
    { TAB_FULLf, 1, 638, 0 },
    { NOT_FOUNDf, 1, 637, 0 },
    { PERRf, 1, 636, 0 },
    { INVALID_ADDRf, 1, 635, 0 },
    { L2_MOD_FIFO_FULLf, 1, 634, 0 },
    { INVALID_CMDf, 1, 633, 0 },
    { STATUS_RSVf, 4, 629, SOCF_LE|SOCF_RES },
    { ENABLE_INTRf, 1, 628, 0 },
    { COMMANDf, 8, 620, SOCF_LE },
    { SUB_CMDf, 4, 616, SOCF_LE },
    { TARGET_TABf, 8, 608, SOCF_LE },
    { ADDRESS_1f, 32, 576, SOCF_LE },
    { ADDRESS_0f, 32, 544, SOCF_LE },
    { DATA16f, 32, 512, SOCF_LE },
    { DATA15f, 32, 480, SOCF_LE },
    { DATA14f, 32, 448, SOCF_LE },
    { DATA13f, 32, 416, SOCF_LE },
    { DATA12f, 32, 384, SOCF_LE },
    { DATA11f, 32, 352, SOCF_LE },
    { DATA10f, 32, 320, SOCF_LE },
    { DATA9f, 32, 288, SOCF_LE },
    { DATA8f, 32, 256, SOCF_LE },
    { DATA7f, 32, 224, SOCF_LE },
    { DATA6f, 32, 192, SOCF_LE },
    { DATA5f, 32, 160, SOCF_LE },
    { DATA4f, 32, 128, SOCF_LE },
    { DATA3f, 32, 96, SOCF_LE },
    { DATA2f, 32, 64, SOCF_LE },
    { DATA1f, 32, 32, SOCF_LE },
    { REPLACE_PORT_TGIDf, 6, 34, SOCF_LE },
    { REPLACE_MODULE_IDf, 6, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { EXCL_STATICf, 1, 27, 0 },
    { PPA_MODEf, 3, 24, SOCF_LE },
    { VLAN_IDf, 12, 12, SOCF_LE },
    { MODULE_IDf, 6, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_CPU_COS_MAPm_fields[] = {
    { COSf, 6, 135, SOCF_LE },
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 12, 107, SOCF_LE },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 12, 40, SOCF_LE },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56634_A0m_fields[] = {
    { COSf, 6, 135, SOCF_LE },
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 20, 107, SOCF_LE },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 20, 40, SOCF_LE },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56820_A0m_fields[] = {
    { COSf, 5, 135, SOCF_LE },
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 22, 97, SOCF_LE },
    { REASONS_MASK_LOWf, 22, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 22, 30, SOCF_LE },
    { REASONS_KEY_LOWf, 22, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLYm_fields[] = {
    { COSf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56820_A0m_fields[] = {
    { COSf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLYm_fields[] = {
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 12, 107, SOCF_LE },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 12, 40, SOCF_LE },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56334_A0m_fields[] = {
    { MASKf, 67, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56634_A0m_fields[] = {
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 20, 107, SOCF_LE },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 20, 40, SOCF_LE },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56820_A0m_fields[] = {
    { MASKf, 67, 68, SOCF_LE },
    { REASONS_MASK_HIGHf, 22, 97, SOCF_LE },
    { REASONS_MASK_LOWf, 22, 75, SOCF_LE },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE },
    { MIRR_PKT_MASKf, 1, 72, 0 },
    { INT_PRI_MASKf, 4, 68, SOCF_LE },
    { KEYf, 67, 1, SOCF_LE },
    { REASONS_KEY_HIGHf, 22, 30, SOCF_LE },
    { REASONS_KEY_LOWf, 22, 8, SOCF_LE },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE },
    { MIRR_PKT_KEYf, 1, 5, 0 },
    { INT_PRI_KEYf, 4, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_CPU_TS_MAPm_fields[] = {
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CPU_TS_MAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 6, 0 },
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_TS_MAP_BCM56820_A0m_fields[] = {
    { CPU_QUEUE_IDf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_BRICK_CONFIG_TABLEm_fields[] = {
    { ENABLEf, 1, 54, 0 },
    { SEGMENTf, 5, 49, SOCF_LE },
    { BASE_CNTRIDf, 17, 32, SOCF_LE },
    { PHYSICALf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_CS_EJECTION_MESSAGE_TABLEm_fields[] = {
    { PHYSICALf, 28, 68, SOCF_LE },
    { DUMMYf, 1, 65, 0 },
    { LASTf, 1, 64, 0 },
    { EVENT_VALUEf, 32, 32, SOCF_LE },
    { BYTE_VALUEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_DC_MEMm_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0)
soc_field_info_t soc_DEFIPm_fields[] = {
    { PARITYf, 1, 17, SOCF_SC },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { ECMP_COUNTf, 3, 12, SOCF_LE },
    { NEXT_PTRf, 12, 0, SOCF_LE },
    { L3_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0)
soc_field_info_t soc_DEFIP_ALLm_fields[] = {
    { HIT_BITf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { ECMP_COUNTf, 3, 12, SOCF_LE },
    { NEXT_PTRf, 12, 0, SOCF_LE },
    { L3_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_DEFIP_ALL_BCM5674_A0m_fields[] = {
    { NEXT_PTR_HIf, 1, 18, 0 },
    { L3_INDEX_HIf, 1, 18, 0 },
    { HIT_BITf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { ECMP_COUNTf, 3, 12, SOCF_LE },
    { NEXT_PTRf, 12, 0, SOCF_LE },
    { L3_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_DEFIP_BCM5674_A0m_fields[] = {
    { NEXT_PTR_HIf, 1, 18, 0 },
    { L3_INDEX_HIf, 1, 18, 0 },
    { PARITYf, 1, 17, SOCF_SC },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { ECMP_COUNTf, 3, 12, SOCF_LE },
    { NEXT_PTRf, 12, 0, SOCF_LE },
    { L3_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_DEFIP_ENTRYm_fields[] = {
    { DEFIP_HITf, 1, 20, 0 },
    { PARITYf, 1, 19, 0 },
    { STOPf, 1, 18, 0 },
    { VALIDf, 1, 17, 0 },
    { ECMPf, 1, 16, 0 },
    { ECMP_COUNTf, 5, 11, SOCF_LE },
    { NEXT_PTRf, 16, 0, SOCF_LE },
    { ECMP_PTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_DEFIP_HIm_fields[] = {
    { STOPf, 1, 22, 0 },
    { VALIDf, 1, 21, 0 },
    { NEXT_PTRf, 12, 9, SOCF_LE },
    { L3_INTF_NUMf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_DEFIP_HIT_HIm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_DEFIP_HIT_LOm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_DEFIP_HIT_LO_BCM5695_A0m_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_DEFIP_HI_ALLm_fields[] = {
    { DEFIP_HITf, 1, 23, 0 },
    { STOPf, 1, 22, 0 },
    { VALIDf, 1, 21, 0 },
    { NEXT_PTRf, 12, 9, SOCF_LE },
    { L3_INTF_NUMf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DEFIP_HI_ALL_BCM5665_A0m_fields[] = {
    { DEFIP_HITf, 1, 18, 0 },
    { DEFIP_PARITYf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { NEXT_PTRf, 12, 3, SOCF_LE },
    { COUNTf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DEFIP_HI_BCM5665_A0m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { NEXT_PTRf, 12, 3, SOCF_LE },
    { COUNTf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_DEFIP_HI_BCM5695_A0m_fields[] = {
    { PARITYf, 1, 19, SOCF_RES },
    { STOPf, 1, 18, 0 },
    { VALIDf, 1, 17, 0 },
    { ECMPf, 1, 16, 0 },
    { ECMP_COUNTf, 5, 11, SOCF_LE },
    { NEXT_PTRf, 16, 0, SOCF_LE },
    { ECMP_PTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_DEFIP_LOm_fields[] = {
    { STOPf, 1, 22, 0 },
    { VALIDf, 1, 21, 0 },
    { NEXT_PTRf, 12, 9, SOCF_LE },
    { L3_INTF_NUMf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_DEFIP_LO_ALLm_fields[] = {
    { DEFIP_HITf, 1, 23, 0 },
    { STOPf, 1, 22, 0 },
    { VALIDf, 1, 21, 0 },
    { NEXT_PTRf, 12, 9, SOCF_LE },
    { L3_INTF_NUMf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DEFIP_LO_ALL_BCM5665_A0m_fields[] = {
    { DEFIP_HITf, 1, 18, 0 },
    { DEFIP_PARITYf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { NEXT_PTRf, 12, 3, SOCF_LE },
    { COUNTf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DEFIP_LO_BCM5665_A0m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { STOPf, 1, 16, 0 },
    { VALIDf, 1, 15, 0 },
    { NEXT_PTRf, 12, 3, SOCF_LE },
    { COUNTf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_DISCARD_COUNTER_TABm_fields[] = {
    { DISCARD_STATUS_VECTORf, 266, 64, SOCF_LE },
    { BYTE_COUNTf, 35, 29, SOCF_LE },
    { PKT_COUNTf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_DMT_MEMm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { DOMAIN_NUMBER1f, 9, 9, SOCF_LE },
    { DOMAIN_NUMBER0f, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_DSCPm_fields[] = {
    { CNGf, 1, 9, 0 },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_DSCP_PRIORITY_TABLEm_fields[] = {
    { DROP_PRECEDENCEf, 1, 3, 0 },
    { PRIORITYf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_DSCP_TABLEm_fields[] = {
    { PARITYf, 1, 11, 0 },
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56218_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DSCP_TABLE_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 },
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56504_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 },
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_DT_MEMm_fields[] = {
    { METHODf, 1, 60, 0 },
    { THRESHOLD3f, 15, 45, SOCF_LE },
    { THRESHOLD2f, 15, 30, SOCF_LE },
    { THRESHOLD1f, 15, 15, SOCF_LE },
    { THRESHOLD0f, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_E2E_HOL_STATUSm_fields[] = {
    { COS3OR7_HOL_BITMAPf, 32, 96, SOCF_LE },
    { COS2OR6_HOL_BITMAPf, 32, 64, SOCF_LE },
    { COS1OR5_HOL_BITMAPf, 32, 32, SOCF_LE },
    { COS0OR4_HOL_BITMAPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2E_HOL_STATUS_1m_fields[] = {
    { EVEN_PARITYf, 1, 256, 0 },
    { COS7_HOL_BITMAP_HIf, 32, 224, SOCF_LE },
    { COS7_HOL_BITMAPf, 64, 192, SOCF_LE },
    { COS7_HOL_BITMAP_LOf, 32, 192, SOCF_LE },
    { COS6_HOL_BITMAP_HIf, 32, 160, SOCF_LE },
    { COS6_HOL_BITMAPf, 64, 128, SOCF_LE },
    { COS6_HOL_BITMAP_LOf, 32, 128, SOCF_LE },
    { COS5_HOL_BITMAP_HIf, 32, 96, SOCF_LE },
    { COS5_HOL_BITMAPf, 64, 64, SOCF_LE },
    { COS5_HOL_BITMAP_LOf, 32, 64, SOCF_LE },
    { COS4_HOL_BITMAP_HIf, 32, 32, SOCF_LE },
    { COS4_HOL_BITMAPf, 64, 0, SOCF_LE },
    { COS4_HOL_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_E2E_HOL_STATUS_BCM56504_A0m_fields[] = {
    { COS7_HOL_BITMAPf, 32, 224, SOCF_LE },
    { COS6_HOL_BITMAPf, 32, 192, SOCF_LE },
    { COS5_HOL_BITMAPf, 32, 160, SOCF_LE },
    { COS4_HOL_BITMAPf, 32, 128, SOCF_LE },
    { COS3_HOL_BITMAPf, 32, 96, SOCF_LE },
    { COS2_HOL_BITMAPf, 32, 64, SOCF_LE },
    { COS1_HOL_BITMAPf, 32, 32, SOCF_LE },
    { COS0_HOL_BITMAPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_E2E_HOL_STATUS_BCM56624_A0m_fields[] = {
    { COS7_HOL_BITMAP_HIf, 32, 480, SOCF_LE },
    { COS7_HOL_BITMAPf, 64, 448, SOCF_LE },
    { COS7_HOL_BITMAP_LOf, 32, 448, SOCF_LE },
    { COS6_HOL_BITMAP_HIf, 32, 416, SOCF_LE },
    { COS6_HOL_BITMAPf, 64, 384, SOCF_LE },
    { COS6_HOL_BITMAP_LOf, 32, 384, SOCF_LE },
    { COS5_HOL_BITMAP_HIf, 32, 352, SOCF_LE },
    { COS5_HOL_BITMAPf, 64, 320, SOCF_LE },
    { COS5_HOL_BITMAP_LOf, 32, 320, SOCF_LE },
    { COS4_HOL_BITMAP_HIf, 32, 288, SOCF_LE },
    { COS4_HOL_BITMAPf, 64, 256, SOCF_LE },
    { COS4_HOL_BITMAP_LOf, 32, 256, SOCF_LE },
    { COS3_HOL_BITMAP_HIf, 32, 224, SOCF_LE },
    { COS3_HOL_BITMAPf, 64, 192, SOCF_LE },
    { COS3_HOL_BITMAP_LOf, 32, 192, SOCF_LE },
    { COS2_HOL_BITMAP_HIf, 32, 160, SOCF_LE },
    { COS2_HOL_BITMAPf, 64, 128, SOCF_LE },
    { COS2_HOL_BITMAP_LOf, 32, 128, SOCF_LE },
    { COS1_HOL_BITMAP_HIf, 32, 96, SOCF_LE },
    { COS1_HOL_BITMAPf, 64, 64, SOCF_LE },
    { COS1_HOL_BITMAP_LOf, 32, 64, SOCF_LE },
    { COS0_HOL_BITMAP_HIf, 32, 32, SOCF_LE },
    { COS0_HOL_BITMAPf, 64, 0, SOCF_LE },
    { COS0_HOL_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_E2E_HOL_STATUS_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 256, 0 },
    { COS3_HOL_BITMAP_HIf, 32, 224, SOCF_LE },
    { COS3_HOL_BITMAPf, 64, 192, SOCF_LE },
    { COS3_HOL_BITMAP_LOf, 32, 192, SOCF_LE },
    { COS2_HOL_BITMAP_HIf, 32, 160, SOCF_LE },
    { COS2_HOL_BITMAPf, 64, 128, SOCF_LE },
    { COS2_HOL_BITMAP_LOf, 32, 128, SOCF_LE },
    { COS1_HOL_BITMAP_HIf, 32, 96, SOCF_LE },
    { COS1_HOL_BITMAPf, 64, 64, SOCF_LE },
    { COS1_HOL_BITMAP_LOf, 32, 64, SOCF_LE },
    { COS0_HOL_BITMAP_HIf, 32, 32, SOCF_LE },
    { COS0_HOL_BITMAPf, 64, 0, SOCF_LE },
    { COS0_HOL_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_E2E_HOL_STATUS_BCM56820_A0m_fields[] = {
    { COS7_HOL_BITMAPf, 64, 448, SOCF_LE },
    { COS6_HOL_BITMAPf, 64, 384, SOCF_LE },
    { COS5_HOL_BITMAPf, 64, 320, SOCF_LE },
    { COS4_HOL_BITMAPf, 64, 256, SOCF_LE },
    { COS3_HOL_BITMAPf, 64, 192, SOCF_LE },
    { COS2_HOL_BITMAPf, 64, 128, SOCF_LE },
    { COS1_HOL_BITMAPf, 64, 64, SOCF_LE },
    { COS0_HOL_BITMAPf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ECONTEXT_ALLOCBUFFSCNTm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { ALLOCBUFFSCNTf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ECONTEXT_INFLIGHTBUFFCNTm_fields[] = {
    { PARITYf, 1, 24, 0 },
    { ECCf, 5, 19, SOCF_LE },
    { INFLIGHT_FLAGf, 1, 18, 0 },
    { INFLIGHTBUFFCNTf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ECONTEXT_TAIL_LLAm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { TAIL_LLAf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EDC_LOOKUPm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { QUEUE_NUMBERf, 16, 112, SOCF_LE },
    { EVEN_TAIL_PTRf, 28, 84, SOCF_LE },
    { EVEN_BUFFER_CNTf, 18, 66, SOCF_LE },
    { EVEN_HEAD_PCKT_LENGTHf, 10, 56, SOCF_LE },
    { ODD_TAIL_PTRf, 28, 28, SOCF_LE },
    { ODD_BUFFER_CNTf, 18, 10, SOCF_LE },
    { ODD_HEAD_PCKT_LENGTHf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_COUNTER_TABLEm_fields[] = {
    { COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_COUNTER_TABLE_BCM56624_A0m_fields[] = {
    { BYTE_COUNTERf, 35, 29, SOCF_LE },
    { PACKET_COUNTERf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EFP_COUNTER_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 64, 0 },
    { BYTE_COUNTERf, 35, 29, SOCF_LE },
    { PACKET_COUNTERf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_METER_TABLEm_fields[] = {
    { FP_METER_SPAREf, 2, 62, SOCF_LE },
    { REFRESH_MODEf, 1, 61, 0 },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EFP_METER_TABLE_BCM56624_A0m_fields[] = {
    { FP_METER_SPAREf, 1, 65, 0 },
    { METER_GRANf, 3, 62, SOCF_LE },
    { REFRESH_MODEf, 1, 61, 0 },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EFP_METER_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 67, 0 },
    { EFP_METER_SPAREf, 1, 66, 0 },
    { PKTS_BYTESf, 1, 65, 0 },
    { METER_GRANf, 3, 62, SOCF_LE },
    { REFRESH_MODEf, 1, 61, 0 },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_POLICY_TABLEm_fields[] = {
    { EFP_POLICY_SPAREf, 1, 101, 0 },
    { METER_INDEX_ODDf, 6, 95, SOCF_LE },
    { METER_INDEX_EVENf, 6, 89, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 88, 0 },
    { METER_UPDATE_EVENf, 1, 87, 0 },
    { METER_TEST_ODDf, 1, 86, 0 },
    { METER_TEST_EVENf, 1, 85, 0 },
    { METER_PAIR_MODEf, 3, 82, SOCF_LE },
    { PID_REPLACE_INNER_VIDf, 1, 81, 0 },
    { PID_REPLACE_INNER_PRIf, 1, 80, 0 },
    { PID_REPLACE_OUTER_VIDf, 1, 79, 0 },
    { PID_REPLACE_OUTER_TPIDf, 1, 78, 0 },
    { PID_NEW_INNER_VIDf, 12, 66, SOCF_LE },
    { PID_NEW_INNER_PRIf, 3, 63, SOCF_LE },
    { PID_NEW_OUTER_VIDf, 12, 51, SOCF_LE },
    { PID_TPID_INDEXf, 2, 49, SOCF_LE },
    { RP_DROPf, 2, 47, SOCF_LE },
    { YP_DROPf, 2, 45, SOCF_LE },
    { GP_DROPf, 2, 43, SOCF_LE },
    { RP_NEW_DSCPf, 6, 37, SOCF_LE },
    { RP_DSCPf, 6, 37, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 36, 0 },
    { RP_NEW_DOT1Pf, 3, 33, SOCF_LE },
    { RP_CHANGE_DOT1Pf, 1, 32, 0 },
    { YP_NEW_DSCPf, 6, 26, SOCF_LE },
    { YP_DSCPf, 6, 26, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 25, 0 },
    { YP_NEW_DOT1Pf, 3, 22, SOCF_LE },
    { YP_CHANGE_DOT1Pf, 1, 21, 0 },
    { GP_NEW_DSCPf, 6, 15, SOCF_LE },
    { GP_CHANGE_DSCPf, 1, 14, 0 },
    { GP_NEW_DOT1Pf, 3, 11, SOCF_LE },
    { GP_CHANGE_DOT1Pf, 1, 10, 0 },
    { PID_COUNTER_INDEXf, 9, 1, SOCF_LE },
    { PID_INCR_COUNTERf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EFP_POLICY_TABLE_BCM56624_A0m_fields[] = {
    { RESERVEDf, 3, 127, SOCF_LE|SOCF_RES },
    { METER_INDEX_ODDf, 7, 120, SOCF_LE },
    { METER_INDEX_EVENf, 7, 113, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 112, 0 },
    { METER_UPDATE_EVENf, 1, 111, 0 },
    { METER_TEST_ODDf, 1, 110, 0 },
    { METER_TEST_EVENf, 1, 109, 0 },
    { METER_PAIR_MODEf, 3, 106, SOCF_LE },
    { PID_COUNTER_INDEXf, 9, 97, SOCF_LE },
    { PID_COUNTER_MODEf, 3, 94, SOCF_LE },
    { PID_IPFIX_ACTIONSf, 2, 92, SOCF_LE },
    { PID_REPLACE_INNER_VIDf, 1, 91, 0 },
    { PID_NEW_INNER_VIDf, 12, 79, SOCF_LE },
    { PID_REPLACE_OUTER_VIDf, 1, 78, 0 },
    { PID_NEW_OUTER_VIDf, 12, 66, SOCF_LE },
    { PID_REPLACE_OUTER_TPIDf, 1, 65, 0 },
    { PID_OUTER_TPID_INDEXf, 2, 63, SOCF_LE },
    { R_DROPf, 2, 61, SOCF_LE },
    { Y_DROPf, 2, 59, SOCF_LE },
    { G_DROPf, 2, 57, SOCF_LE },
    { R_CHANGE_DSCPf, 1, 56, 0 },
    { R_NEW_DSCPf, 6, 50, SOCF_LE },
    { Y_CHANGE_DSCPf, 1, 49, 0 },
    { Y_NEW_DSCPf, 6, 43, SOCF_LE },
    { G_CHANGE_DSCPf, 1, 42, 0 },
    { G_NEW_DSCPf, 6, 36, SOCF_LE },
    { R_REPLACE_INNER_PRIf, 1, 35, 0 },
    { R_NEW_INNER_PRIf, 3, 32, SOCF_LE },
    { Y_REPLACE_INNER_PRIf, 1, 31, 0 },
    { Y_NEW_INNER_PRIf, 3, 28, SOCF_LE },
    { G_REPLACE_INNER_PRIf, 1, 27, 0 },
    { G_NEW_INNER_PRIf, 3, 24, SOCF_LE },
    { R_CHANGE_DOT1Pf, 1, 23, 0 },
    { R_NEW_DOT1Pf, 3, 20, SOCF_LE },
    { Y_CHANGE_DOT1Pf, 1, 19, 0 },
    { Y_NEW_DOT1Pf, 3, 16, SOCF_LE },
    { G_CHANGE_DOT1Pf, 1, 15, 0 },
    { G_NEW_DOT1Pf, 3, 12, SOCF_LE },
    { R_CHANGE_INNER_CFIf, 1, 11, 0 },
    { R_NEW_INNER_CFIf, 1, 10, 0 },
    { Y_CHANGE_INNER_CFIf, 1, 9, 0 },
    { Y_NEW_INNER_CFIf, 1, 8, 0 },
    { G_CHANGE_INNER_CFIf, 1, 7, 0 },
    { G_NEW_INNER_CFIf, 1, 6, 0 },
    { R_CHANGE_OUTER_CFIf, 1, 5, 0 },
    { R_NEW_OUTER_CFIf, 1, 4, 0 },
    { Y_CHANGE_OUTER_CFIf, 1, 3, 0 },
    { Y_NEW_OUTER_CFIf, 1, 2, 0 },
    { G_CHANGE_OUTER_CFIf, 1, 1, 0 },
    { G_NEW_OUTER_CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EFP_POLICY_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 187, 0 },
    { RESERVEDf, 3, 184, SOCF_LE|SOCF_RES },
    { G_PACKET_REDIRECTIONf, 3, 181, SOCF_LE },
    { REDIRECTIONf, 13, 168, SOCF_LE },
    { R_CHANGE_REDIR_INT_PRIf, 1, 167, 0 },
    { R_NEW_REDIR_INT_PRIf, 4, 163, SOCF_LE },
    { Y_CHANGE_REDIR_INT_PRIf, 1, 162, 0 },
    { Y_NEW_REDIR_INT_PRIf, 4, 158, SOCF_LE },
    { G_CHANGE_REDIR_INT_PRIf, 1, 157, 0 },
    { G_NEW_REDIR_INT_PRIf, 4, 153, SOCF_LE },
    { R_REDIR_DROP_PRECEDENCEf, 2, 151, SOCF_LE },
    { Y_REDIR_DROP_PRECEDENCEf, 2, 149, SOCF_LE },
    { G_REDIR_DROP_PRECEDENCEf, 2, 147, SOCF_LE },
    { GREEN_TO_PIDf, 1, 146, 0 },
    { MATCHED_RULEf, 6, 140, SOCF_LE },
    { G_COPY_TO_CPUf, 2, 138, SOCF_LE },
    { Y_COPY_TO_CPUf, 2, 136, SOCF_LE },
    { R_COPY_TO_CPUf, 2, 134, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 133, 0 },
    { NEW_CPU_COSf, 6, 127, SOCF_LE },
    { METER_INDEX_ODDf, 7, 120, SOCF_LE },
    { METER_INDEX_EVENf, 7, 113, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 112, 0 },
    { METER_UPDATE_EVENf, 1, 111, 0 },
    { METER_TEST_ODDf, 1, 110, 0 },
    { METER_TEST_EVENf, 1, 109, 0 },
    { METER_PAIR_MODEf, 3, 106, SOCF_LE },
    { PID_COUNTER_INDEXf, 9, 97, SOCF_LE },
    { PID_COUNTER_MODEf, 3, 94, SOCF_LE },
    { PID_IPFIX_ACTIONSf, 2, 92, SOCF_LE },
    { PID_REPLACE_INNER_VIDf, 1, 91, 0 },
    { PID_NEW_INNER_VIDf, 12, 79, SOCF_LE },
    { PID_REPLACE_OUTER_VIDf, 1, 78, 0 },
    { PID_NEW_OUTER_VIDf, 12, 66, SOCF_LE },
    { PID_REPLACE_OUTER_TPIDf, 1, 65, 0 },
    { PID_OUTER_TPID_INDEXf, 2, 63, SOCF_LE },
    { R_DROPf, 2, 61, SOCF_LE },
    { Y_DROPf, 2, 59, SOCF_LE },
    { G_DROPf, 2, 57, SOCF_LE },
    { R_CHANGE_DSCPf, 1, 56, 0 },
    { R_NEW_DSCPf, 6, 50, SOCF_LE },
    { Y_CHANGE_DSCPf, 1, 49, 0 },
    { Y_NEW_DSCPf, 6, 43, SOCF_LE },
    { G_CHANGE_DSCPf, 1, 42, 0 },
    { G_NEW_DSCPf, 6, 36, SOCF_LE },
    { R_REPLACE_INNER_PRIf, 1, 35, 0 },
    { R_NEW_INNER_PRIf, 3, 32, SOCF_LE },
    { Y_REPLACE_INNER_PRIf, 1, 31, 0 },
    { Y_NEW_INNER_PRIf, 3, 28, SOCF_LE },
    { G_REPLACE_INNER_PRIf, 1, 27, 0 },
    { G_NEW_INNER_PRIf, 3, 24, SOCF_LE },
    { R_CHANGE_DOT1Pf, 1, 23, 0 },
    { R_NEW_DOT1Pf, 3, 20, SOCF_LE },
    { Y_CHANGE_DOT1Pf, 1, 19, 0 },
    { Y_NEW_DOT1Pf, 3, 16, SOCF_LE },
    { G_CHANGE_DOT1Pf, 1, 15, 0 },
    { G_NEW_DOT1Pf, 3, 12, SOCF_LE },
    { R_CHANGE_INNER_CFIf, 1, 11, 0 },
    { R_NEW_INNER_CFIf, 1, 10, 0 },
    { Y_CHANGE_INNER_CFIf, 1, 9, 0 },
    { Y_NEW_INNER_CFIf, 1, 8, 0 },
    { G_CHANGE_INNER_CFIf, 1, 7, 0 },
    { G_NEW_INNER_CFIf, 1, 6, 0 },
    { R_CHANGE_OUTER_CFIf, 1, 5, 0 },
    { R_NEW_OUTER_CFIf, 1, 4, 0 },
    { Y_CHANGE_OUTER_CFIf, 1, 3, 0 },
    { Y_NEW_OUTER_CFIf, 1, 2, 0 },
    { G_CHANGE_OUTER_CFIf, 1, 1, 0 },
    { G_NEW_OUTER_CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_POLICY_TABLE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 129, 0 },
    { RESERVEDf, 5, 124, SOCF_LE|SOCF_RES },
    { METER_INDEX_ODDf, 6, 118, SOCF_LE },
    { METER_INDEX_EVENf, 6, 112, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 111, 0 },
    { METER_UPDATE_EVENf, 1, 110, 0 },
    { METER_TEST_ODDf, 1, 109, 0 },
    { METER_TEST_EVENf, 1, 108, 0 },
    { METER_PAIR_MODEf, 3, 105, SOCF_LE },
    { PID_COUNTER_INDEXf, 8, 97, SOCF_LE },
    { PID_COUNTER_MODEf, 3, 94, SOCF_LE },
    { PID_IPFIX_ACTIONSf, 2, 92, SOCF_LE },
    { PID_REPLACE_INNER_VIDf, 1, 91, 0 },
    { PID_NEW_INNER_VIDf, 12, 79, SOCF_LE },
    { PID_REPLACE_OUTER_VIDf, 1, 78, 0 },
    { PID_NEW_OUTER_VIDf, 12, 66, SOCF_LE },
    { PID_REPLACE_OUTER_TPIDf, 1, 65, 0 },
    { PID_OUTER_TPID_INDEXf, 2, 63, SOCF_LE },
    { R_DROPf, 2, 61, SOCF_LE },
    { Y_DROPf, 2, 59, SOCF_LE },
    { G_DROPf, 2, 57, SOCF_LE },
    { R_CHANGE_DSCPf, 1, 56, 0 },
    { R_NEW_DSCPf, 6, 50, SOCF_LE },
    { Y_CHANGE_DSCPf, 1, 49, 0 },
    { Y_NEW_DSCPf, 6, 43, SOCF_LE },
    { G_CHANGE_DSCPf, 1, 42, 0 },
    { G_NEW_DSCPf, 6, 36, SOCF_LE },
    { R_REPLACE_INNER_PRIf, 1, 35, 0 },
    { R_NEW_INNER_PRIf, 3, 32, SOCF_LE },
    { Y_REPLACE_INNER_PRIf, 1, 31, 0 },
    { Y_NEW_INNER_PRIf, 3, 28, SOCF_LE },
    { G_REPLACE_INNER_PRIf, 1, 27, 0 },
    { G_NEW_INNER_PRIf, 3, 24, SOCF_LE },
    { R_CHANGE_DOT1Pf, 1, 23, 0 },
    { R_NEW_DOT1Pf, 3, 20, SOCF_LE },
    { Y_CHANGE_DOT1Pf, 1, 19, 0 },
    { Y_NEW_DOT1Pf, 3, 16, SOCF_LE },
    { G_CHANGE_DOT1Pf, 1, 15, 0 },
    { G_NEW_DOT1Pf, 3, 12, SOCF_LE },
    { R_CHANGE_INNER_CFIf, 1, 11, 0 },
    { R_NEW_INNER_CFIf, 1, 10, 0 },
    { Y_CHANGE_INNER_CFIf, 1, 9, 0 },
    { Y_NEW_INNER_CFIf, 1, 8, 0 },
    { G_CHANGE_INNER_CFIf, 1, 7, 0 },
    { G_NEW_INNER_CFIf, 1, 6, 0 },
    { R_CHANGE_OUTER_CFIf, 1, 5, 0 },
    { R_NEW_OUTER_CFIf, 1, 4, 0 },
    { Y_CHANGE_OUTER_CFIf, 1, 3, 0 },
    { Y_NEW_OUTER_CFIf, 1, 2, 0 },
    { G_CHANGE_OUTER_CFIf, 1, 1, 0 },
    { G_NEW_OUTER_CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EFP_TCAMm_fields[] = {
    { KEY_MASKf, 184, 186, SOCF_LE },
    { KEYf, 184, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EFP_TCAM_BCM56334_A0m_fields[] = {
    { RSVD_KEY_MASKf, 16, 446, SOCF_LE },
    { KEY_MASKf, 214, 232, SOCF_LE },
    { RSVD_KEYf, 16, 216, SOCF_LE },
    { KEYf, 214, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EFP_TCAM_BCM56624_A0m_fields[] = {
    { KEY_MASKf, 214, 216, SOCF_LE },
    { KEYf, 214, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EFP_TCAM_BCM56820_A0m_fields[] = {
    { KEY_MASKf, 210, 212, SOCF_LE },
    { KEYf, 210, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRESS_ADJACENT_MACm_fields[] = {
    { PARITYf, 1, 48, 0 },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRESS_DSCP_EXPm_fields[] = {
    { EGRESS_DSCPf, 6, 3, SOCF_LE },
    { EGRESS_EXPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGRESS_IPMC_LSm_fields[] = {
    { CRCf, 8, 76, SOCF_LE|SOCF_RO },
    { NEXT_POINTERf, 12, 64, SOCF_LE },
    { LS_VECTORf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGRESS_IPMC_MSm_fields[] = {
    { CRCf, 8, 77, SOCF_LE|SOCF_RO },
    { MULTIPLE_ITERf, 1, 76, 0 },
    { HEAD_POINTERf, 12, 64, SOCF_LE },
    { MS_VECTORf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGRESS_IP_TUNNELm_fields[] = {
    { IPV4_DF_SELf, 2, 73, SOCF_LE },
    { IPV6_DF_SELf, 1, 72, 0 },
    { DSCP_SELf, 2, 70, SOCF_LE },
    { DSCPf, 6, 64, SOCF_LE },
    { SIPf, 32, 32, SOCF_LE },
    { DIPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGRESS_SPVLAN_IDm_fields[] = {
    { PARITYf, 1, 16, SOCF_RO },
    { UPLINK_SELECTf, 1, 15, 0 },
    { PRIORITYf, 3, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_EGRESS_VLAN_STGm_fields[] = {
    { PARITYf, 1, 16, SOCF_RO },
    { STG_VECTORf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_COS_MAPm_fields[] = {
    { REDIRECT_COSf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_DSCP_ECN_MAPm_fields[] = {
    { ECN_MODEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_DSCP_ECN_MAP_BCM56634_A0m_fields[] = {
    { ECN_MODEf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_DSCP_TABLEm_fields[] = {
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_DSCP_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 6, 0 },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EHG_QOS_MAPPING_TABLEm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCPf, 5, 10, SOCF_LE },
    { ECCf, 4, 10, SOCF_LE },
    { DSCPf, 6, 4, SOCF_LE },
    { DATA_FIELDSf, 10, 0, SOCF_LE },
    { VLAN_PRIf, 3, 1, SOCF_LE },
    { VLAN_CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_EM_MTP_INDEXm_fields[] = {
    { MTP_DST_PORTf, 5, 6, SOCF_LE },
    { MTP_DST_MODIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_EM_MTP_INDEX_BCM56218_A0m_fields[] = {
    { MTP_DST_PORTf, 6, 4, SOCF_LE },
    { MTP_DST_MODIDf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_EM_MTP_INDEX_BCM56624_A0m_fields[] = {
    { MTP_DST_PORTf, 6, 7, SOCF_LE },
    { MTP_DST_MODIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_EM_MTP_INDEX_BCM56634_A0m_fields[] = {
    { INSERT_CLASS_TAGf, 1, 13, 0 },
    { MTP_DST_PORTf, 6, 7, SOCF_LE },
    { MTP_DST_MODIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_EM_MTP_INDEX_BCM56800_A0m_fields[] = {
    { MTP_DST_PORTf, 5, 7, SOCF_LE },
    { MTP_DST_MODIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_EM_MTP_INDEX_BCM56820_A0m_fields[] = {
    { MTP_DST_PORTf, 6, 8, SOCF_LE },
    { MTP_DST_MODIDf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_ERSPANm_fields[] = {
    { ERSPAN_ENABLEf, 1, 338, 0 },
    { UNTAG_PAYLOADf, 1, 337, 0 },
    { USE_TAGGED_HEADERf, 1, 336, 0 },
    { HEADER_UNTAGGED_UNUSEDf, 32, 304, SOCF_LE },
    { HEADER_TAGGEDf, 336, 0, SOCF_LE },
    { HEADER_UNTAGGEDf, 304, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_ERSPAN_BCM56634_A0m_fields[] = {
    { ERSPAN_ENABLEf, 1, 338, 0 },
    { UNTAG_PAYLOADf, 1, 337, 0 },
    { USE_TAGGED_HEADERf, 1, 336, 0 },
    { HEADER_UNTAGGED_UNUSEDf, 32, 304, SOCF_LE },
    { HEADER_TAGGEDf, 336, 0, SOCF_LE },
    { HEADER_UNTAGGEDf, 304, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_FRAGMENT_ID_TABLEm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCPf, 6, 16, SOCF_LE },
    { ECCf, 5, 16, SOCF_LE },
    { FRAGMENT_IDf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_DSCP_XLATE_TABLEm_fields[] = {
    { DSCP_KEYf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_EOP_BUFFERm_fields[] = {
    { DEST_TYPEf, 3, 60, SOCF_LE },
    { DESTINATIONf, 13, 47, SOCF_LE },
    { NEW_TTLf, 8, 39, SOCF_LE },
    { FRAGMENTf, 1, 38, 0 },
    { DROP_INDICATORf, 1, 37, 0 },
    { NEW_TCP_FLAGSf, 6, 31, SOCF_LE },
    { IP_PKT_LENGTHf, 16, 15, SOCF_LE },
    { EXPIREf, 1, 14, 0 },
    { FIRST_PACKETf, 1, 13, 0 },
    { SESSION_INDEXf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EOP_BUFFER_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 },
    { DEST_TYPEf, 3, 60, SOCF_LE },
    { DESTINATIONf, 13, 47, SOCF_LE },
    { NEW_TTLf, 8, 39, SOCF_LE },
    { FRAGMENTf, 1, 38, 0 },
    { DROP_INDICATORf, 1, 37, 0 },
    { NEW_TCP_FLAGSf, 6, 31, SOCF_LE },
    { IP_PKT_LENGTHf, 16, 15, SOCF_LE },
    { EXPIREf, 1, 14, 0 },
    { FIRST_PACKETf, 1, 13, 0 },
    { SESSION_INDEXf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFOm_fields[] = {
    { EVEN_PARITYf, 1, 264, 0 },
    { VALIDf, 1, 263, 0 },
    { KEY_TYPEf, 2, 261, SOCF_LE },
    { FIFO_REASON_CODEf, 3, 258, SOCF_LE },
    { DATA_INFOf, 34, 224, SOCF_LE },
    { SESSION_INFOf, 90, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 224, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 6, 128, SOCF_LE },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 128, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_EXPORT_FIFO_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 265, 0 },
    { VALIDf, 1, 264, 0 },
    { KEY_TYPEf, 2, 262, SOCF_LE },
    { FIFO_REASON_CODEf, 3, 259, SOCF_LE },
    { DATA_INFOf, 34, 225, SOCF_LE },
    { IPV6_LOWER_KEYf, 229, 0, SOCF_LE },
    { SESSION_INFOf, 91, 134, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 1, 133, 0 },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 133, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_IPV4_MASK_SET_Am_fields[] = {
    { IPV4_DIP_MASKf, 32, 32, SOCF_LE },
    { IPV4_SIP_MASKf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_IPV6_MASK_SET_Am_fields[] = {
    { IPV6_DIP_MASKf, 128, 128, SOCF_LE },
    { IPV6_SIP_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_PROFILEm_fields[] = {
    { SAMPLING_LIMIT_PROFILEf, 2, 12, SOCF_LE },
    { MAX_IDLE_AGE_PROFILEf, 2, 10, SOCF_LE },
    { MIN_LIVE_TIME_PROFILEf, 2, 8, SOCF_LE },
    { PORT_LIMIT_PROFILEf, 2, 6, SOCF_LE },
    { IP_IPV6_MASK_PROFILEf, 2, 4, SOCF_LE },
    { IP_IPV4_MASK_PROFILEf, 2, 2, SOCF_LE },
    { IP_DSCP_PROFILEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_PROFILE_BCM56634_A0m_fields[] = {
    { SAMPLING_LIMIT_PROFILEf, 2, 14, SOCF_LE },
    { MAX_IDLE_AGE_PROFILEf, 2, 12, SOCF_LE },
    { MAX_LIVE_TIME_PROFILEf, 2, 10, SOCF_LE },
    { MIN_LIVE_TIME_PROFILEf, 2, 8, SOCF_LE },
    { PORT_LIMIT_PROFILEf, 2, 6, SOCF_LE },
    { IP_IPV6_MASK_PROFILEf, 2, 4, SOCF_LE },
    { IP_IPV4_MASK_PROFILEf, 2, 2, SOCF_LE },
    { IP_DSCP_PROFILEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPFIX_SESSION_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 266, 0 },
    { VALIDf, 1, 265, 0 },
    { KEY_TYPEf, 2, 263, SOCF_LE },
    { DATA_INFOf, 34, 229, SOCF_LE },
    { IPV6_LOWER_KEY_UNUSEDf, 7, 224, SOCF_LE },
    { SESSION_INFOf, 95, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 224, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 6, 128, SOCF_LE },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 128, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPFIX_SESSION_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 267, 0 },
    { VALIDf, 1, 266, 0 },
    { KEY_TYPEf, 2, 264, SOCF_LE },
    { DATA_INFOf, 34, 230, SOCF_LE },
    { IPV6_LOWER_KEY_UNUSEDf, 2, 229, SOCF_LE },
    { SESSION_INFOf, 96, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 229, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 1, 133, 0 },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 133, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IPMCm_fields[] = {
    { L3_PAYLOADf, 1, 2, 0 },
    { DONT_PRUNE_VLANf, 1, 1, 0 },
    { REPLICATION_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IPMC_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 2, 0 },
    { L3_PAYLOADf, 1, 1, 0 },
    { DONT_PRUNE_VLANf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_IPMC_BCM56820_A0m_fields[] = {
    { DONT_PRUNE_VLANf, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_EGR_IP_TUNNELm_fields[] = {
    { DSCP_SELf, 2, 129, SOCF_LE },
    { DSCPf, 6, 123, SOCF_LE },
    { TUNNEL_TYPEf, 3, 120, SOCF_LE },
    { DIPf, 32, 88, SOCF_LE },
    { SIPf, 32, 56, SOCF_LE },
    { TTLf, 8, 48, SOCF_LE },
    { DEST_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 202, 0 },
    { IPV4_UNUSED_0f, 9, 193, SOCF_LE },
    { DIPf, 32, 161, SOCF_LE },
    { SIPf, 32, 129, SOCF_LE },
    { DSCP_SELf, 2, 127, SOCF_LE },
    { DSCP_MAPPING_PTRf, 6, 121, SOCF_LE },
    { DSCPf, 6, 121, SOCF_LE },
    { IPV6_DF_SELf, 1, 120, 0 },
    { IPV4_DF_SELf, 2, 118, SOCF_LE },
    { TTLf, 8, 110, SOCF_LE },
    { NEW_PRIf, 3, 107, SOCF_LE },
    { DOT1P_MAPPING_PTRf, 4, 106, SOCF_LE|SOCF_RES },
    { NEW_CFIf, 1, 106, 0 },
    { DOT1P_PRI_SELECTf, 1, 105, SOCF_RES },
    { VLAN_ASSIGN_POLICYf, 1, 104, SOCF_RES },
    { TUNNEL_TPID_INDEXf, 2, 102, SOCF_LE|SOCF_RES },
    { MACSAf, 48, 54, SOCF_LE },
    { DEST_ADDRf, 48, 6, SOCF_LE },
    { TUNNEL_TYPEf, 4, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_BCM56504_B0m_fields[] = {
    { IPV6_DF_SELf, 1, 133, 0 },
    { IPV4_DF_SELf, 2, 131, SOCF_LE },
    { DSCP_SELf, 2, 129, SOCF_LE },
    { DSCPf, 6, 123, SOCF_LE },
    { TUNNEL_TYPEf, 3, 120, SOCF_LE },
    { DIPf, 32, 88, SOCF_LE },
    { SIPf, 32, 56, SOCF_LE },
    { TTLf, 8, 48, SOCF_LE },
    { DEST_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IP_TUNNEL_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 184, 0 },
    { IPV4_UNUSED_2f, 24, 160, SOCF_LE },
    { DIPf, 32, 128, SOCF_LE },
    { SIPf, 32, 96, SOCF_LE },
    { IPV4_UNUSED_1f, 18, 78, SOCF_LE },
    { DSCP_SELf, 2, 76, SOCF_LE },
    { DSCPf, 6, 70, SOCF_LE },
    { IPV6_DF_SELf, 1, 69, 0 },
    { IPV4_DF_SELf, 2, 67, SOCF_LE },
    { TUNNEL_TYPEf, 3, 64, SOCF_LE },
    { TTLf, 8, 56, SOCF_LE },
    { DEST_ADDRf, 48, 8, SOCF_LE },
    { IPV4_UNUSED_0f, 6, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 230, 0 },
    { IPV4_UNUSED_0f, 2, 228, SOCF_LE },
    { CAPWAP_MTU_SELf, 3, 225, SOCF_LE },
    { L4_DEST_PORTf, 16, 209, SOCF_LE },
    { L4_SRC_PORTf, 16, 193, SOCF_LE },
    { DIPf, 32, 161, SOCF_LE },
    { SIPf, 32, 129, SOCF_LE },
    { DSCP_SELf, 2, 127, SOCF_LE },
    { DSCP_MAPPING_PTRf, 6, 121, SOCF_LE },
    { DSCPf, 6, 121, SOCF_LE },
    { IPV6_DF_SELf, 1, 120, 0 },
    { IPV4_DF_SELf, 2, 118, SOCF_LE },
    { TTLf, 8, 110, SOCF_LE },
    { NEW_PRIf, 3, 107, SOCF_LE },
    { DOT1P_MAPPING_PTRf, 4, 106, SOCF_LE },
    { NEW_CFIf, 1, 106, 0 },
    { DOT1P_PRI_SELECTf, 1, 105, 0 },
    { VLAN_ASSIGN_POLICYf, 1, 104, 0 },
    { TUNNEL_TPID_INDEXf, 2, 102, SOCF_LE },
    { MACSAf, 48, 54, SOCF_LE },
    { DEST_ADDRf, 48, 6, SOCF_LE },
    { TUNNEL_TYPEf, 4, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 174, 0 },
    { IPV4_UNUSEDf, 38, 136, SOCF_LE },
    { DIPf, 32, 104, SOCF_LE },
    { SIPf, 32, 72, SOCF_LE },
    { IPV6_DF_SELf, 1, 71, 0 },
    { IPV4_DF_SELf, 2, 69, SOCF_LE },
    { DSCP_SELf, 2, 67, SOCF_LE },
    { DSCPf, 6, 61, SOCF_LE },
    { TTLf, 8, 53, SOCF_LE },
    { TUNNEL_TYPEf, 3, 50, SOCF_LE },
    { DEST_ADDRf, 48, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IP_TUNNEL_IPV6m_fields[] = {
    { EVEN_PARITY_UPPERf, 1, 369, 0 },
    { IPV6_UNUSED_3f, 1, 368, 0 },
    { DIPf, 128, 240, SOCF_LE },
    { TTLf, 8, 232, SOCF_LE },
    { IPV6_UNUSED_2f, 12, 220, SOCF_LE },
    { DSCP_SELf, 2, 218, SOCF_LE },
    { DSCPf, 6, 212, SOCF_LE },
    { FLOW_LABELf, 20, 192, SOCF_LE },
    { IPV6_UNUSED_1f, 2, 190, SOCF_LE },
    { TUNNEL_TYPEf, 3, 187, SOCF_LE },
    { ENTRY_TYPE_COPYf, 2, 185, SOCF_LE },
    { EVEN_PARITY_LOWERf, 1, 184, 0 },
    { SIPf, 128, 56, SOCF_LE },
    { DEST_ADDRf, 48, 8, SOCF_LE },
    { IPV6_UNUSED_0f, 6, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_IPV6_BCM56334_A0m_fields[] = {
    { EVEN_PARITY_UPPERf, 1, 405, 0 },
    { DIPf, 128, 277, SOCF_LE },
    { TTLf, 8, 269, SOCF_LE },
    { DSCP_SELf, 2, 267, SOCF_LE },
    { DSCP_MAPPING_PTRf, 6, 261, SOCF_LE },
    { DSCPf, 6, 261, SOCF_LE },
    { NEW_PRIf, 3, 258, SOCF_LE },
    { DOT1P_MAPPING_PTRf, 4, 257, SOCF_LE|SOCF_RES },
    { NEW_CFIf, 1, 257, 0 },
    { DOT1P_PRI_SELECTf, 1, 256, SOCF_RES },
    { VLAN_ASSIGN_POLICYf, 1, 255, SOCF_RES },
    { TUNNEL_TPID_INDEXf, 2, 253, SOCF_LE|SOCF_RES },
    { MACSAf, 48, 205, SOCF_LE },
    { ENTRY_TYPE_COPYf, 2, 203, SOCF_LE },
    { EVEN_PARITY_LOWERf, 1, 202, 0 },
    { FLOW_LABELf, 20, 182, SOCF_LE },
    { SIPf, 128, 54, SOCF_LE },
    { DEST_ADDRf, 48, 6, SOCF_LE },
    { TUNNEL_TYPEf, 4, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_IPV6_BCM56634_A0m_fields[] = {
    { EVEN_PARITY_UPPERf, 1, 461, 0 },
    { IPV6_UNUSED_1f, 21, 440, SOCF_LE },
    { CAPWAP_MTU_SELf, 3, 437, SOCF_LE },
    { L4_DEST_PORTf, 16, 421, SOCF_LE },
    { L4_SRC_PORTf, 16, 405, SOCF_LE },
    { DIPf, 128, 277, SOCF_LE },
    { TTLf, 8, 269, SOCF_LE },
    { DSCP_SELf, 2, 267, SOCF_LE },
    { DSCP_MAPPING_PTRf, 6, 261, SOCF_LE },
    { DSCPf, 6, 261, SOCF_LE },
    { FLOW_LABELf, 20, 241, SOCF_LE },
    { NEW_PRIf, 3, 238, SOCF_LE },
    { DOT1P_MAPPING_PTRf, 4, 237, SOCF_LE },
    { NEW_CFIf, 1, 237, 0 },
    { DOT1P_PRI_SELECTf, 1, 236, 0 },
    { VLAN_ASSIGN_POLICYf, 1, 235, 0 },
    { TUNNEL_TPID_INDEXf, 2, 233, SOCF_LE },
    { ENTRY_TYPE_COPYf, 2, 231, SOCF_LE },
    { EVEN_PARITY_LOWERf, 1, 230, 0 },
    { SIPf, 128, 102, SOCF_LE },
    { MACSAf, 48, 54, SOCF_LE },
    { DEST_ADDRf, 48, 6, SOCF_LE },
    { TUNNEL_TYPEf, 4, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_IPV6_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 349, 0 },
    { DIPf, 128, 221, SOCF_LE },
    { FLOW_LABELf, 20, 201, SOCF_LE },
    { DEST_ADDR_UPPERf, 24, 177, SOCF_LE },
    { ENTRY_TYPE_COPYf, 2, 175, SOCF_LE },
    { EVEN_PARITY_LOWERf, 1, 174, 0 },
    { IPV6_UNUSEDf, 1, 173, 0 },
    { SIPf, 128, 45, SOCF_LE },
    { DSCP_SELf, 2, 43, SOCF_LE },
    { DSCPf, 6, 37, SOCF_LE },
    { TTLf, 8, 29, SOCF_LE },
    { TUNNEL_TYPEf, 3, 26, SOCF_LE },
    { DEST_ADDR_LOWERf, 24, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_IP_TUNNEL_MPLSm_fields[] = {
    { EVEN_PARITYf, 1, 184, 0 },
    { MPLS_UNUSED_2f, 8, 176, SOCF_LE },
    { MPLS_TTL_3f, 8, 168, SOCF_LE },
    { MPLS_ENTRY_3f, 40, 136, SOCF_LE },
    { MPLS_EXP_3f, 3, 164, SOCF_LE },
    { NEW_PRI_3f, 3, 161, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_3f, 4, 160, SOCF_LE },
    { NEW_CFI_3f, 1, 160, 0 },
    { MPLS_EXP_SELECT_3f, 2, 158, SOCF_LE },
    { MPLS_PUSH_ACTION_3f, 2, 156, SOCF_LE },
    { MPLS_LABEL_3f, 20, 136, SOCF_LE },
    { MPLS_TTL_2f, 8, 128, SOCF_LE },
    { MPLS_ENTRY_2f, 40, 96, SOCF_LE },
    { MPLS_EXP_2f, 3, 124, SOCF_LE },
    { NEW_PRI_2f, 3, 121, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_2f, 4, 120, SOCF_LE },
    { NEW_CFI_2f, 1, 120, 0 },
    { MPLS_EXP_SELECT_2f, 2, 118, SOCF_LE },
    { MPLS_PUSH_ACTION_2f, 2, 116, SOCF_LE },
    { MPLS_LABEL_2f, 20, 96, SOCF_LE },
    { MPLS_UNUSED_1f, 12, 84, SOCF_LE },
    { MPLS_TTL_1f, 8, 76, SOCF_LE },
    { MPLS_ENTRY_1f, 40, 44, SOCF_LE },
    { MPLS_EXP_1f, 3, 72, SOCF_LE },
    { NEW_PRI_1f, 3, 69, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_1f, 4, 68, SOCF_LE },
    { NEW_CFI_1f, 1, 68, 0 },
    { MPLS_EXP_SELECT_1f, 2, 66, SOCF_LE },
    { MPLS_PUSH_ACTION_1f, 2, 64, SOCF_LE },
    { MPLS_LABEL_1f, 20, 44, SOCF_LE },
    { MPLS_TTL_0f, 8, 36, SOCF_LE },
    { MPLS_ENTRY_0f, 40, 4, SOCF_LE },
    { MPLS_EXP_0f, 3, 32, SOCF_LE },
    { NEW_PRI_0f, 3, 29, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_0f, 4, 28, SOCF_LE },
    { NEW_CFI_0f, 1, 28, 0 },
    { MPLS_EXP_SELECT_0f, 2, 26, SOCF_LE },
    { MPLS_PUSH_ACTION_0f, 2, 24, SOCF_LE },
    { MPLS_LABEL_0f, 20, 4, SOCF_LE },
    { MPLS_UNUSED_0f, 2, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_MPLS_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 202, 0 },
    { MPLS_UNUSED_2f, 26, 176, SOCF_LE },
    { MPLS_TTL_3f, 8, 168, SOCF_LE },
    { MPLS_ENTRY_3f, 40, 136, SOCF_LE },
    { MPLS_EXP_3f, 3, 164, SOCF_LE },
    { NEW_PRI_3f, 3, 161, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_3f, 4, 160, SOCF_LE },
    { NEW_CFI_3f, 1, 160, 0 },
    { MPLS_EXP_SELECT_3f, 2, 158, SOCF_LE },
    { MPLS_PUSH_ACTION_3f, 2, 156, SOCF_LE },
    { MPLS_LABEL_3f, 20, 136, SOCF_LE },
    { MPLS_TTL_2f, 8, 128, SOCF_LE },
    { MPLS_ENTRY_2f, 40, 96, SOCF_LE },
    { MPLS_EXP_2f, 3, 124, SOCF_LE },
    { NEW_PRI_2f, 3, 121, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_2f, 4, 120, SOCF_LE },
    { NEW_CFI_2f, 1, 120, 0 },
    { MPLS_EXP_SELECT_2f, 2, 118, SOCF_LE },
    { MPLS_PUSH_ACTION_2f, 2, 116, SOCF_LE },
    { MPLS_LABEL_2f, 20, 96, SOCF_LE },
    { MPLS_UNUSED_1f, 12, 84, SOCF_LE },
    { MPLS_TTL_1f, 8, 76, SOCF_LE },
    { MPLS_ENTRY_1f, 40, 44, SOCF_LE },
    { MPLS_EXP_1f, 3, 72, SOCF_LE },
    { NEW_PRI_1f, 3, 69, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_1f, 4, 68, SOCF_LE },
    { NEW_CFI_1f, 1, 68, 0 },
    { MPLS_EXP_SELECT_1f, 2, 66, SOCF_LE },
    { MPLS_PUSH_ACTION_1f, 2, 64, SOCF_LE },
    { MPLS_LABEL_1f, 20, 44, SOCF_LE },
    { MPLS_TTL_0f, 8, 36, SOCF_LE },
    { MPLS_ENTRY_0f, 40, 4, SOCF_LE },
    { MPLS_EXP_0f, 3, 32, SOCF_LE },
    { NEW_PRI_0f, 3, 29, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_0f, 4, 28, SOCF_LE },
    { NEW_CFI_0f, 1, 28, 0 },
    { MPLS_EXP_SELECT_0f, 2, 26, SOCF_LE },
    { MPLS_PUSH_ACTION_0f, 2, 24, SOCF_LE },
    { MPLS_LABEL_0f, 20, 4, SOCF_LE },
    { MPLS_UNUSED_0f, 2, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_IP_TUNNEL_MPLS_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 230, 0 },
    { MPLS_UNUSED_2f, 54, 176, SOCF_LE },
    { MPLS_TTL_3f, 8, 168, SOCF_LE },
    { MPLS_ENTRY_3f, 40, 136, SOCF_LE },
    { MPLS_EXP_3f, 3, 164, SOCF_LE },
    { NEW_PRI_3f, 3, 161, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_3f, 4, 160, SOCF_LE },
    { NEW_CFI_3f, 1, 160, 0 },
    { MPLS_EXP_SELECT_3f, 2, 158, SOCF_LE },
    { MPLS_PUSH_ACTION_3f, 2, 156, SOCF_LE },
    { MPLS_LABEL_3f, 20, 136, SOCF_LE },
    { MPLS_TTL_2f, 8, 128, SOCF_LE },
    { MPLS_ENTRY_2f, 40, 96, SOCF_LE },
    { MPLS_EXP_2f, 3, 124, SOCF_LE },
    { NEW_PRI_2f, 3, 121, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_2f, 4, 120, SOCF_LE },
    { NEW_CFI_2f, 1, 120, 0 },
    { MPLS_EXP_SELECT_2f, 2, 118, SOCF_LE },
    { MPLS_PUSH_ACTION_2f, 2, 116, SOCF_LE },
    { MPLS_LABEL_2f, 20, 96, SOCF_LE },
    { MPLS_UNUSED_1f, 12, 84, SOCF_LE },
    { MPLS_TTL_1f, 8, 76, SOCF_LE },
    { MPLS_ENTRY_1f, 40, 44, SOCF_LE },
    { MPLS_EXP_1f, 3, 72, SOCF_LE },
    { NEW_PRI_1f, 3, 69, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_1f, 4, 68, SOCF_LE },
    { NEW_CFI_1f, 1, 68, 0 },
    { MPLS_EXP_SELECT_1f, 2, 66, SOCF_LE },
    { MPLS_PUSH_ACTION_1f, 2, 64, SOCF_LE },
    { MPLS_LABEL_1f, 20, 44, SOCF_LE },
    { MPLS_TTL_0f, 8, 36, SOCF_LE },
    { MPLS_ENTRY_0f, 40, 4, SOCF_LE },
    { MPLS_EXP_0f, 3, 32, SOCF_LE },
    { NEW_PRI_0f, 3, 29, SOCF_LE },
    { MPLS_EXP_MAPPING_PTR_0f, 4, 28, SOCF_LE },
    { NEW_CFI_0f, 1, 28, 0 },
    { MPLS_EXP_SELECT_0f, 2, 26, SOCF_LE },
    { MPLS_PUSH_ACTION_0f, 2, 24, SOCF_LE },
    { MPLS_LABEL_0f, 20, 4, SOCF_LE },
    { MPLS_UNUSED_0f, 2, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_L3_INTFm_fields[] = {
    { MAC_ADDRESSf, 48, 28, SOCF_LE },
    { TTL_THRESHOLDf, 8, 20, SOCF_LE },
    { VIDf, 12, 8, SOCF_LE },
    { L2_SWITCHf, 1, 7, 0 },
    { TUNNEL_INDEXf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM53314_A0m_fields[] = {
    { TTL_THRESHOLDf, 8, 64, SOCF_LE },
    { MAC_ADDRESSf, 48, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { L2_SWITCHf, 1, 3, 0 },
    { TUNNEL_INDEXf, 3, 0, SOCF_LE|SOCF_SC }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM56218_A0m_fields[] = {
    { MAC_ADDRESSf, 48, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { L2_SWITCHf, 1, 3, 0 },
    { TUNNEL_INDEXf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_L3_INTF_BCM56224_A0m_fields[] = {
    { PARITYf, 1, 72, 0 },
    { TTL_THRESHOLDf, 8, 64, SOCF_LE },
    { MAC_ADDRESSf, 48, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { L2_SWITCHf, 1, 3, 0 },
    { TUNNEL_INDEXf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 94, 0 },
    { IVIDf, 12, 82, SOCF_LE },
    { IVID_VALIDf, 1, 81, 0 },
    { MAC_ADDRESSf, 48, 33, SOCF_LE },
    { TTL_THRESHOLDf, 8, 25, SOCF_LE },
    { VIDf, 12, 13, SOCF_LE },
    { OVIDf, 12, 13, SOCF_LE },
    { L2_SWITCHf, 1, 12, 0 },
    { RESERVEDf, 1, 11, SOCF_RES },
    { TUNNEL_INDEXf, 9, 2, SOCF_LE },
    { MPLS_TUNNEL_INDEXf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 94, 0 },
    { IVIDf, 12, 82, SOCF_LE },
    { IVID_VALIDf, 1, 81, 0 },
    { MAC_ADDRESSf, 48, 33, SOCF_LE },
    { TTL_THRESHOLDf, 8, 25, SOCF_LE },
    { VIDf, 12, 13, SOCF_LE },
    { OVIDf, 12, 13, SOCF_LE },
    { L2_SWITCHf, 1, 12, 0 },
    { TUNNEL_INDEXf, 10, 2, SOCF_LE },
    { MPLS_TUNNEL_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 76, 0 },
    { MAC_ADDRESSf, 48, 28, SOCF_LE },
    { TTL_THRESHOLDf, 8, 20, SOCF_LE },
    { VIDf, 12, 8, SOCF_LE },
    { L2_SWITCHf, 1, 7, 0 },
    { TUNNEL_INDEXf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_L3_INTF_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 91, 0 },
    { IVIDf, 12, 79, SOCF_LE },
    { IVID_VALIDf, 1, 78, 0 },
    { MAC_ADDRESSf, 48, 30, SOCF_LE },
    { TTL_THRESHOLDf, 8, 22, SOCF_LE },
    { VIDf, 12, 10, SOCF_LE },
    { OVIDf, 12, 10, SOCF_LE },
    { L2_SWITCHf, 1, 9, 0 },
    { TUNNEL_INDEXf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOPm_fields[] = {
    { MAC_ADDRESSf, 48, 12, SOCF_LE },
    { INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_BCM56224_A0m_fields[] = {
    { PARITYf, 1, 60, 0 },
    { MAC_ADDRESSf, 48, 12, SOCF_LE },
    { INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 | SOCF_GLOBAL },
    { MIM__RESERVED_2f, 5, 81, SOCF_LE|SOCF_RES },
    { SD_TAG__RESERVED_3f, 6, 80, SOCF_LE|SOCF_RES },
    { MPLS__RESERVED_2f, 12, 74, SOCF_LE|SOCF_RES },
    { L3__RESERVEDf, 19, 67, SOCF_LE|SOCF_RES },
    { DUMMYf, 23, 63, SOCF_LE },
    { MIM__ADD_ISID_TO_MACDAf, 1, 80, 0 },
    { SD_TAG__NEW_PRIf, 3, 77, SOCF_LE },
    { MIM__NEW_PRIf, 3, 77, SOCF_LE },
    { SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf, 4, 76, SOCF_LE },
    { MIM__DOT1P_MAPPING_PTRf, 4, 76, SOCF_LE },
    { SD_TAG__NEW_CFIf, 1, 76, 0 },
    { MIM__NEW_CFIf, 1, 76, 0 },
    { SD_TAG__SD_TAG_DOT1P_PRI_SELECTf, 1, 75, 0 },
    { MIM__DOT1P_PRI_SELECTf, 1, 75, 0 },
    { SD_TAG__RESERVED_2f, 1, 74, SOCF_RES },
    { MIM__ISID_LOOKUP_TYPEf, 1, 74, 0 },
    { SD_TAG__BC_DROPf, 1, 73, 0 },
    { MPLS__BC_DROPf, 1, 73, 0 },
    { MIM__BC_DROPf, 1, 73, 0 },
    { SD_TAG__UUC_DROPf, 1, 72, 0 },
    { MPLS__UUC_DROPf, 1, 72, 0 },
    { MIM__UUC_DROPf, 1, 72, 0 },
    { SD_TAG__UMC_DROPf, 1, 71, 0 },
    { MPLS__UMC_DROPf, 1, 71, 0 },
    { MIM__UMC_DROPf, 1, 71, 0 },
    { SD_TAG__RESERVED_1f, 4, 67, SOCF_LE|SOCF_RES },
    { MPLS__RESERVED_1f, 4, 67, SOCF_LE|SOCF_RES },
    { MIM__RESERVED_1f, 4, 67, SOCF_LE|SOCF_RES },
    { L3__L3_UC_VLAN_DISABLEf, 1, 66, 0 },
    { SD_TAG_TPID_INDEXf, 2, 65, SOCF_LE },
    { SD_TAG__SD_TAG_TPID_INDEXf, 2, 65, SOCF_LE },
    { MPLS__MAC_DA_PROFILE_INDEXf, 7, 60, SOCF_LE },
    { MIM__MAC_DA_PROFILE_INDEXf, 7, 60, SOCF_LE },
    { MAC_DA_PROFILE_INDEXf, 7, 60, SOCF_LE },
    { L3__L3_UC_TTL_DISABLEf, 1, 65, 0 },
    { L3__L3_UC_DA_DISABLEf, 1, 64, 0 },
    { SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 63, SOCF_LE },
    { SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 63, SOCF_LE },
    { L3__L3_UC_SA_DISABLEf, 1, 63, 0 },
    { SD_TAG_ACTION_IF_PRESENTf, 3, 60, SOCF_LE },
    { SD_TAG__SD_TAG_ACTION_IF_PRESENTf, 3, 60, SOCF_LE },
    { MAC_ADDRESSf, 48, 15, SOCF_LE },
    { L3__MAC_ADDRESSf, 48, 15, SOCF_LE },
    { MIM__BVID_VALIDf, 1, 59, 0 },
    { SD_TAG__RESERVEDf, 13, 47, SOCF_LE|SOCF_RES },
    { VC_AND_SWAP_INDEXf, 12, 47, SOCF_LE },
    { MPLS__VC_AND_SWAP_INDEXf, 12, 47, SOCF_LE },
    { MIM__BVIDf, 12, 47, SOCF_LE },
    { PW_INIT_NUMf, 11, 47, SOCF_LE },
    { MPLS__PW_INIT_NUMf, 11, 47, SOCF_LE },
    { SD_TAG__HG_L3_OVERRIDEf, 1, 46, 0 },
    { MPLS__HG_L3_OVERRIDEf, 1, 46, 0 },
    { MIM__HG_L3_OVERRIDEf, 1, 46, 0 },
    { HG_L3_OVERRIDEf, 1, 46, 0 },
    { SD_TAG__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { MPLS__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { MIM__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { SD_TAG__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { MPLS__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { MIM__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { SD_TAG__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { MPLS__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { MIM__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { SD_TAG__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { MPLS__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { MIM__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { SD_TAG__HG_HDR_SELf, 1, 30, 0 },
    { MPLS__HG_HDR_SELf, 1, 30, 0 },
    { MIM__HG_HDR_SELf, 1, 30, 0 },
    { HG_HDR_SELf, 1, 30, 0 },
    { SD_TAG__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { MPLS__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { MIM__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { HG_MODIFY_ENABLEf, 1, 29, 0 },
    { SD_TAG__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { MPLS__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { MIM__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { SD_TAG__DVPf, 13, 15, SOCF_LE },
    { MPLS__DVPf, 13, 15, SOCF_LE },
    { MIM__DVPf, 13, 15, SOCF_LE },
    { DVPf, 13, 15, SOCF_LE },
    { L3__IVIDf, 12, 15, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { SD_TAG_VIDf, 12, 3, SOCF_LE },
    { SD_TAG__SD_TAG_VIDf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { MPLS__INTF_NUMf, 12, 3, SOCF_LE },
    { MIM__INTF_NUMf, 12, 3, SOCF_LE },
    { L3__OVIDf, 12, 3, SOCF_LE },
    { L3__INTF_NUMf, 12, 3, SOCF_LE },
    { INTF_NUMf, 12, 3, SOCF_LE },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { ENTRY_TYPEf, 2, 68, SOCF_LE },
    { DUMMYf, 8, 60, SOCF_LE },
    { MAC_DA_PROFILE_INDEXf, 11, 57, SOCF_LE },
    { SD_TAG_TPID_INDEXf, 2, 61, SOCF_LE },
    { SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 59, SOCF_LE },
    { MAC_ADDRESSf, 48, 12, SOCF_LE },
    { SD_TAG_ACTION_IF_PRESENTf, 2, 57, SOCF_LE },
    { VC_AND_SWAP_INDEXf, 13, 44, SOCF_LE },
    { PW_INIT_NUMf, 12, 44, SOCF_LE },
    { HG_L3_OVERRIDEf, 1, 43, 0 },
    { HG_LEARN_OVERRIDEf, 1, 42, 0 },
    { HG_ADD_SYS_RSVD_VIDf, 1, 41, 0 },
    { HG_MC_DST_PORT_NUMf, 6, 35, SOCF_LE },
    { HG_MC_DST_MODIDf, 7, 28, SOCF_LE },
    { HG_HDR_SELf, 1, 27, 0 },
    { HG_MODIFY_ENABLEf, 1, 26, 0 },
    { DVP_IS_NETWORK_PORTf, 1, 25, 0 },
    { DVPf, 13, 12, SOCF_LE },
    { IVIDf, 12, 12, SOCF_LE },
    { SD_TAG_VIDf, 12, 0, SOCF_LE },
    { OVIDf, 12, 0, SOCF_LE },
    { INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 99, 0 | SOCF_GLOBAL },
    { WLAN__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { SD_TAG__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { PROXY__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { MPLS__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { MIM__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { L3__VINTF_CTR_IDXf, 13, 86, SOCF_LE },
    { MIM__RESERVED_3f, 5, 81, SOCF_LE|SOCF_RES },
    { SD_TAG__RESERVED_3f, 6, 80, SOCF_LE|SOCF_RES },
    { WLAN__RESERVEDf, 12, 74, SOCF_LE|SOCF_RES },
    { MPLS__RESERVEDf, 12, 74, SOCF_LE|SOCF_RES },
    { PROXY__RESERVED_2f, 15, 71, SOCF_LE|SOCF_RES },
    { L3__EH_QUEUE_TAGf, 16, 70, SOCF_LE },
    { DUMMYf, 23, 63, SOCF_LE },
    { MIM__ADD_ISID_TO_MACDAf, 1, 80, 0 },
    { SD_TAG__NEW_PRIf, 3, 77, SOCF_LE },
    { MIM__NEW_PRIf, 3, 77, SOCF_LE },
    { SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf, 4, 76, SOCF_LE },
    { MIM__DOT1P_MAPPING_PTRf, 4, 76, SOCF_LE },
    { SD_TAG__NEW_CFIf, 1, 76, 0 },
    { MIM__NEW_CFIf, 1, 76, 0 },
    { SD_TAG__SD_TAG_DOT1P_PRI_SELECTf, 1, 75, 0 },
    { MIM__DOT1P_PRI_SELECTf, 1, 75, 0 },
    { SD_TAG__RESERVED_2f, 1, 74, SOCF_RES },
    { MIM__ISID_LOOKUP_TYPEf, 1, 74, 0 },
    { SD_TAG__BC_DROPf, 1, 73, 0 },
    { MPLS__BC_DROPf, 1, 73, 0 },
    { MIM__BC_DROPf, 1, 73, 0 },
    { WLAN__DVPf, 11, 63, SOCF_LE },
    { SD_TAG__UUC_DROPf, 1, 72, 0 },
    { MPLS__UUC_DROPf, 1, 72, 0 },
    { MIM__UUC_DROPf, 1, 72, 0 },
    { SD_TAG__UMC_DROPf, 1, 71, 0 },
    { MPLS__UMC_DROPf, 1, 71, 0 },
    { MIM__UMC_DROPf, 1, 71, 0 },
    { SD_TAG__RESERVED_1f, 4, 67, SOCF_LE|SOCF_RES },
    { PROXY__MAC_DA_PROFILE_INDEXf, 11, 60, SOCF_LE },
    { MPLS__MAC_DA_PROFILE_INDEXf, 11, 60, SOCF_LE },
    { MIM__MAC_DA_PROFILE_INDEXf, 11, 60, SOCF_LE },
    { MAC_DA_PROFILE_INDEXf, 11, 60, SOCF_LE },
    { L3__EH_TMf, 1, 69, 0 },
    { L3__EH_TAG_TYPEf, 2, 67, SOCF_LE },
    { L3__L3_UC_VLAN_DISABLEf, 1, 66, 0 },
    { SD_TAG_TPID_INDEXf, 2, 65, SOCF_LE },
    { SD_TAG__SD_TAG_TPID_INDEXf, 2, 65, SOCF_LE },
    { L3__L3_UC_TTL_DISABLEf, 1, 65, 0 },
    { L3__L3_UC_DA_DISABLEf, 1, 64, 0 },
    { SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 63, SOCF_LE },
    { SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 63, SOCF_LE },
    { L3__L3_UC_SA_DISABLEf, 1, 63, 0 },
    { SD_TAG_ACTION_IF_PRESENTf, 3, 60, SOCF_LE },
    { SD_TAG__SD_TAG_ACTION_IF_PRESENTf, 3, 60, SOCF_LE },
    { WLAN__MAC_ADDRESSf, 48, 15, SOCF_LE },
    { MAC_ADDRESSf, 48, 15, SOCF_LE },
    { L3__MAC_ADDRESSf, 48, 15, SOCF_LE },
    { MIM__BVID_VALIDf, 1, 59, 0 },
    { VC_AND_SWAP_INDEXf, 13, 47, SOCF_LE },
    { SD_TAG__RESERVEDf, 13, 47, SOCF_LE|SOCF_RES },
    { PROXY__RESERVED_1f, 13, 47, SOCF_LE|SOCF_RES },
    { MPLS__VC_AND_SWAP_INDEXf, 13, 47, SOCF_LE },
    { PW_INIT_NUMf, 12, 47, SOCF_LE },
    { MPLS__PW_INIT_NUMf, 12, 47, SOCF_LE },
    { MIM__BVIDf, 12, 47, SOCF_LE },
    { SD_TAG__HG_L3_OVERRIDEf, 1, 46, 0 },
    { PROXY__HG_L3_OVERRIDEf, 1, 46, 0 },
    { MPLS__HG_L3_OVERRIDEf, 1, 46, 0 },
    { MIM__HG_L3_OVERRIDEf, 1, 46, 0 },
    { HG_L3_OVERRIDEf, 1, 46, 0 },
    { SD_TAG__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { PROXY__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { MPLS__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { MIM__HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { HG_LEARN_OVERRIDEf, 1, 45, 0 },
    { SD_TAG__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { PROXY__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { MPLS__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { MIM__HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { HG_ADD_SYS_RSVD_VIDf, 1, 44, 0 },
    { SD_TAG__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { PROXY__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { MPLS__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { MIM__HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { HG_MC_DST_PORT_NUMf, 6, 38, SOCF_LE },
    { SD_TAG__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { PROXY__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { MPLS__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { MIM__HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { HG_MC_DST_MODIDf, 7, 31, SOCF_LE },
    { SD_TAG__HG_HDR_SELf, 1, 30, 0 },
    { PROXY__HG_HDR_SELf, 1, 30, 0 },
    { MPLS__HG_HDR_SELf, 1, 30, 0 },
    { MIM__HG_HDR_SELf, 1, 30, 0 },
    { HG_HDR_SELf, 1, 30, 0 },
    { WLAN__CAPWAP_WLAN_MC_BITMAPf, 16, 15, SOCF_LE },
    { SD_TAG__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { PROXY__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { MPLS__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { MIM__HG_MODIFY_ENABLEf, 1, 29, 0 },
    { HG_MODIFY_ENABLEf, 1, 29, 0 },
    { SD_TAG__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { MPLS__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { MIM__DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { DVP_IS_NETWORK_PORTf, 1, 28, 0 },
    { PROXY__RESERVEDf, 14, 15, SOCF_LE|SOCF_RES },
    { SD_TAG__DVPf, 13, 15, SOCF_LE },
    { MPLS__DVPf, 13, 15, SOCF_LE },
    { MIM__DVPf, 13, 15, SOCF_LE },
    { DVPf, 13, 15, SOCF_LE },
    { L3__IVIDf, 12, 15, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { WLAN__INTF_NUMf, 12, 3, SOCF_LE },
    { SD_TAG_VIDf, 12, 3, SOCF_LE },
    { SD_TAG__SD_TAG_VIDf, 12, 3, SOCF_LE },
    { PROXY__INTF_NUMf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { MPLS__INTF_NUMf, 12, 3, SOCF_LE },
    { MIM__INTF_NUMf, 12, 3, SOCF_LE },
    { L3__OVIDf, 12, 3, SOCF_LE },
    { L3__INTF_NUMf, 12, 3, SOCF_LE },
    { INTF_NUMf, 12, 3, SOCF_LE },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOP_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 },
    { MAC_ADDRESSf, 48, 12, SOCF_LE },
    { INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_MAC_DA_PROFILEm_fields[] = {
    { MAC_ADDRESSf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MAC_DA_PROFILE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 48, 0 },
    { MAC_ADDRESSf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_EGR_MASKm_fields[] = {
    { EGRESS_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_MASK_BCM53314_A0m_fields[] = {
    { EGRESS_MASK_LOf, 25, 0, SOCF_LE },
    { EGRESS_MASKf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MASK_BCM56218_A0m_fields[] = {
    { EGRESS_MASK_HIf, 22, 32, SOCF_LE },
    { EGRESS_MASKf, 54, 0, SOCF_LE },
    { EGRESS_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0)
soc_field_info_t soc_EGR_MASK_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 30, 0 },
    { EGRESS_MASK_LOf, 30, 0, SOCF_LE },
    { EGRESS_MASKf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_MASK_BCM56504_A0m_fields[] = {
    { EGRESS_MASKf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_MASK_BCM56601_A0m_fields[] = {
    { EGRESS_MASKf, 14, 0, SOCF_LE },
    { BIT_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MASK_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { EGRESS_MASK_HIf, 22, 32, SOCF_LE },
    { EGRESS_MASKf, 54, 0, SOCF_LE },
    { EGRESS_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_EGR_MASK_BCM5665_A0m_fields[] = {
    { EGRESS_MASK_M1f, 25, 32, SOCF_LE },
    { EGRESS_MASK_M0f, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_EGR_MASK_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 4, SOCF_SC },
    { EGRESS_MASKf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_MASK_BCM56800_A0m_fields[] = {
    { EGRESS_MASKf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MASK_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 29, 0 },
    { EGRESS_MASKf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_EGR_MASK_BCM5695_A0m_fields[] = {
    { TGID_HIf, 2, 20, SOCF_LE },
    { TGIDf, 7, 15, SOCF_LE },
    { TGID_LOf, 5, 15, SOCF_LE },
    { Tf, 1, 14, 0 },
    { EGRESS_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_MOD_MAP_TABLEm_fields[] = {
    { MODIDf, 6, 5, SOCF_LE },
    { PORT_OFFSETf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MOD_MAP_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 },
    { MODIDf, 6, 5, SOCF_LE },
    { DATA_FIELDSf, 11, 0, SOCF_LE },
    { PORT_OFFSETf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_MOD_MAP_TABLE_BCM56820_A0m_fields[] = {
    { MODIDf, 7, 6, SOCF_LE },
    { PORT_OFFSETf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_MPLS_EXP_MAPPING_1m_fields[] = {
    { RESERVEDf, 1, 3, SOCF_RES },
    { MPLS_EXPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MPLS_EXP_MAPPING_2m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 },
    { CFIf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE },
    { MPLS_EXPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_MPLS_EXP_MAPPING_1_BCM56334_A0m_fields[] = {
    { CFIf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE },
    { MPLS_EXPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MPLS_EXP_MAPPING_1_BCM56634_A0m_fields[] = {
    { CFIf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE },
    { MPLS_EXPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MPLS_EXP_PRI_MAPPINGm_fields[] = {
    { NEW_CFIf, 1, 3, 0 },
    { NEW_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_MPLS_PRI_MAPPINGm_fields[] = {
    { NEW_CFIf, 1, 3, 0 },
    { NEW_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MPLS_PRI_MAPPING_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 },
    { NEW_CFIf, 1, 3, 0 },
    { NEW_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 61, 0 },
    { SD_TAG_VIDf, 12, 49, SOCF_LE },
    { SD_TAG_TPID_INDEXf, 2, 47, SOCF_LE },
    { SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 45, SOCF_LE },
    { SD_TAG_ACTION_IF_PRESENTf, 2, 43, SOCF_LE },
    { UPDATE_PW_INIT_COUNTERSf, 1, 42, 0 },
    { NEW_PRIf, 3, 39, SOCF_LE },
    { MPLS_EXP_MAPPING_PTRf, 4, 38, SOCF_LE },
    { NEW_CFIf, 1, 38, 0 },
    { MPLS_EXP_SELECTf, 2, 36, SOCF_LE },
    { CW_INSERT_FLAGf, 2, 34, SOCF_LE },
    { MPLS_LABEL_ACTIONf, 3, 31, SOCF_LE },
    { MPLS_TTLf, 8, 23, SOCF_LE },
    { MPLS_EXPf, 3, 20, SOCF_LE },
    { MPLS_LABELf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 },
    { SD_TAG_NEW_PRIf, 3, 63, SOCF_LE },
    { SD_TAG_DOT1P_MAPPING_PTRf, 4, 62, SOCF_LE },
    { SD_TAG_NEW_CFIf, 1, 62, 0 },
    { SD_TAG_DOT1P_PRI_SELECTf, 1, 61, 0 },
    { SD_TAG_VIDf, 12, 49, SOCF_LE },
    { SD_TAG_TPID_INDEXf, 2, 47, SOCF_LE },
    { SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 45, SOCF_LE },
    { SD_TAG_ACTION_IF_PRESENTf, 3, 42, SOCF_LE },
    { UPDATE_PW_INIT_COUNTERSf, 1, 41, 0 },
    { NEW_PRIf, 3, 38, SOCF_LE },
    { MPLS_EXP_MAPPING_PTRf, 4, 37, SOCF_LE },
    { NEW_CFIf, 1, 37, 0 },
    { MPLS_EXP_SELECTf, 2, 35, SOCF_LE },
    { CW_INSERT_FLAGf, 2, 33, SOCF_LE },
    { MPLS_LABEL_ACTIONf, 2, 31, SOCF_LE },
    { MPLS_TTLf, 8, 23, SOCF_LE },
    { MPLS_EXPf, 3, 20, SOCF_LE },
    { MPLS_LABELf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_PBE_DEBUGm_fields[] = {
    { PBE_BUSf, 373, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_PERQ_XMT_COUNTERSm_fields[] = {
    { PACKET_COUNTERf, 26, 32, SOCF_LE },
    { BYTE_COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PERQ_XMT_COUNTERS_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 58, 0 },
    { PACKET_COUNTERf, 26, 32, SOCF_LE },
    { BYTE_COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_PRI_CNG_MAPm_fields[] = {
    { PRIf, 3, 1, SOCF_LE },
    { CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_PRI_CNG_MAP_BCM56624_A0m_fields[] = {
    { PRIf, 3, 1, SOCF_LE },
    { CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PRI_CNG_MAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 },
    { PRIf, 3, 1, SOCF_LE },
    { CFIf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_PW_INIT_COUNTERSm_fields[] = {
    { EVEN_PARITYf, 1, 68, 0 },
    { PACKET_COUNTERf, 32, 36, SOCF_LE },
    { SEQ_NUMf, 16, 36, SOCF_LE },
    { BYTE_COUNTERf, 36, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_PW_INIT_COUNTERS_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 },
    { SEQ_NUMf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VFIm_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 },
    { SERVICE_CTR_IDXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_EGR_VLANm_fields[] = {
    { VALIDf, 1, 67, 0 },
    { PFMf, 2, 65, SOCF_LE },
    { STGf, 8, 57, SOCF_LE },
    { PORT_BITMAPf, 29, 28, SOCF_LE },
    { UT_PORT_BITMAPf, 28, 0, SOCF_LE },
    { UT_BITMAPf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_VLAN_BCM53314_A0m_fields[] = {
    { PARITYf, 1, 59, 0 },
    { OUTER_TPID_INDEXf, 2, 57, SOCF_LE },
    { VALIDf, 1, 56, 0 },
    { STGf, 6, 50, SOCF_LE },
    { PORT_BITMAPf, 25, 25, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 25, 0, SOCF_LE },
    { UT_PORT_BITMAPf, 25, 0, SOCF_LE },
    { UT_BITMAP_LOf, 25, 0, SOCF_LE },
    { UT_BITMAPf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_VLAN_BCM56218_A0m_fields[] = {
    { VALIDf, 1, 61, 0 },
    { STGf, 7, 54, SOCF_LE },
    { UT_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_PORT_BITMAPf, 54, 0, SOCF_LE },
    { UT_BITMAPf, 54, 0, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 32, 0, SOCF_LE },
    { UT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_VLAN_BCM56224_A0m_fields[] = {
    { PARITYf, 1, 71, 0 },
    { OUTER_TPID_INDEXf, 2, 69, SOCF_LE },
    { VALIDf, 1, 68, 0 },
    { STGf, 8, 60, SOCF_LE },
    { PORT_BITMAPf, 30, 30, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { UT_PORT_BITMAPf, 30, 0, SOCF_LE },
    { UT_BITMAP_LOf, 30, 0, SOCF_LE },
    { UT_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_VLAN_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 76, 0 },
    { DOT1P_MAPPING_PTRf, 4, 72, SOCF_LE },
    { REMARK_DOT1Pf, 1, 71, 0 },
    { OUTER_TPID_INDEXf, 2, 69, SOCF_LE },
    { VALIDf, 1, 68, 0 },
    { STGf, 8, 60, SOCF_LE },
    { PORT_BITMAP_LOf, 30, 30, SOCF_LE },
    { PORT_BITMAP_HIf, 30, 30, SOCF_LE },
    { PORT_BITMAPf, 30, 30, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { UT_PORT_BITMAP_HIf, 30, 0, SOCF_LE },
    { UT_PORT_BITMAPf, 30, 0, SOCF_LE },
    { UT_BITMAP_LOf, 30, 0, SOCF_LE },
    { UT_BITMAP_HIf, 30, 0, SOCF_LE },
    { UT_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_EGR_VLAN_BCM56504_B0m_fields[] = {
    { VALIDf, 1, 65, 0 },
    { STGf, 8, 57, SOCF_LE },
    { PORT_BITMAPf, 29, 28, SOCF_LE },
    { UT_PORT_BITMAPf, 28, 0, SOCF_LE },
    { UT_BITMAPf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VLAN_BCM56514_A0m_fields[] = {
    { OUTER_TPID_INDEXf, 2, 67, SOCF_LE },
    { VALIDf, 1, 66, 0 },
    { STGf, 9, 57, SOCF_LE },
    { PORT_BITMAPf, 29, 28, SOCF_LE },
    { UT_PORT_BITMAPf, 28, 0, SOCF_LE },
    { UT_BITMAPf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_VLAN_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 120, 0 },
    { OUTER_TPID_INDEXf, 2, 118, SOCF_LE },
    { VALIDf, 1, 117, 0 },
    { STGf, 9, 108, SOCF_LE },
    { PORT_BITMAP_HIf, 22, 86, SOCF_LE },
    { PORT_BITMAPf, 54, 54, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 54, SOCF_LE },
    { UT_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_PORT_BITMAPf, 54, 0, SOCF_LE },
    { UT_BITMAPf, 54, 0, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 32, 0, SOCF_LE },
    { UT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 137, 0 },
    { DOT1P_MAPPING_PTRf, 4, 133, SOCF_LE },
    { REMARK_DOT1Pf, 1, 132, 0 },
    { SERVICE_CTR_IDXf, 12, 120, SOCF_LE },
    { OUTER_TPID_INDEXf, 2, 118, SOCF_LE },
    { VALIDf, 1, 117, 0 },
    { STGf, 9, 108, SOCF_LE },
    { PORT_BITMAP_HIf, 22, 86, SOCF_LE },
    { PORT_BITMAPf, 54, 54, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 54, SOCF_LE },
    { UT_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_PORT_BITMAPf, 54, 0, SOCF_LE },
    { UT_BITMAPf, 54, 0, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 32, 0, SOCF_LE },
    { UT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 50, 0 },
    { VALIDf, 1, 49, 0 },
    { STGf, 8, 41, SOCF_LE },
    { PORT_BITMAPf, 21, 20, SOCF_LE },
    { UT_PORT_BITMAPf, 20, 0, SOCF_LE },
    { UT_BITMAPf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { OUTER_TPID_INDEXf, 2, 68, SOCF_LE },
    { VALIDf, 1, 67, 0 },
    { STGf, 9, 58, SOCF_LE },
    { PORT_BITMAPf, 29, 29, SOCF_LE },
    { UT_PORT_BITMAPf, 29, 0, SOCF_LE },
    { UT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VLAN_STGm_fields[] = {
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_EGR_VLAN_STG_BCM53314_A0m_fields[] = {
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56218_A0m_fields[] = {
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56224_A0m_fields[] = {
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 108, 0 },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56800_A0m_fields[] = {
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_STG_BCM56820_A0m_fields[] = {
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_VLAN_TAG_ACTION_PROFILEm_fields[] = {
    { SOT_ITAG_ACTIONf, 2, 8, SOCF_LE },
    { SOT_OTAG_ACTIONf, 2, 6, SOCF_LE },
    { DT_PITAG_ACTIONf, 2, 4, SOCF_LE },
    { DT_ITAG_ACTIONf, 2, 2, SOCF_LE },
    { DT_OTAG_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_VLAN_TAG_ACTION_PROFILE_BCM56334_A0m_fields[] = {
    { UT_ITAG_ACTIONf, 2, 22, SOCF_LE },
    { UT_OTAG_ACTIONf, 2, 20, SOCF_LE },
    { SIT_PITAG_ACTIONf, 2, 18, SOCF_LE },
    { SIT_ITAG_ACTIONf, 2, 16, SOCF_LE },
    { SIT_OTAG_ACTIONf, 2, 14, SOCF_LE },
    { SOT_ITAG_ACTIONf, 2, 12, SOCF_LE },
    { SOT_POTAG_ACTIONf, 2, 10, SOCF_LE },
    { SOT_OTAG_ACTIONf, 2, 8, SOCF_LE },
    { DT_PITAG_ACTIONf, 2, 6, SOCF_LE },
    { DT_ITAG_ACTIONf, 2, 4, SOCF_LE },
    { DT_POTAG_ACTIONf, 2, 2, SOCF_LE },
    { DT_OTAG_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_TAG_ACTION_PROFILE_BCM56634_A0m_fields[] = {
    { SOT_ITAG_ACTIONf, 2, 8, SOCF_LE },
    { SOT_OTAG_ACTIONf, 2, 6, SOCF_LE },
    { DT_PITAG_ACTIONf, 2, 4, SOCF_LE },
    { DT_ITAG_ACTIONf, 2, 2, SOCF_LE },
    { DT_OTAG_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_TAG_ACTION_PROFILE_BCM56820_A0m_fields[] = {
    { SOT_ITAG_ACTIONf, 1, 8, 0 },
    { SOT_OTAG_ACTIONf, 2, 6, SOCF_LE },
    { DT_PITAG_ACTIONf, 2, 4, SOCF_LE },
    { DT_ITAG_ACTIONf, 2, 2, SOCF_LE },
    { DT_OTAG_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_EGR_VLAN_XLATEm_fields[] = {
    { PARITYf, 2, 47, SOCF_LE },
    { RESERVEDf, 7, 40, SOCF_LE|SOCF_RES },
    { VLANf, 12, 28, SOCF_LE },
    { NEW_VLAN_IDf, 12, 28, SOCF_LE },
    { RPEf, 1, 27, 0 },
    { PRIf, 3, 24, SOCF_LE },
    { RESERVED_SWf, 6, 18, SOCF_LE|SOCF_RES },
    { MOD_IDf, 6, 18, SOCF_LE|SOCF_SC },
    { PORT_TGIDf, 6, 12, SOCF_LE },
    { SVIDf, 12, 0, SOCF_LE },
    { OLD_VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56224_A0m_fields[] = {
    { RPEf, 1, 52, 0 },
    { PRIf, 3, 49, SOCF_LE },
    { NEW_VLAN_IDf, 12, 37, SOCF_LE },
    { NEW_VIDf, 12, 37, SOCF_LE },
    { RESERVED_MASKf, 1, 36, SOCF_RES },
    { MASKf, 17, 19, SOCF_LE },
    { RESERVED_DATAf, 1, 18, SOCF_RES },
    { PORTf, 5, 13, SOCF_LE },
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { OLD_VLAN_IDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 | SOCF_GLOBAL },
    { RESERVEDf, 6, 80, SOCF_LE|SOCF_RES },
    { MIM_ISID__RESERVEDf, 8, 78, SOCF_LE|SOCF_RES },
    { DATAf, 45, 41, SOCF_LE },
    { MIM_ISID__DATAf, 57, 29, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 74, SOCF_LE },
    { MIM_ISID__SD_TAG_VIDf, 12, 66, SOCF_LE },
    { NEW_IRPEf, 1, 73, 0 },
    { NEW_IPRIf, 3, 70, SOCF_LE },
    { NEW_IVIDf, 12, 58, SOCF_LE },
    { MIM_ISID__SD_TAG_TPID_INDEXf, 2, 64, SOCF_LE },
    { MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 62, SOCF_LE },
    { MIM_ISID__SD_TAG_ACTION_IF_PRESENTf, 3, 59, SOCF_LE },
    { MIM_ISID__NEW_PRIf, 3, 56, SOCF_LE },
    { MIM_ISID__DOT1P_MAPPING_PTRf, 4, 55, SOCF_LE },
    { NEW_OTAG_VPTAG_SELf, 1, 57, 0 },
    { RPEf, 1, 56, 0 },
    { NEW_ORPEf, 1, 56, 0 },
    { NEW_VPTAGf, 16, 41, SOCF_LE },
    { NEW_OTAG_VPTAGf, 16, 41, SOCF_LE },
    { MIM_ISID__NEW_CFIf, 1, 55, 0 },
    { PRIf, 3, 53, SOCF_LE },
    { NEW_OPRIf, 3, 53, SOCF_LE },
    { MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf, 1, 54, 0 },
    { MIM_ISID__ISID_DOT1P_PRI_SELECTf, 1, 53, 0 },
    { NEW_VLAN_IDf, 12, 41, SOCF_LE },
    { NEW_VIDf, 12, 41, SOCF_LE },
    { NEW_OVIDf, 12, 41, SOCF_LE },
    { MIM_ISID__ISIDf, 24, 29, SOCF_LE },
    { IVIDf, 12, 29, SOCF_LE },
    { KEYf, 37, 4, SOCF_LE },
    { DST_PORTf, 6, 23, SOCF_LE },
    { DUMMY_BITSf, 7, 22, SOCF_LE },
    { MIM_ISID__DVPf, 13, 16, SOCF_LE },
    { DVPf, 13, 16, SOCF_LE },
    { MIM_ISID__KEYf, 25, 4, SOCF_LE },
    { DST_MODIDf, 7, 16, SOCF_LE },
    { PORT_GROUP_IDf, 6, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { OVIDf, 12, 4, SOCF_LE },
    { OLD_VLAN_IDf, 12, 4, SOCF_LE },
    { MIM_ISID__VFIf, 12, 4, SOCF_LE },
    { ENTRY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56504_A0m_fields[] = {
    { RPEf, 1, 33, 0 },
    { PRIf, 3, 30, SOCF_LE },
    { NEW_VLAN_IDf, 12, 18, SOCF_LE },
    { NEW_VIDf, 12, 18, SOCF_LE },
    { PORTf, 5, 13, SOCF_LE },
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { OLD_VLAN_IDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { TAG_ACTION_PROFILE_PTRf, 6, 64, SOCF_LE },
    { DATAf, 39, 31, SOCF_LE },
    { NEW_IRPEf, 1, 63, 0 },
    { NEW_IPRIf, 3, 60, SOCF_LE },
    { NEW_IVIDf, 12, 48, SOCF_LE },
    { NEW_OTAG_VPTAG_SELf, 1, 47, 0 },
    { RPEf, 1, 46, 0 },
    { NEW_ORPEf, 1, 46, 0 },
    { NEW_VPTAGf, 16, 31, SOCF_LE },
    { NEW_OTAG_VPTAGf, 16, 31, SOCF_LE },
    { PRIf, 3, 43, SOCF_LE },
    { NEW_OPRIf, 3, 43, SOCF_LE },
    { NEW_VLAN_IDf, 12, 31, SOCF_LE },
    { NEW_VIDf, 12, 31, SOCF_LE },
    { NEW_OVIDf, 12, 31, SOCF_LE },
    { IVIDf, 12, 19, SOCF_LE },
    { KEYf, 30, 1, SOCF_LE },
    { PORT_GROUP_IDf, 6, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { OVIDf, 12, 1, SOCF_LE },
    { OLD_VLAN_IDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 93, 0 | SOCF_GLOBAL },
    { VINTF_CTR_IDXf, 13, 80, SOCF_LE },
    { MIM_ISID__RESERVEDf, 15, 78, SOCF_LE|SOCF_RES },
    { WLAN_SVP__RESERVEDf, 16, 77, SOCF_LE|SOCF_RES },
    { WLAN_SVP__DATAf, 36, 57, SOCF_LE },
    { DATAf, 52, 41, SOCF_LE },
    { MIM_ISID__DATAf, 64, 29, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 74, SOCF_LE },
    { MIM_ISID__SD_TAG_VIDf, 12, 66, SOCF_LE },
    { WLAN_SVP__EXP_TUNNEL_IDf, 9, 68, SOCF_LE },
    { NEW_IRPEf, 1, 73, 0 },
    { NEW_IPRIf, 3, 70, SOCF_LE },
    { NEW_IVIDf, 12, 58, SOCF_LE },
    { WLAN_SVP__SVPf, 11, 57, SOCF_LE },
    { MIM_ISID__SD_TAG_TPID_INDEXf, 2, 64, SOCF_LE },
    { MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf, 2, 62, SOCF_LE },
    { MIM_ISID__SD_TAG_ACTION_IF_PRESENTf, 3, 59, SOCF_LE },
    { MIM_ISID__NEW_PRIf, 3, 56, SOCF_LE },
    { MIM_ISID__DOT1P_MAPPING_PTRf, 4, 55, SOCF_LE },
    { NEW_OTAG_VPTAG_SELf, 1, 57, 0 },
    { RPEf, 1, 56, 0 },
    { NEW_ORPEf, 1, 56, 0 },
    { NEW_VPTAGf, 16, 41, SOCF_LE },
    { NEW_OTAG_VPTAGf, 16, 41, SOCF_LE },
    { WLAN_SVP__BSSIDf, 48, 9, SOCF_LE },
    { WLAN_SVP__KEYf, 53, 4, SOCF_LE },
    { MIM_ISID__NEW_CFIf, 1, 55, 0 },
    { PRIf, 3, 53, SOCF_LE },
    { NEW_OPRIf, 3, 53, SOCF_LE },
    { MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf, 1, 54, 0 },
    { MIM_ISID__ISID_DOT1P_PRI_SELECTf, 1, 53, 0 },
    { NEW_VLAN_IDf, 12, 41, SOCF_LE },
    { NEW_VIDf, 12, 41, SOCF_LE },
    { NEW_OVIDf, 12, 41, SOCF_LE },
    { MIM_ISID__ISIDf, 24, 29, SOCF_LE },
    { IVIDf, 12, 29, SOCF_LE },
    { KEYf, 37, 4, SOCF_LE },
    { DST_PORTf, 6, 23, SOCF_LE },
    { DUMMY_BITSf, 7, 22, SOCF_LE },
    { MIM_ISID__DVPf, 13, 16, SOCF_LE },
    { DVPf, 13, 16, SOCF_LE },
    { MIM_ISID__KEYf, 25, 4, SOCF_LE },
    { TUNNEL_IDf, 10, 16, SOCF_LE },
    { WLAN_SVP__TUNNEL_IDf, 9, 16, SOCF_LE },
    { DST_MODIDf, 7, 16, SOCF_LE },
    { PORT_GROUP_IDf, 6, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { OVIDf, 12, 4, SOCF_LE },
    { OLD_VLAN_IDf, 12, 4, SOCF_LE },
    { MIM_ISID__VFIf, 12, 4, SOCF_LE },
    { WLAN_SVP__RIDf, 5, 4, SOCF_LE },
    { ENTRY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { TAG_ACTION_PROFILE_PTRf, 6, 64, SOCF_LE },
    { NEW_IRPEf, 1, 63, 0 },
    { NEW_IPRIf, 3, 60, SOCF_LE },
    { NEW_IVIDf, 12, 48, SOCF_LE },
    { NEW_OTAG_VPTAG_SELf, 1, 47, 0 },
    { RPEf, 1, 46, 0 },
    { NEW_ORPEf, 1, 46, 0 },
    { NEW_VPTAGf, 16, 31, SOCF_LE },
    { NEW_OTAG_VPTAGf, 16, 31, SOCF_LE },
    { PRIf, 3, 43, SOCF_LE },
    { NEW_OPRIf, 3, 43, SOCF_LE },
    { NEW_VLAN_IDf, 12, 31, SOCF_LE },
    { NEW_VIDf, 12, 31, SOCF_LE },
    { NEW_OVIDf, 12, 31, SOCF_LE },
    { IVIDf, 12, 19, SOCF_LE },
    { PORT_GROUP_IDf, 6, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { OVIDf, 12, 1, SOCF_LE },
    { OLD_VLAN_IDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_DATA_ONLYm_fields[] = {
    { RPEf, 1, 15, 0 },
    { PRIf, 3, 12, SOCF_LE },
    { NEW_VIDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_MASKm_fields[] = {
    { RPEf, 1, 50, 0 },
    { PRIf, 3, 47, SOCF_LE },
    { NEW_VLAN_IDf, 12, 35, SOCF_LE },
    { NEW_VIDf, 12, 35, SOCF_LE },
    { MASKf, 17, 18, SOCF_LE },
    { PORTf, 5, 13, SOCF_LE },
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { OLD_VLAN_IDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_ONLYm_fields[] = {
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_EGR_VLAN_XLATE_ONLY_BCM56224_A0m_fields[] = {
    { RESERVED_MASKf, 1, 36, SOCF_RES },
    { MASKf, 17, 19, SOCF_LE },
    { RESERVED_DATAf, 1, 18, SOCF_RES },
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EGR_VLAN_XLATE_ONLY_BCM56800_A0m_fields[] = {
    { MASKf, 17, 18, SOCF_LE },
    { EGRESS_PORTf, 5, 13, SOCF_LE },
    { VIDf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EGR_WLAN_DVPm_fields[] = {
    { EVEN_PARITYf, 1, 96, 0 },
    { PRUNE_ENABLEf, 1, 95, 0 },
    { TUNNEL_VLAN_IDf, 12, 83, SOCF_LE },
    { TUNNEL_INDEXf, 9, 74, SOCF_LE },
    { CAPWAP_BSSID_ENf, 1, 73, 0 },
    { BSSIDf, 48, 25, SOCF_LE },
    { RIDf, 5, 20, SOCF_LE },
    { SH_PRUNE_ENABLEf, 1, 19, 0 },
    { HA_FA_STATEf, 1, 18, 0 },
    { HG_L3_OVERRIDEf, 1, 17, 0 },
    { HG_LEARN_OVERRIDEf, 1, 16, 0 },
    { HG_ADD_SYS_RSVD_VIDf, 1, 15, 0 },
    { HG_MC_DST_PORT_NUMf, 6, 9, SOCF_LE },
    { HG_MC_DST_MODIDf, 7, 2, SOCF_LE },
    { HG_HDR_SELf, 1, 1, 0 },
    { HG_MODIFY_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FDM_PORT_REGSm_fields[] = {
    { PORT_MASKf, 16, 16, SOCF_LE },
    { PORT_SIDf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FCTm_fields[] = {
    { PARITYf, 1, 38, 0 },
    { ECCf, 6, 32, SOCF_LE },
    { FIFO_CLASSf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FIFO_COUNTm_fields[] = {
    { FIFO_DROP_STATEf, 1, 15, 0 },
    { FIFO_COUNTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FIFO_THRESHm_fields[] = {
    { DYNAMICf, 1, 15, 0 },
    { FIFO_THRESHf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FIFO_THRESH_OFFSET_REDm_fields[] = {
    { FIFO_THRESH_OFFSET_REDf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FIFO_THRESH_OFFSET_YELLOWm_fields[] = {
    { FIFO_THRESH_OFFSET_YELLOWf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_FIFO_THRESH_RESET_OFFSETm_fields[] = {
    { FIFO_THRESH_RESET_OFFSETf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_GMTm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { MVRPf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_MDBm_fields[] = {
    { PARITYf, 1, 38, 0 },
    { ECCf, 6, 32, SOCF_LE },
    { MVR_ENTRYf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_PER_PORT_DROP_COUNT1m_fields[] = {
    { BYTE_DROP_COUNTf, 35, 29, SOCF_LE },
    { PACKET_DROP_COUNTf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_PER_PORT_DROP_COUNT2m_fields[] = {
    { BYTE_DROP_COUNTf, 35, 29, SOCF_LE },
    { PACKET_DROP_COUNTf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EG_FD_SVTm_fields[] = {
    { PARITYf, 1, 140, 0 },
    { ECCf, 8, 132, SOCF_LE },
    { SVT_ENTRYf, 132, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_EM_MTP_INDEXm_fields[] = {
    { MODULE_IDf, 6, 6, SOCF_LE },
    { PORT_TGIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_EM_MTP_INDEX_BCM56218_A0m_fields[] = {
    { MODULE_IDf, 4, 7, SOCF_LE },
    { PORT_TGIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_EM_MTP_INDEX_BCM56624_A0m_fields[] = {
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_EM_MTP_INDEX_BCM56800_A0m_fields[] = {
    { MODULE_IDf, 7, 6, SOCF_LE },
    { PORT_TGIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_EM_MTP_INDEX_BCM56820_A0m_fields[] = {
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 8, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_CLASS_RESOLUTIONm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { VALUE15f, 4, 60, SOCF_LE },
    { VALUE14f, 4, 56, SOCF_LE },
    { VALUE13f, 4, 52, SOCF_LE },
    { VALUE12f, 4, 48, SOCF_LE },
    { VALUE11f, 4, 44, SOCF_LE },
    { VALUE10f, 4, 40, SOCF_LE },
    { VALUE9f, 4, 36, SOCF_LE },
    { VALUE8f, 4, 32, SOCF_LE },
    { VALUE7f, 4, 28, SOCF_LE },
    { VALUE6f, 4, 24, SOCF_LE },
    { VALUE5f, 4, 20, SOCF_LE },
    { VALUE4f, 4, 16, SOCF_LE },
    { VALUE3f, 4, 12, SOCF_LE },
    { VALUE2f, 4, 8, SOCF_LE },
    { VALUE1f, 4, 4, SOCF_LE },
    { VALUE0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_DEST_PORT_MAPm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { QUEUEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_HDR_PARSING_CTRLm_fields[] = {
    { INSERT_2B_EXTENDf, 1, 94, 0 },
    { INSERT_2B_SELf, 2, 92, SOCF_LE },
    { MP_OFFSETf, 8, 84, SOCF_LE },
    { XGS_MP_CLEARf, 1, 83, 0 },
    { XGS_MODEf, 1, 82, 0 },
    { FOUR_BYTE_REMOVE_ENABLEf, 1, 81, 0 },
    { FOUR_BYTE_REMOVE_OFFSETf, 3, 78, SOCF_LE },
    { HDR_REMOVE_LENGTHf, 5, 73, SOCF_LE },
    { Q_WR_LENGTHf, 5, 68, SOCF_LE },
    { Q_WR_OFFSETf, 5, 63, SOCF_LE },
    { EH_LENGTHf, 1, 62, 0 },
    { EH_OFFSETf, 8, 54, SOCF_LE },
    { FCOS_LENGTHf, 3, 51, SOCF_LE },
    { FCOS_OFFSETf, 8, 43, SOCF_LE },
    { OI_INDEX_OFFSETf, 8, 35, SOCF_LE },
    { OI_RD_LENGTHf, 5, 30, SOCF_LE },
    { OI_RD_OFFSETf, 5, 25, SOCF_LE },
    { REQ_OI_SELf, 2, 23, SOCF_LE },
    { REQ_TBL_LKUPf, 1, 22, 0 },
    { LEN_ADJ_ON_SHAPINGf, 1, 21, 0 },
    { LEN_ADJ_LENGTHf, 3, 18, SOCF_LE },
    { LEN_ADJ_OFFSETf, 6, 12, SOCF_LE },
    { MC_CLEARf, 1, 11, 0 },
    { OI_WR_LENGTHf, 5, 6, SOCF_LE },
    { OI_WR_OFFSETf, 5, 1, SOCF_LE },
    { MC_TBL_LKUPf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_LENGTH_ADJ_MAPm_fields[] = {
    { ADJf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_OI2QB_MAPm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { QUEUE_BASEf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_PREDICTIVE_RANGINGm_fields[] = {
    { LO_MASKf, 16, 26, SOCF_LE },
    { HI_DATAf, 16, 10, SOCF_LE },
    { META_SELf, 3, 7, SOCF_LE },
    { RANGEf, 1, 6, 0 },
    { FIELD_OFFSETf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_EP_STATS_CTRLm_fields[] = {
    { PARITYf, 1, 103, 0 },
    { ECCf, 7, 96, SOCF_LE },
    { RSVDf, 3, 93, SOCF_LE },
    { COMBINEf, 1, 92, 0 },
    { STAT1_PER_FRAME_ADJf, 1, 91, 0 },
    { STAT1_ADJUSTf, 8, 83, SOCF_LE },
    { STAT1_LENGTH1f, 5, 78, SOCF_LE },
    { STAT1_OFFSET1f, 8, 70, SOCF_LE },
    { STAT1_META1_SELf, 3, 67, SOCF_LE },
    { STAT1_LENGTH0f, 5, 62, SOCF_LE },
    { STAT1_OFFSET0f, 8, 54, SOCF_LE },
    { STAT1_META0_SELf, 3, 51, SOCF_LE },
    { STAT1_SEGMENTf, 5, 46, SOCF_LE },
    { STAT0_PER_FRAME_ADJf, 1, 45, 0 },
    { STAT0_ADJUSTf, 8, 37, SOCF_LE },
    { STAT0_LENGTH1f, 5, 32, SOCF_LE },
    { STAT0_OFFSET1f, 8, 24, SOCF_LE },
    { STAT0_META1_SELf, 3, 21, SOCF_LE },
    { STAT0_LENGTH0f, 5, 16, SOCF_LE },
    { STAT0_OFFSET0f, 8, 8, SOCF_LE },
    { STAT0_META0_SELf, 3, 5, SOCF_LE },
    { STAT0_SEGMENTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ESET_TO_NODE_TYPEm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { ESET_NODE_TYPE31f, 2, 62, SOCF_LE },
    { ESET_NODE_TYPE30f, 2, 60, SOCF_LE },
    { ESET_NODE_TYPE29f, 2, 58, SOCF_LE },
    { ESET_NODE_TYPE28f, 2, 56, SOCF_LE },
    { ESET_NODE_TYPE27f, 2, 54, SOCF_LE },
    { ESET_NODE_TYPE26f, 2, 52, SOCF_LE },
    { ESET_NODE_TYPE25f, 2, 50, SOCF_LE },
    { ESET_NODE_TYPE24f, 2, 48, SOCF_LE },
    { ESET_NODE_TYPE23f, 2, 46, SOCF_LE },
    { ESET_NODE_TYPE22f, 2, 44, SOCF_LE },
    { ESET_NODE_TYPE21f, 2, 42, SOCF_LE },
    { ESET_NODE_TYPE20f, 2, 40, SOCF_LE },
    { ESET_NODE_TYPE19f, 2, 38, SOCF_LE },
    { ESET_NODE_TYPE18f, 2, 36, SOCF_LE },
    { ESET_NODE_TYPE17f, 2, 34, SOCF_LE },
    { ESET_NODE_TYPE16f, 2, 32, SOCF_LE },
    { ESET_NODE_TYPE15f, 2, 30, SOCF_LE },
    { ESET_NODE_TYPE14f, 2, 28, SOCF_LE },
    { ESET_NODE_TYPE13f, 2, 26, SOCF_LE },
    { ESET_NODE_TYPE12f, 2, 24, SOCF_LE },
    { ESET_NODE_TYPE11f, 2, 22, SOCF_LE },
    { ESET_NODE_TYPE10f, 2, 20, SOCF_LE },
    { ESET_NODE_TYPE9f, 2, 18, SOCF_LE },
    { ESET_NODE_TYPE8f, 2, 16, SOCF_LE },
    { ESET_NODE_TYPE7f, 2, 14, SOCF_LE },
    { ESET_NODE_TYPE6f, 2, 12, SOCF_LE },
    { ESET_NODE_TYPE5f, 2, 10, SOCF_LE },
    { ESET_NODE_TYPE4f, 2, 8, SOCF_LE },
    { ESET_NODE_TYPE3f, 2, 6, SOCF_LE },
    { ESET_NODE_TYPE2f, 2, 4, SOCF_LE },
    { ESET_NODE_TYPE1f, 2, 2, SOCF_LE },
    { ESET_NODE_TYPE0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_ESET_TYPE_TABm_fields[] = {
    { ESET_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ESM_RANGE_CHECKm_fields[] = {
    { FIELD_SELECTf, 2, 32, SOCF_LE },
    { UPPER_BOUNDSf, 16, 16, SOCF_LE },
    { LOWER_BOUNDSf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ET_INST_OPC_TABLEm_fields[] = {
    { OPCODEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ET_PA_XLATm_fields[] = {
    { AGE_ENf, 1, 39, 0 },
    { PPA_ENf, 1, 38, 0 },
    { ET_WIDTHf, 2, 36, SOCF_LE },
    { HBIT_ENf, 1, 35, 0 },
    { RSVDf, 1, 34, SOCF_RES },
    { HBIT_PA_BASEf, 8, 26, SOCF_LE },
    { ES_WIDTHf, 2, 24, SOCF_LE },
    { ES_PA_BASEf, 12, 12, SOCF_LE },
    { ES_CNTR_PA_BASEf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_ET_UINST_MEMm_fields[] = {
    { RSVD0f, 3, 165, SOCF_LE|SOCF_RES },
    { IBUS0f, 8, 157, SOCF_LE },
    { DOE0f, 1, 156, 0 },
    { DBUS0f, 72, 84, SOCF_LE },
    { RSVD1f, 3, 81, SOCF_LE|SOCF_RES },
    { IBUS1f, 8, 73, SOCF_LE },
    { DOE1f, 1, 72, 0 },
    { DBUS1f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL144_TCAMm_fields[] = {
    { TMW1f, 72, 216, SOCF_LE },
    { MASKf, 144, 144, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { DATAf, 144, 0, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL144_TCAM_IPV4m_fields[] = {
    { TMW1f, 72, 216, SOCF_LE },
    { MASKf, 144, 144, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { DATAf, 144, 0, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL144_TCAM_IPV6m_fields[] = {
    { TMW1f, 72, 216, SOCF_LE },
    { MASKf, 144, 144, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { DATAf, 144, 0, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL144_TCAM_L2m_fields[] = {
    { TMW1f, 72, 216, SOCF_LE },
    { MASKf, 144, 144, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { DATAf, 144, 0, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL288_TCAMm_fields[] = {
    { TMW3f, 72, 504, SOCF_LE },
    { MASKf, 288, 288, SOCF_LE },
    { TMW2f, 72, 432, SOCF_LE },
    { TMW1f, 72, 360, SOCF_LE },
    { TMW0f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { DATAf, 288, 0, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL288_TCAM_IPV4m_fields[] = {
    { TMW3f, 72, 504, SOCF_LE },
    { MASKf, 288, 288, SOCF_LE },
    { TMW2f, 72, 432, SOCF_LE },
    { TMW1f, 72, 360, SOCF_LE },
    { TMW0f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { DATAf, 288, 0, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL288_TCAM_L2m_fields[] = {
    { TMW3f, 72, 504, SOCF_LE },
    { MASKf, 288, 288, SOCF_LE },
    { TMW2f, 72, 432, SOCF_LE },
    { TMW1f, 72, 360, SOCF_LE },
    { TMW0f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { DATAf, 288, 0, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL360_TCAM_DATAm_fields[] = {
    { TDW4f, 72, 288, SOCF_LE },
    { DATAf, 360, 0, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL360_TCAM_DATA_IPV6_SHORTm_fields[] = {
    { TDW4f, 72, 288, SOCF_LE },
    { DATAf, 360, 0, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL360_TCAM_MASKm_fields[] = {
    { TMW4f, 72, 288, SOCF_LE },
    { MASKf, 360, 0, SOCF_LE },
    { TMW3f, 72, 216, SOCF_LE },
    { TMW2f, 72, 144, SOCF_LE },
    { TMW1f, 72, 72, SOCF_LE },
    { TMW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL432_TCAM_DATAm_fields[] = {
    { TDW5f, 72, 360, SOCF_LE },
    { DATAf, 432, 0, SOCF_LE },
    { TDW4f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL432_TCAM_DATA_IPV6_LONGm_fields[] = {
    { TDW5f, 72, 360, SOCF_LE },
    { DATAf, 432, 0, SOCF_LE },
    { TDW4f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL432_TCAM_DATA_L2_IPV4m_fields[] = {
    { TDW5f, 72, 360, SOCF_LE },
    { DATAf, 432, 0, SOCF_LE },
    { TDW4f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL432_TCAM_DATA_L2_IPV6m_fields[] = {
    { TDW5f, 72, 360, SOCF_LE },
    { DATAf, 432, 0, SOCF_LE },
    { TDW4f, 72, 288, SOCF_LE },
    { TDW3f, 72, 216, SOCF_LE },
    { TDW2f, 72, 144, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_ACL432_TCAM_MASKm_fields[] = {
    { TMW5f, 72, 360, SOCF_LE },
    { MASKf, 432, 0, SOCF_LE },
    { TMW4f, 72, 288, SOCF_LE },
    { TMW3f, 72, 216, SOCF_LE },
    { TMW2f, 72, 144, SOCF_LE },
    { TMW1f, 72, 72, SOCF_LE },
    { TMW0f, 72, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_DEFIP_DATAm_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DEFIP_DATA_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 10, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV4m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV4_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 10, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV6_64m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV6_128m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV6_128_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 10, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DEFIP_DATA_IPV6_64_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 35, 0 },
    { ECC_ALLf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { VALIDf, 1, 28, 0 },
    { SDATAf, 29, 0, SOCF_LE },
    { AD_RSVDf, 1, 27, SOCF_RES },
    { AD_EXT_L3f, 28, 0, SOCF_LE },
    { AD28_TBXf, 28, 0, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 10, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DST_HIT_BITSm_fields[] = {
    { DST_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DST_HIT_BITS_IPV4m_fields[] = {
    { DST_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DST_HIT_BITS_IPV6_64m_fields[] = {
    { DST_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DST_HIT_BITS_IPV6_128m_fields[] = {
    { DST_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_DST_HIT_BITS_L2m_fields[] = {
    { DST_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTRm_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL144_IPV4m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL144_IPV6m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL144_L2m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL288_IPV4m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL288_L2m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL360_IPV6_SHORTm_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL432_IPV6_LONGm_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL432_L2_IPV4m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR8_ACL432_L2_IPV6m_fields[] = {
    { ECCP7f, 1, 575, 0 },
    { ECC7_ALLf, 8, 568, SOCF_LE },
    { ENTRY7f, 72, 504, SOCF_LE },
    { ECC7f, 7, 568, SOCF_LE },
    { PACKET_COUNT7f, 29, 539, SOCF_LE },
    { BYTE_COUNT7f, 35, 504, SOCF_LE },
    { ECCP6f, 1, 503, 0 },
    { ECC6_ALLf, 8, 496, SOCF_LE },
    { ENTRY6f, 72, 432, SOCF_LE },
    { ECC6f, 7, 496, SOCF_LE },
    { PACKET_COUNT6f, 29, 467, SOCF_LE },
    { BYTE_COUNT6f, 35, 432, SOCF_LE },
    { ECCP5f, 1, 431, 0 },
    { ECC5_ALLf, 8, 424, SOCF_LE },
    { ENTRY5f, 72, 360, SOCF_LE },
    { ECC5f, 7, 424, SOCF_LE },
    { PACKET_COUNT5f, 29, 395, SOCF_LE },
    { BYTE_COUNT5f, 35, 360, SOCF_LE },
    { ECCP4f, 1, 359, 0 },
    { ECC4_ALLf, 8, 352, SOCF_LE },
    { ENTRY4f, 72, 288, SOCF_LE },
    { ECC4f, 7, 352, SOCF_LE },
    { PACKET_COUNT4f, 29, 323, SOCF_LE },
    { BYTE_COUNT4f, 35, 288, SOCF_LE },
    { ECCP3f, 1, 287, 0 },
    { ECC3_ALLf, 8, 280, SOCF_LE },
    { ENTRY3f, 72, 216, SOCF_LE },
    { ECC3f, 7, 280, SOCF_LE },
    { PACKET_COUNT3f, 29, 251, SOCF_LE },
    { BYTE_COUNT3f, 35, 216, SOCF_LE },
    { ECCP2f, 1, 215, 0 },
    { ECC2_ALLf, 8, 208, SOCF_LE },
    { ENTRY2f, 72, 144, SOCF_LE },
    { ECC2f, 7, 208, SOCF_LE },
    { PACKET_COUNT2f, 29, 179, SOCF_LE },
    { BYTE_COUNT2f, 35, 144, SOCF_LE },
    { ECCP1f, 1, 143, 0 },
    { ECC1_ALLf, 8, 136, SOCF_LE },
    { ENTRY1f, 72, 72, SOCF_LE },
    { ECC1f, 7, 136, SOCF_LE },
    { PACKET_COUNT1f, 29, 107, SOCF_LE },
    { BYTE_COUNT1f, 35, 72, SOCF_LE },
    { ECCP0f, 1, 71, 0 },
    { ECC0_ALLf, 8, 64, SOCF_LE },
    { ENTRY0f, 72, 0, SOCF_LE },
    { ECC0f, 7, 64, SOCF_LE },
    { PACKET_COUNT0f, 29, 35, SOCF_LE },
    { BYTE_COUNT0f, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL144_IPV4m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL144_IPV6m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL144_L2m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL288_IPV4m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL288_L2m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL360_IPV6_SHORTm_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL432_IPV6_LONGm_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL432_L2_IPV4m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_CNTR_ACL432_L2_IPV6m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { PACKET_COUNTERf, 29, 35, SOCF_LE },
    { PACKET_COUNTf, 29, 35, SOCF_LE },
    { AD_EXT_CNTRf, 64, 0, SOCF_LE },
    { BYTE_COUNTERf, 35, 0, SOCF_LE },
    { BYTE_COUNTf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICYm_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV4m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV6m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV4_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV4_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV6_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_IPV6_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_L2m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_L2_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL144_L2_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_IPV4m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_IPV4_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_IPV4_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_L2m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_L2_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL288_L2_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL360_IPV6_SHORTm_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL360_IPV6_SHORT_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL360_IPV6_SHORT_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_IPV6_LONGm_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_IPV6_LONG_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_IPV6_LONG_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV4m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV6m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV4_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV4_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV6_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_ACL432_L2_IPV6_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0)
soc_field_info_t soc_EXT_FP_POLICY_BCM56624_B0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { INGRESS_MIRRORf, 2, 77, SOCF_LE },
    { EGRESS_MIRRORf, 2, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { ECMP_HASH_SELf, 3, 33, SOCF_LE },
    { REDIRECTIONf, 14, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 11, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_FP_POLICY_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 143, 0 },
    { ECC_ALLf, 9, 135, SOCF_LE },
    { ECCf, 8, 135, SOCF_LE },
    { VALIDf, 1, 134, 0 },
    { SPAREf, 10, 124, SOCF_LE },
    { AD_TBXf, 134, 0, SOCF_LE },
    { AD_EXT_L4f, 134, 0, SOCF_LE },
    { PROFILE_PTRf, 9, 115, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 112, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 109, SOCF_LE },
    { G_DROPf, 2, 107, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 104, SOCF_LE },
    { G_CHANGE_ECNf, 2, 102, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 100, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 98, SOCF_LE },
    { Y_DROPf, 2, 96, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 91, SOCF_LE },
    { R_CHANGE_ECNf, 2, 89, SOCF_LE },
    { R_DROPf, 2, 87, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 85, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 82, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 81, 0 },
    { GREEN_TO_PIDf, 1, 80, 0 },
    { MIRROR_OVERRIDEf, 1, 79, 0 },
    { MIRRORf, 4, 75, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 74, 0 },
    { DO_NOT_URPFf, 1, 73, 0 },
    { IPFIX_CONTROLf, 2, 71, SOCF_LE },
    { EXT_COUNTER_MODEf, 3, 68, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 56, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 44, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 43, 0 },
    { METER_PAIR_MODEf, 3, 40, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 39, 0 },
    { METER_SHARING_MODEf, 2, 37, SOCF_LE },
    { ECMPf, 1, 36, 0 },
    { REDIRECTIONf, 15, 22, SOCF_LE },
    { ECMP_NH_INFOf, 15, 22, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 22, SOCF_LE },
    { ECMP_PTRf, 10, 22, SOCF_LE },
    { MATCHED_RULEf, 8, 14, SOCF_LE },
    { CPU_COSf, 6, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_EXT_IFP_ACTION_PROFILEm_fields[] = {
    { R_NEW_DSCPf, 6, 61, SOCF_LE },
    { Y_NEW_DSCPf, 6, 55, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 49, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 47, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 45, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 42, SOCF_LE },
    { R_COS_INT_PRIf, 5, 37, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 32, SOCF_LE },
    { G_COS_INT_PRIf, 5, 27, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 24, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 21, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 18, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 15, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 12, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 9, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 6, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 3, SOCF_LE },
    { G_CHANGE_PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_EXT_IFP_ACTION_PROFILE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 67, 0 },
    { R_NEW_DSCPf, 6, 61, SOCF_LE },
    { Y_NEW_DSCPf, 6, 55, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 49, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 47, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 45, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 42, SOCF_LE },
    { R_COS_INT_PRIf, 5, 37, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 32, SOCF_LE },
    { G_COS_INT_PRIf, 5, 27, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 24, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 21, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 18, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 15, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 12, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 9, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 6, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 3, SOCF_LE },
    { G_CHANGE_PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_IPV4_DEFIPm_fields[] = {
    { SRC_HITf, 1, 174, 0 },
    { DST_HITf, 1, 173, 0 },
    { VALIDf, 1, 172, 0 },
    { SDATAf, 29, 144, SOCF_LE },
    { AD_RSVDf, 1, 171, SOCF_RES },
    { AD28_TBXf, 28, 144, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 170, 0 },
    { CLASS_IDf, 6, 164, SOCF_LE },
    { SRC_DISCARDf, 1, 163, 0 },
    { DST_DISCARDf, 1, 163, 0 },
    { RPEf, 1, 162, 0 },
    { DEFAULTROUTEf, 1, 162, 0 },
    { PRIf, 3, 159, SOCF_LE },
    { ECMP_UNUSEDf, 3, 156, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 145, SOCF_LE },
    { ECMP_PTRf, 11, 145, SOCF_LE },
    { ECMPf, 1, 144, 0 },
    { MASK_RESERVEDf, 29, 115, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_VRF_HIf, 3, 112, SOCF_LE },
    { MASK_VRF_LOf, 8, 104, SOCF_LE },
    { MASK_IP_ADDRf, 32, 72, SOCF_LE },
    { RESERVEDf, 29, 43, SOCF_LE|SOCF_RES },
    { TDW0f, 72, 0, SOCF_LE },
    { VRF_HIf, 3, 40, SOCF_LE },
    { VRF_LOf, 8, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV4_DEFIP_BCM56634_A0m_fields[] = {
    { SRC_HITf, 1, 174, 0 },
    { DST_HITf, 1, 173, 0 },
    { VALIDf, 1, 172, 0 },
    { SDATAf, 29, 144, SOCF_LE },
    { AD_RSVDf, 1, 171, SOCF_RES },
    { AD28_TBXf, 28, 144, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 170, 0 },
    { CLASS_IDf, 6, 164, SOCF_LE },
    { SRC_DISCARDf, 1, 163, 0 },
    { DST_DISCARDf, 1, 163, 0 },
    { RPEf, 1, 162, 0 },
    { DEFAULTROUTEf, 1, 162, 0 },
    { PRIf, 3, 159, SOCF_LE },
    { ECMP_UNUSEDf, 4, 155, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 145, SOCF_LE },
    { ECMP_PTRf, 10, 145, SOCF_LE },
    { ECMPf, 1, 144, 0 },
    { MASK_RESERVEDf, 29, 115, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_VRF_HIf, 3, 112, SOCF_LE },
    { MASK_VRF_LOf, 8, 104, SOCF_LE },
    { MASK_IP_ADDRf, 32, 72, SOCF_LE },
    { RESERVEDf, 29, 43, SOCF_LE|SOCF_RES },
    { TDW0f, 72, 0, SOCF_LE },
    { VRF_HIf, 3, 40, SOCF_LE },
    { VRF_LOf, 8, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV4_DEFIP_TCAMm_fields[] = {
    { MASK_RESERVEDf, 29, 115, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_VRF_HIf, 3, 112, SOCF_LE },
    { MASK_VRF_LOf, 8, 104, SOCF_LE },
    { MASK_IP_ADDRf, 32, 72, SOCF_LE },
    { RESERVEDf, 29, 43, SOCF_LE|SOCF_RES },
    { TDW0f, 72, 0, SOCF_LE },
    { VRF_HIf, 3, 40, SOCF_LE },
    { VRF_LOf, 8, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_IPV6_128_DEFIPm_fields[] = {
    { SRC_HITf, 1, 318, 0 },
    { DST_HITf, 1, 317, 0 },
    { VALIDf, 1, 316, 0 },
    { SDATAf, 29, 288, SOCF_LE },
    { AD_RSVDf, 1, 315, SOCF_RES },
    { AD28_TBXf, 28, 288, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 314, 0 },
    { CLASS_IDf, 6, 308, SOCF_LE },
    { SRC_DISCARDf, 1, 307, 0 },
    { DST_DISCARDf, 1, 307, 0 },
    { RPEf, 1, 306, 0 },
    { DEFAULTROUTEf, 1, 306, 0 },
    { PRIf, 3, 303, SOCF_LE },
    { ECMP_UNUSEDf, 3, 300, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 289, SOCF_LE },
    { ECMP_PTRf, 11, 289, SOCF_LE },
    { ECMPf, 1, 288, 0 },
    { MASK_IP_ADDR_LOf, 64, 224, SOCF_LE },
    { TMW1f, 72, 216, SOCF_LE },
    { MASK_VRF_HIf, 3, 221, SOCF_LE },
    { MASK_RESERVEDf, 5, 216, SOCF_LE },
    { MASK_VRF_LOf, 8, 208, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { MASK_IP_ADDR_HIf, 64, 144, SOCF_LE },
    { IP_ADDR_LOf, 64, 80, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { VRF_HIf, 3, 77, SOCF_LE },
    { RESERVEDf, 5, 72, SOCF_LE|SOCF_RES },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDR_HIf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV6_128_DEFIP_BCM56634_A0m_fields[] = {
    { SRC_HITf, 1, 318, 0 },
    { DST_HITf, 1, 317, 0 },
    { VALIDf, 1, 316, 0 },
    { SDATAf, 29, 288, SOCF_LE },
    { AD_RSVDf, 1, 315, SOCF_RES },
    { AD28_TBXf, 28, 288, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 314, 0 },
    { CLASS_IDf, 6, 308, SOCF_LE },
    { SRC_DISCARDf, 1, 307, 0 },
    { DST_DISCARDf, 1, 307, 0 },
    { RPEf, 1, 306, 0 },
    { DEFAULTROUTEf, 1, 306, 0 },
    { PRIf, 3, 303, SOCF_LE },
    { ECMP_UNUSEDf, 4, 299, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 289, SOCF_LE },
    { ECMP_PTRf, 10, 289, SOCF_LE },
    { ECMPf, 1, 288, 0 },
    { MASK_IP_ADDR_LOf, 64, 224, SOCF_LE },
    { TMW1f, 72, 216, SOCF_LE },
    { MASK_VRF_HIf, 3, 221, SOCF_LE },
    { MASK_RESERVEDf, 5, 216, SOCF_LE },
    { MASK_VRF_LOf, 8, 208, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { MASK_IP_ADDR_HIf, 64, 144, SOCF_LE },
    { IP_ADDR_LOf, 64, 80, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { VRF_HIf, 3, 77, SOCF_LE },
    { RESERVEDf, 5, 72, SOCF_LE|SOCF_RES },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDR_HIf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV6_128_DEFIP_TCAMm_fields[] = {
    { MASK_IP_ADDR_LOf, 64, 224, SOCF_LE },
    { TMW1f, 72, 216, SOCF_LE },
    { MASK_VRF_HIf, 3, 221, SOCF_LE },
    { MASK_RESERVEDf, 5, 216, SOCF_LE },
    { MASK_VRF_LOf, 8, 208, SOCF_LE },
    { TMW0f, 72, 144, SOCF_LE },
    { MASK_IP_ADDR_HIf, 64, 144, SOCF_LE },
    { IP_ADDR_LOf, 64, 80, SOCF_LE },
    { TDW1f, 72, 72, SOCF_LE },
    { VRF_HIf, 3, 77, SOCF_LE },
    { RESERVEDf, 5, 72, SOCF_LE|SOCF_RES },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDR_HIf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_IPV6_64_DEFIPm_fields[] = {
    { SRC_HITf, 1, 174, 0 },
    { DST_HITf, 1, 173, 0 },
    { VALIDf, 1, 172, 0 },
    { SDATAf, 29, 144, SOCF_LE },
    { AD_RSVDf, 1, 171, SOCF_RES },
    { AD28_TBXf, 28, 144, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 170, 0 },
    { CLASS_IDf, 6, 164, SOCF_LE },
    { SRC_DISCARDf, 1, 163, 0 },
    { DST_DISCARDf, 1, 163, 0 },
    { RPEf, 1, 162, 0 },
    { DEFAULTROUTEf, 1, 162, 0 },
    { PRIf, 3, 159, SOCF_LE },
    { ECMP_UNUSEDf, 3, 156, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 145, SOCF_LE },
    { ECMP_PTRf, 11, 145, SOCF_LE },
    { ECMPf, 1, 144, 0 },
    { MASK_VRF_LOf, 8, 136, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_IP_ADDRf, 64, 72, SOCF_LE },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV6_64_DEFIP_BCM56634_A0m_fields[] = {
    { SRC_HITf, 1, 174, 0 },
    { DST_HITf, 1, 173, 0 },
    { VALIDf, 1, 172, 0 },
    { SDATAf, 29, 144, SOCF_LE },
    { AD_RSVDf, 1, 171, SOCF_RES },
    { AD28_TBXf, 28, 144, SOCF_LE },
    { GLOBAL_ROUTEf, 1, 170, 0 },
    { CLASS_IDf, 6, 164, SOCF_LE },
    { SRC_DISCARDf, 1, 163, 0 },
    { DST_DISCARDf, 1, 163, 0 },
    { RPEf, 1, 162, 0 },
    { DEFAULTROUTEf, 1, 162, 0 },
    { PRIf, 3, 159, SOCF_LE },
    { ECMP_UNUSEDf, 4, 155, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 145, SOCF_LE },
    { ECMP_PTRf, 10, 145, SOCF_LE },
    { ECMPf, 1, 144, 0 },
    { MASK_VRF_LOf, 8, 136, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_IP_ADDRf, 64, 72, SOCF_LE },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_IPV6_64_DEFIP_TCAMm_fields[] = {
    { MASK_VRF_LOf, 8, 136, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_IP_ADDRf, 64, 72, SOCF_LE },
    { VRF_LOf, 8, 64, SOCF_LE },
    { TDW0f, 72, 0, SOCF_LE },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_L2_ENTRYm_fields[] = {
    { LIMIT_COUNTEDf, 1, 97, 0 },
    { SRC_HITf, 1, 96, 0 },
    { DST_HITf, 1, 95, 0 },
    { VALIDf, 1, 94, 0 },
    { STATIC_BITf, 1, 93, 0 },
    { AD_EXT_L2f, 33, 61, SOCF_LE },
    { SCPf, 1, 92, 0 },
    { SRC_DISCARDf, 1, 91, 0 },
    { DST_DISCARDf, 1, 90, 0 },
    { CPUf, 1, 89, 0 },
    { PRIf, 3, 86, SOCF_LE },
    { MIRROR1f, 1, 85, 0 },
    { MIRROR0f, 1, 84, 0 },
    { MIRRORf, 1, 84, 0 },
    { RPEf, 1, 83, 0 },
    { CLASS_IDf, 6, 76, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 76, SOCF_LE },
    { VPG_TYPEf, 1, 75, 0 },
    { DEST_TYPEf, 2, 74, SOCF_LE },
    { Tf, 1, 74, 0 },
    { REMOTE_TRUNKf, 1, 73, 0 },
    { MODULE_IDf, 7, 67, SOCF_LE },
    { DESTINATIONf, 13, 61, SOCF_LE },
    { VPGf, 12, 61, SOCF_LE },
    { TGIDf, 7, 61, SOCF_LE },
    { PORT_NUMf, 6, 61, SOCF_LE },
    { KEY_TYPE_VFIf, 1, 60, 0 },
    { MAC_ADDRf, 48, 12, SOCF_LE },
    { MAC_ADDR40f, 1, 52, 0 },
    { VLAN_IDf, 12, 0, SOCF_LE },
    { VFIf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_L2_ENTRY_BCM56634_A0m_fields[] = {
    { SRC_HITf, 1, 98, 0 },
    { LIMIT_COUNTEDf, 1, 97, 0 },
    { DST_HITf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { STATIC_BITf, 1, 95, 0 },
    { AD_EXT_L2f, 35, 61, SOCF_LE },
    { SCPf, 1, 94, 0 },
    { SRC_DISCARDf, 1, 93, 0 },
    { DST_DISCARDf, 1, 92, 0 },
    { CPUf, 1, 91, 0 },
    { PRIf, 3, 88, SOCF_LE },
    { MIRRORf, 4, 84, SOCF_LE },
    { RPEf, 1, 83, 0 },
    { CLASS_IDf, 6, 76, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 76, SOCF_LE },
    { VPG_TYPEf, 1, 75, 0 },
    { DEST_TYPEf, 2, 74, SOCF_LE },
    { Tf, 1, 74, 0 },
    { REMOTE_TRUNKf, 1, 73, 0 },
    { MODULE_IDf, 7, 67, SOCF_LE },
    { VPGf, 13, 61, SOCF_LE },
    { DESTINATIONf, 13, 61, SOCF_LE },
    { TGIDf, 7, 61, SOCF_LE },
    { PORT_NUMf, 6, 61, SOCF_LE },
    { KEY_TYPE_VFIf, 1, 60, 0 },
    { MAC_ADDRf, 48, 12, SOCF_LE },
    { MAC_ADDR40f, 1, 52, 0 },
    { VLAN_IDf, 12, 0, SOCF_LE },
    { VFIf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_L2_ENTRY_DATAm_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { MAC_ADDR40_SHADOWf, 1, 63, 0 },
    { VLAN_ID_SHADOWf, 12, 51, SOCF_LE },
    { VFI_SHADOWf, 10, 51, SOCF_LE },
    { KEY_TYPE_VFI_SHADOWf, 1, 50, 0 },
    { CPU_NOTIFIEDf, 1, 49, 0 },
    { RESERVEDf, 15, 34, SOCF_LE|SOCF_RES },
    { VALIDf, 1, 33, 0 },
    { STATIC_BITf, 1, 32, 0 },
    { AD_TBXf, 33, 0, SOCF_LE },
    { AD_EXT_L2f, 33, 0, SOCF_LE },
    { SCPf, 1, 31, 0 },
    { SRC_DISCARDf, 1, 30, 0 },
    { DST_DISCARDf, 1, 29, 0 },
    { CPUf, 1, 28, 0 },
    { PRIf, 3, 25, SOCF_LE },
    { MIRROR1f, 1, 24, 0 },
    { MIRROR0f, 1, 23, 0 },
    { MIRRORf, 1, 23, 0 },
    { RPEf, 1, 22, 0 },
    { CLASS_IDf, 6, 15, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 15, SOCF_LE },
    { VPG_TYPEf, 1, 14, 0 },
    { DEST_TYPEf, 2, 13, SOCF_LE },
    { Tf, 1, 13, 0 },
    { REMOTE_TRUNKf, 1, 12, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { DESTINATIONf, 13, 0, SOCF_LE },
    { VPGf, 12, 0, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_L2_ENTRY_DATA_BCM56634_A0m_fields[] = {
    { ECCPf, 1, 71, 0 },
    { ECC_ALLf, 8, 64, SOCF_LE },
    { ECCf, 7, 64, SOCF_LE },
    { MAC_ADDR40_SHADOWf, 1, 63, 0 },
    { VLAN_ID_SHADOWf, 12, 51, SOCF_LE },
    { VFI_SHADOWf, 12, 51, SOCF_LE },
    { KEY_TYPE_VFI_SHADOWf, 1, 50, 0 },
    { CPU_NOTIFIEDf, 1, 49, 0 },
    { RESERVEDf, 13, 36, SOCF_LE|SOCF_RES },
    { VALIDf, 1, 35, 0 },
    { STATIC_BITf, 1, 34, 0 },
    { AD_TBXf, 35, 0, SOCF_LE },
    { AD_EXT_L2f, 35, 0, SOCF_LE },
    { SCPf, 1, 33, 0 },
    { SRC_DISCARDf, 1, 32, 0 },
    { DST_DISCARDf, 1, 31, 0 },
    { CPUf, 1, 30, 0 },
    { PRIf, 3, 27, SOCF_LE },
    { MIRRORf, 4, 23, SOCF_LE },
    { RPEf, 1, 22, 0 },
    { CLASS_IDf, 6, 15, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 15, SOCF_LE },
    { VPG_TYPEf, 1, 14, 0 },
    { DEST_TYPEf, 2, 13, SOCF_LE },
    { Tf, 1, 13, 0 },
    { REMOTE_TRUNKf, 1, 12, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { VPGf, 13, 0, SOCF_LE },
    { DESTINATIONf, 13, 0, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_L2_ENTRY_TCAMm_fields[] = {
    { MASK_RESERVEDf, 10, 134, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_FREEf, 1, 133, 0 },
    { MASK_KEY_TYPE_VFIf, 1, 132, 0 },
    { MASK_MAC_ADDRf, 48, 84, SOCF_LE },
    { MASK_VLAN_IDf, 12, 72, SOCF_LE },
    { MASK_VFIf, 10, 72, SOCF_LE },
    { RESERVEDf, 10, 62, SOCF_LE|SOCF_RES },
    { TDW0f, 72, 0, SOCF_LE },
    { FREEf, 1, 61, 0 },
    { KEY_TYPE_VFIf, 1, 60, 0 },
    { MAC_ADDRf, 48, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE },
    { VFIf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_L2_ENTRY_TCAM_BCM56634_A0m_fields[] = {
    { MASK_RESERVEDf, 10, 134, SOCF_LE },
    { TMW0f, 72, 72, SOCF_LE },
    { MASK_FREEf, 1, 133, 0 },
    { MASK_KEY_TYPE_VFIf, 1, 132, 0 },
    { MASK_MAC_ADDRf, 48, 84, SOCF_LE },
    { MASK_VLAN_IDf, 12, 72, SOCF_LE },
    { MASK_VFIf, 12, 72, SOCF_LE },
    { RESERVEDf, 10, 62, SOCF_LE|SOCF_RES },
    { TDW0f, 72, 0, SOCF_LE },
    { FREEf, 1, 61, 0 },
    { KEY_TYPE_VFIf, 1, 60, 0 },
    { MAC_ADDRf, 48, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE },
    { VFIf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
soc_field_info_t soc_EXT_L2_MOD_FIFOm_fields[] = {
    { RSVDf, 13, 129, SOCF_LE|SOCF_RES },
    { SRC_HITf, 1, 128, 0 },
    { WR_DATAf, 97, 32, SOCF_LE },
    { DST_HITf, 1, 127, 0 },
    { VALIDf, 1, 126, 0 },
    { AD_EXT_L2f, 33, 93, SOCF_LE },
    { KEY_TYPE_VFIf, 1, 92, 0 },
    { MAC_ADDRf, 48, 44, SOCF_LE },
    { VLAN_IDf, 12, 32, SOCF_LE },
    { VFIf, 10, 32, SOCF_LE },
    { SRCf, 2, 30, SOCF_LE },
    { ESM_RSP_WORDf, 32, 0, SOCF_LE },
    { TYPf, 4, 26, SOCF_LE },
    { RESERVED25f, 1, 25, SOCF_RES },
    { ERR_INFOf, 4, 21, SOCF_LE },
    { RESERVED20f, 1, 20, SOCF_RES },
    { ENTRY_ADRf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56634_A0)
soc_field_info_t soc_EXT_L2_MOD_FIFO_BCM56634_A0m_fields[] = {
    { RSVDf, 11, 131, SOCF_LE|SOCF_RES },
    { SRC_HITf, 1, 130, 0 },
    { WR_DATAf, 99, 32, SOCF_LE },
    { DST_HITf, 1, 129, 0 },
    { VALIDf, 1, 128, 0 },
    { AD_EXT_L2f, 35, 93, SOCF_LE },
    { KEY_TYPE_VFIf, 1, 92, 0 },
    { MAC_ADDRf, 48, 44, SOCF_LE },
    { VLAN_IDf, 12, 32, SOCF_LE },
    { VFIf, 12, 32, SOCF_LE },
    { SRCf, 2, 30, SOCF_LE },
    { ESM_RSP_WORDf, 32, 0, SOCF_LE },
    { TYPf, 4, 26, SOCF_LE },
    { RESERVED25f, 1, 25, SOCF_RES },
    { ERR_INFOf, 4, 21, SOCF_LE },
    { RESERVED20f, 1, 20, SOCF_RES },
    { ENTRY_ADRf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_SRC_HIT_BITSm_fields[] = {
    { SRC_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_SRC_HIT_BITS_IPV4m_fields[] = {
    { SRC_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_SRC_HIT_BITS_IPV6_64m_fields[] = {
    { SRC_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_SRC_HIT_BITS_IPV6_128m_fields[] = {
    { SRC_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
soc_field_info_t soc_EXT_SRC_HIT_BITS_L2m_fields[] = {
    { SRC_HITf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FC_CREDITSm_fields[] = {
    { CREDITf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FE_IPMC_VECm_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FE_IPMC_VLANm_fields[] = {
    { VLANIDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FC_CONFIGm_fields[] = {
    { ENf, 1, 10, 0 },
    { BASEf, 6, 4, SOCF_LE },
    { LIMITf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FF_FC_MEM_CONFIGm_fields[] = {
    { PORT_SEGMENTf, 4, 8, SOCF_LE },
    { PORT_NUMf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_GROUP_MAP_TABLEm_fields[] = {
    { INFf, 3, 16, SOCF_LE },
    { CHNf, 8, 8, SOCF_LE },
    { SPTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_MAP_TABLEm_fields[] = {
    { EFf, 1, 7, 0 },
    { ENf, 1, 6, 0 },
    { MIN_SPf, 1, 5, 0 },
    { MAX_SPf, 1, 4, 0 },
    { MAP_INDEXf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_SHAPER_TABLE_0m_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_SHAPER_TABLE_1m_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_SHAPER_TABLE_2m_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_SHAPER_TABLE_3m_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FIFO_WERR_TABLEm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { ECCf, 6, 29, SOCF_LE },
    { SURPLUS_COUNTf, 15, 14, SOCF_LE },
    { WEIGHT_COUNTf, 7, 7, SOCF_LE },
    { WEIGHTf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FILTER_IMASKm_fields[] = {
    { IPORT_MODEf, 1, 350, 0 },
    { INGMASKf, 1, 349, 0 },
    { RULES_SIZEf, 9, 340, SOCF_LE },
    { RULES_STARTf, 8, 332, SOCF_LE },
    { DATAOFFSET8f, 3, 329, SOCF_LE },
    { DATAOFFSET7f, 3, 326, SOCF_LE },
    { DATAOFFSET6f, 3, 323, SOCF_LE },
    { DATAOFFSET5f, 3, 320, SOCF_LE },
    { DATAOFFSET4f, 3, 317, SOCF_LE },
    { DATAOFFSET3f, 3, 314, SOCF_LE },
    { DATAOFFSET2f, 3, 311, SOCF_LE },
    { DATAOFFSET1f, 3, 308, SOCF_LE },
    { UNTAGf, 1, 307, 0 },
    { OUTPUTMODf, 5, 302, SOCF_LE },
    { OUTPUTPORTf, 5, 297, SOCF_LE },
    { DSCPf, 6, 291, SOCF_LE },
    { IEEE802DOT1PRIf, 3, 288, SOCF_LE },
    { NOMATCHACTIONf, 17, 271, SOCF_LE },
    { EGRMASKf, 5, 266, SOCF_LE },
    { OUTPUTMODMASKf, 5, 261, SOCF_LE },
    { PKTFORMATMASKf, 5, 256, SOCF_LE },
    { FMASKf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_FILTER_IRULEm_fields[] = {
    { PORT_BITMAPf, 54, 384, SOCF_LE },
    { DEST_ADDRf, 48, 384, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 384, SOCF_LE },
    { RESERVED_WORD_11f, 4, 380, SOCF_LE|SOCF_RES },
    { IPORT_DIRECTIONf, 8, 372, SOCF_LE },
    { IPORT_BITMAPf, 8, 364, SOCF_LE },
    { IPORTf, 3, 364, SOCF_LE },
    { OUT_ACTIONSf, 7, 357, SOCF_LE },
    { COUNTERf, 5, 352, SOCF_LE },
    { OUT_DSCPf, 6, 346, SOCF_LE },
    { PRIf, 3, 343, SOCF_LE },
    { ACTIONf, 23, 320, SOCF_LE },
    { IPORT_MODEf, 1, 319, SOCF_RES },
    { FSELf, 5, 314, SOCF_LE|SOCF_RES },
    { VCLABELf, 20, 294, SOCF_LE },
    { VLANIDf, 12, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { OUTPUTMODf, 5, 288, SOCF_LE },
    { DST_PORTf, 5, 283, SOCF_LE },
    { METERIDf, 6, 277, SOCF_LE },
    { DSCPf, 6, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 261, SOCF_LE },
    { PKTFORMATf, 5, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FLOW_CONTROL_BASE_TABLEm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { ENf, 1, 15, 0 },
    { BASE_ADDRESSf, 8, 7, SOCF_LE },
    { NUM_PORTSf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FLOW_CONTROL_MAP_TABLEm_fields[] = {
    { PORT1_FC_INDEXf, 8, 8, SOCF_LE },
    { PORT0_FC_INDEXf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FLOW_CONTROL_STATE_TABLEm_fields[] = {
    { FC_STATEf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FLOW_CONTROL_TRANSLATE_TABLEm_fields[] = {
    { FC_STATE_XLATEf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FLUSH_PENDINGm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { FLUSH_PENDINGf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_COUNTER_EXTm_fields[] = {
    { COUNTERf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_COUNTER_INTm_fields[] = {
    { COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_COUNTER_TABLEm_fields[] = {
    { COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_COUNTER_TABLE_BCM56624_A0m_fields[] = {
    { BYTE_COUNTERf, 35, 29, SOCF_LE },
    { PACKET_COUNTERf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_COUNTER_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 64, 0 },
    { BYTE_COUNTERf, 35, 29, SOCF_LE },
    { PACKET_COUNTERf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_COUNTER_TABLE_BCM56800_A0m_fields[] = {
    { COUNTERf, 36, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_EXTERNALm_fields[] = {
    { RESERVEDf, 4, 412, SOCF_LE|SOCF_RES },
    { CHANGE_PKT_PRIORITYf, 4, 408, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 405, SOCF_LE },
    { COPYTO_CPUf, 2, 403, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 400, SOCF_LE },
    { DROPf, 2, 398, SOCF_LE },
    { MIRRORf, 2, 396, SOCF_LE },
    { L3SW_CHANGE_MACDA_VLANf, 4, 392, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 4, 392, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 390, SOCF_LE },
    { RP_DROPf, 2, 388, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 386, SOCF_LE },
    { RP_COPYTOCPUf, 2, 384, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 383, 0 },
    { YP_DROPf, 2, 381, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 379, SOCF_LE },
    { YP_COPYTOCPUf, 2, 377, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 376, 0 },
    { METER_GROUP_TRAFFIC_COUNTER_NUMBERf, 18, 358, SOCF_LE },
    { TRAFFIC_COUNTER_MODEf, 4, 354, SOCF_LE },
    { METER_PAIR_MODEf, 3, 351, SOCF_LE },
    { NEWPRIf, 3, 348, SOCF_LE },
    { NEW_DSCPf, 6, 342, SOCF_LE },
    { RP_DSCPf, 6, 336, SOCF_LE },
    { YP_DSCPf, 6, 330, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 314, SOCF_LE },
    { NEXT_HOP_INDEXf, 20, 306, SOCF_LE },
    { MATCHED_RULEf, 8, 306, SOCF_LE },
    { MATCHED_INDEXf, 8, 306, SOCF_LE },
    { REDIRECTIONf, 14, 292, SOCF_LE },
    { IM_MTP_INDEXf, 2, 290, SOCF_LE },
    { EM_MTP_INDEXf, 2, 288, SOCF_LE },
    { MASKf, 144, 144, SOCF_LE },
    { KEYf, 144, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_FP_GLOBAL_MASK_TCAMm_fields[] = {
    { IPBM_MASKf, 54, 54, SOCF_LE },
    { IPBMf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_GLOBAL_MASK_TCAM_BCM56334_A0m_fields[] = {
    { RESERVED_MASKf, 2, 62, SOCF_LE|SOCF_RES },
    { FULL_MASKf, 32, 32, SOCF_LE },
    { SPARE_MASKf, 1, 61, 0 },
    { IPBM_MASKf, 30, 32, SOCF_LE },
    { SVP_VALID_MASKf, 1, 60, 0 },
    { S_FIELD_MASKf, 14, 46, SOCF_LE },
    { DGLP_MASKf, 14, 32, SOCF_LE },
    { RESERVED_KEYf, 2, 30, SOCF_LE|SOCF_RES },
    { FULL_KEYf, 32, 0, SOCF_LE },
    { SPAREf, 1, 29, 0 },
    { IPBMf, 30, 0, SOCF_LE },
    { SVP_VALIDf, 1, 28, 0 },
    { S_FIELDf, 14, 14, SOCF_LE },
    { DGLPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_GLOBAL_MASK_TCAM_BCM56634_A0m_fields[] = {
    { SPARE_MASKf, 7, 105, SOCF_LE },
    { IPBM_MASKf, 56, 56, SOCF_LE },
    { SVP_VALID_MASKf, 1, 104, 0 },
    { S_FIELD_MASKf, 14, 90, SOCF_LE },
    { DGLP_MASKf, 14, 76, SOCF_LE },
    { IPV6_FL_MASKf, 20, 56, SOCF_LE },
    { SPAREf, 7, 49, SOCF_LE },
    { IPBMf, 56, 0, SOCF_LE },
    { SVP_VALIDf, 1, 48, 0 },
    { S_FIELDf, 14, 34, SOCF_LE },
    { DGLPf, 14, 20, SOCF_LE },
    { IPV6_FLf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_INTERNALm_fields[] = {
    { CHANGE_PKT_PRIORITYf, 4, 523, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 520, SOCF_LE },
    { COPYTO_CPUf, 2, 518, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 515, SOCF_LE },
    { CHAINTYPEf, 2, 513, SOCF_LE },
    { DROPf, 2, 511, SOCF_LE },
    { MIRRORf, 2, 509, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 4, 505, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 503, SOCF_LE },
    { RP_DROPf, 2, 501, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 499, SOCF_LE },
    { RP_COPYTOCPUf, 2, 497, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 496, 0 },
    { YP_DROPf, 2, 494, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 492, SOCF_LE },
    { YP_COPYTOCPUf, 2, 490, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 489, 0 },
    { TRAFFIC_COUNTERf, 7, 482, SOCF_LE },
    { TRAFFIC_COUNTER_MODEf, 4, 478, SOCF_LE },
    { METER_INDEX_ODDf, 7, 471, SOCF_LE },
    { METER_INDEX_EVENf, 7, 464, SOCF_LE },
    { METER_PAIR_MODEf, 3, 461, SOCF_LE },
    { NEWPRIf, 3, 458, SOCF_LE },
    { NEW_DSCPf, 6, 452, SOCF_LE },
    { RP_DSCPf, 6, 446, SOCF_LE },
    { YP_DSCPf, 6, 440, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 424, SOCF_LE },
    { NEXT_HOP_INDEXf, 20, 416, SOCF_LE },
    { MATCHED_RULEf, 8, 416, SOCF_LE },
    { MATCHED_INDEXf, 8, 416, SOCF_LE },
    { REDIRECTIONf, 14, 402, SOCF_LE },
    { CHAIN_INDEXf, 11, 402, SOCF_LE },
    { IM_MTP_INDEXf, 2, 400, SOCF_LE },
    { EM_MTP_INDEXf, 2, 398, SOCF_LE },
    { F1_MASKf, 32, 366, SOCF_LE },
    { MASKf, 198, 200, SOCF_LE },
    { F2_MASKf, 128, 238, SOCF_LE },
    { F3_MASKf, 16, 222, SOCF_LE },
    { F0_MASKf, 22, 200, SOCF_LE },
    { F1f, 32, 168, SOCF_LE },
    { KEYf, 198, 2, SOCF_LE },
    { F2f, 128, 40, SOCF_LE },
    { F3f, 16, 24, SOCF_LE },
    { F0f, 24, 0, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_METER_TABLEm_fields[] = {
    { RESERVED_UNUSEDf, 2, 54, SOCF_LE|SOCF_RES },
    { REFRESH_MODEf, 1, 53, 0 },
    { REFRESHCOUNTf, 19, 34, SOCF_LE },
    { BUCKETSIZEf, 4, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_METER_TABLE_BCM56504_B0m_fields[] = {
    { REFRESH_MODEf, 1, 53, 0 },
    { REFRESHCOUNTf, 19, 34, SOCF_LE },
    { BUCKETSIZEf, 4, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_METER_TABLE_BCM56514_A0m_fields[] = {
    { FP_METER_SPAREf, 2, 62, SOCF_LE },
    { REFRESH_MODEf, 1, 61, 0 },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_METER_TABLE_BCM56624_A0m_fields[] = {
    { METER_SPAREf, 1, 65, 0 },
    { METER_GRANf, 3, 62, SOCF_LE },
    { REFRESH_MODEf, 1, 61, 0 },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_METER_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 67, 0 },
    { PKTS_BYTESf, 1, 66, 0 },
    { METER_GRANf, 3, 63, SOCF_LE },
    { REFRESH_MODEf, 2, 61, SOCF_LE },
    { REFRESHCOUNTf, 19, 42, SOCF_LE },
    { BUCKETSIZEf, 12, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_METER_TABLE_EXTm_fields[] = {
    { REFRESHCOUNTf, 19, 45, SOCF_LE },
    { BUCKETSIZEf, 4, 41, SOCF_LE },
    { BUCKETCOUNTf, 32, 9, SOCF_LE },
    { TIMESTAMP_LSBf, 8, 1, SOCF_LE },
    { TIMESTAMP_MSBf, 9, 0, SOCF_LE },
    { REFRESH_MODEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_METER_TABLE_INTm_fields[] = {
    { REFRESHCOUNTf, 19, 45, SOCF_LE },
    { BUCKETSIZEf, 4, 41, SOCF_LE },
    { BUCKETCOUNTf, 32, 9, SOCF_LE },
    { TIMESTAMPf, 8, 1, SOCF_LE },
    { REFRESH_MODEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_POLICY_EXTERNALm_fields[] = {
    { RESERVEDf, 4, 124, SOCF_LE|SOCF_RES },
    { CHANGE_PKT_PRIORITYf, 4, 120, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 117, SOCF_LE },
    { COPYTO_CPUf, 2, 115, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 112, SOCF_LE },
    { DROPf, 2, 110, SOCF_LE },
    { MIRRORf, 2, 108, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 4, 104, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 102, SOCF_LE },
    { RP_DROPf, 2, 100, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 98, SOCF_LE },
    { RP_COPYTOCPUf, 2, 96, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 95, 0 },
    { YP_DROPf, 2, 93, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 91, SOCF_LE },
    { YP_COPYTOCPUf, 2, 89, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 88, 0 },
    { METER_GROUP_TRAFFIC_COUNTER_NUMBERf, 18, 70, SOCF_LE },
    { TRAFFIC_COUNTER_MODEf, 4, 66, SOCF_LE },
    { METER_PAIR_MODEf, 3, 63, SOCF_LE },
    { NEWPRIf, 3, 60, SOCF_LE },
    { NEW_DSCPf, 6, 54, SOCF_LE },
    { RP_DSCPf, 6, 48, SOCF_LE },
    { YP_DSCPf, 6, 42, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 26, SOCF_LE },
    { NEXT_HOP_INDEXf, 20, 18, SOCF_LE },
    { MATCHED_RULEf, 8, 18, SOCF_LE },
    { MATCHED_INDEXf, 8, 18, SOCF_LE },
    { REDIRECTIONf, 14, 4, SOCF_LE },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_POLICY_INTERNALm_fields[] = {
    { CHANGE_PKT_PRIORITYf, 4, 125, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 122, SOCF_LE },
    { COPYTO_CPUf, 2, 120, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 117, SOCF_LE },
    { CHAINTYPEf, 2, 115, SOCF_LE },
    { DROPf, 2, 113, SOCF_LE },
    { MIRRORf, 2, 111, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 4, 107, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 105, SOCF_LE },
    { RP_DROPf, 2, 103, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 101, SOCF_LE },
    { RP_COPYTOCPUf, 2, 99, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 98, 0 },
    { YP_DROPf, 2, 96, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 94, SOCF_LE },
    { YP_COPYTOCPUf, 2, 92, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 91, 0 },
    { TRAFFIC_COUNTERf, 7, 84, SOCF_LE },
    { TRAFFIC_COUNTER_MODEf, 4, 80, SOCF_LE },
    { METER_INDEX_ODDf, 7, 73, SOCF_LE },
    { METER_INDEX_EVENf, 7, 66, SOCF_LE },
    { METER_PAIR_MODEf, 3, 63, SOCF_LE },
    { NEWPRIf, 3, 60, SOCF_LE },
    { NEW_DSCPf, 6, 54, SOCF_LE },
    { RP_DSCPf, 6, 48, SOCF_LE },
    { YP_DSCPf, 6, 42, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 26, SOCF_LE },
    { NEXT_HOP_INDEXf, 20, 18, SOCF_LE },
    { MATCHED_RULEf, 8, 18, SOCF_LE },
    { MATCHED_INDEXf, 8, 18, SOCF_LE },
    { REDIRECTIONf, 14, 4, SOCF_LE },
    { CHAIN_INDEXf, 11, 4, SOCF_LE },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_POLICY_TABLEm_fields[] = {
    { RESERVED_PT1f, 1, 139, SOCF_RES },
    { CHANGE_PRIORITYf, 4, 135, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 132, SOCF_LE },
    { COPY_TO_CPUf, 2, 130, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 127, SOCF_LE },
    { CHAINf, 1, 126, 0 },
    { DROPf, 2, 124, SOCF_LE },
    { MIRRORf, 2, 122, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 119, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 117, SOCF_LE },
    { RP_DROPf, 2, 115, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 113, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 111, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 110, 0 },
    { YP_DROPf, 2, 108, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 106, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 104, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 103, 0 },
    { COUNTER_INDEXf, 6, 97, SOCF_LE },
    { COUNTER_MODEf, 4, 93, SOCF_LE },
    { METER_INDEX_ODDf, 6, 87, SOCF_LE },
    { METER_INDEX_EVENf, 6, 81, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 80, 0 },
    { METER_UPDATE_EVENf, 1, 79, 0 },
    { METER_TEST_ODDf, 1, 78, 0 },
    { METER_TEST_EVENf, 1, 77, 0 },
    { METER_PAIR_MODEf, 3, 74, SOCF_LE },
    { NEWPRIf, 3, 71, SOCF_LE },
    { NEWDSCP_TOSf, 6, 65, SOCF_LE },
    { RP_DSCPf, 6, 59, SOCF_LE },
    { YP_DSCPf, 6, 53, SOCF_LE },
    { MATCHED_RULEf, 8, 45, SOCF_LE },
    { ECMPf, 1, 50, 0 },
    { ECMP_COUNTf, 5, 45, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 34, SOCF_LE },
    { ECMP_PTRf, 11, 34, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 34, SOCF_LE },
    { REDIRECTIONf, 29, 5, SOCF_LE },
    { CHAIN_VALIDf, 1, 12, 0 },
    { CHAIN_INDEXf, 7, 5, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56218_A0m_fields[] = {
    { RESERVED_NC_1f, 1, 167, SOCF_RES },
    { GREEN_TO_PIDf, 1, 166, 0 },
    { ECN_CNGf, 1, 165, 0 },
    { CHANGE_PRIORITYf, 4, 161, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 158, SOCF_LE },
    { COPY_TO_CPUf, 2, 156, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 153, SOCF_LE },
    { CHAINf, 1, 152, 0 },
    { DROPf, 2, 150, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 149, 0 },
    { MIRRORf, 2, 147, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 144, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 142, SOCF_LE },
    { RP_DROPf, 2, 140, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 138, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 136, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 135, 0 },
    { YP_DROPf, 2, 133, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 131, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 129, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 128, 0 },
    { COUNTER_INDEXf, 6, 122, SOCF_LE },
    { COUNTER_MODEf, 4, 118, SOCF_LE },
    { METER_INDEX_ODDf, 6, 112, SOCF_LE },
    { METER_INDEX_EVENf, 6, 106, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 105, 0 },
    { METER_UPDATE_EVENf, 1, 104, 0 },
    { METER_TEST_ODDf, 1, 103, 0 },
    { METER_TEST_EVENf, 1, 102, 0 },
    { METER_PAIR_MODEf, 3, 99, SOCF_LE },
    { NEWPRIf, 3, 96, SOCF_LE },
    { NEWDSCP_TOSf, 6, 90, SOCF_LE },
    { RP_DSCPf, 6, 84, SOCF_LE },
    { YP_DSCPf, 6, 78, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 77, 0 },
    { MATCHED_RULEf, 8, 70, SOCF_LE },
    { ECMPf, 1, 75, 0 },
    { ECMP_COUNTf, 5, 70, SOCF_LE },
    { ECMP_PTRf, 11, 59, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 59, SOCF_LE },
    { NEXT_HOP_INDEXf, 8, 59, SOCF_LE },
    { CHAIN_VALIDf, 1, 58, 0 },
    { REDIRECTION_HIf, 22, 37, SOCF_LE },
    { REDIRECTIONf, 54, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 51, SOCF_LE },
    { REDIRECTION_LOf, 32, 5, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 158, 0 },
    { PRI_MODEf, 1, 157, 0 },
    { YP_CHANGE_PRIORITYf, 4, 153, SOCF_LE },
    { RP_CHANGE_PRIORITYf, 4, 149, SOCF_LE },
    { YP_NEWPRIf, 3, 146, SOCF_LE },
    { RP_NEWPRIf, 3, 143, SOCF_LE },
    { GREEN_TO_PIDf, 1, 142, 0 },
    { ECN_CNGf, 1, 141, 0 },
    { CHANGE_PRIORITYf, 4, 137, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 134, SOCF_LE },
    { COPY_TO_CPUf, 2, 132, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 129, SOCF_LE },
    { CHAINf, 1, 128, 0 },
    { DROPf, 2, 126, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 125, 0 },
    { MIRRORf, 2, 123, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 120, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 118, SOCF_LE },
    { RP_DROPf, 2, 116, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 114, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 112, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 111, 0 },
    { YP_DROPf, 2, 109, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 107, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 105, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 104, 0 },
    { COUNTER_INDEXf, 6, 98, SOCF_LE },
    { COUNTER_MODEf, 4, 94, SOCF_LE },
    { METER_INDEX_ODDf, 6, 88, SOCF_LE },
    { METER_INDEX_EVENf, 6, 82, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 81, 0 },
    { METER_UPDATE_EVENf, 1, 80, 0 },
    { METER_TEST_ODDf, 1, 79, 0 },
    { METER_TEST_EVENf, 1, 78, 0 },
    { METER_PAIR_MODEf, 3, 75, SOCF_LE },
    { NEWPRIf, 3, 72, SOCF_LE },
    { NEWDSCP_TOSf, 6, 66, SOCF_LE },
    { RP_DSCPf, 6, 60, SOCF_LE },
    { YP_DSCPf, 6, 54, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 53, 0 },
    { MATCHED_RULEf, 8, 46, SOCF_LE },
    { ECMPf, 1, 51, 0 },
    { ECMP_COUNTf, 5, 46, SOCF_LE },
    { NEXT_HOP_INDEXf, 11, 35, SOCF_LE },
    { ECMP_PTRf, 11, 35, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 35, SOCF_LE },
    { CHAIN_VALIDf, 1, 34, 0 },
    { REDIRECTION_LOf, 30, 5, SOCF_LE },
    { REDIRECTIONf, 30, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 27, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_B0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56224_B0m_fields[] = {
    { EVEN_PARITYf, 1, 158, 0 },
    { PRI_MODEf, 1, 157, 0 },
    { YP_CHANGE_PRIORITYf, 4, 153, SOCF_LE },
    { RP_CHANGE_PRIORITYf, 4, 149, SOCF_LE },
    { YP_NEWPRIf, 3, 146, SOCF_LE },
    { RP_NEWPRIf, 3, 143, SOCF_LE },
    { GREEN_TO_PIDf, 1, 142, 0 },
    { ECN_CNGf, 1, 141, 0 },
    { CHANGE_PRIORITYf, 4, 137, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 134, SOCF_LE },
    { COPY_TO_CPUf, 2, 132, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 129, SOCF_LE },
    { CHAINf, 1, 128, 0 },
    { DROPf, 2, 126, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 125, 0 },
    { MIRRORf, 2, 123, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 120, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 118, SOCF_LE },
    { RP_DROPf, 2, 116, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 114, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 112, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 111, 0 },
    { YP_DROPf, 2, 109, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 107, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 105, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 104, 0 },
    { COUNTER_INDEXf, 6, 98, SOCF_LE },
    { COUNTER_MODEf, 4, 94, SOCF_LE },
    { METER_INDEX_ODDf, 6, 88, SOCF_LE },
    { METER_INDEX_EVENf, 6, 82, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 81, 0 },
    { METER_UPDATE_EVENf, 1, 80, 0 },
    { METER_TEST_ODDf, 1, 79, 0 },
    { METER_TEST_EVENf, 1, 78, 0 },
    { METER_PAIR_MODEf, 3, 75, SOCF_LE },
    { NEWPRIf, 3, 72, SOCF_LE },
    { NEWDSCP_TOSf, 6, 66, SOCF_LE },
    { RP_DSCPf, 6, 60, SOCF_LE },
    { YP_DSCPf, 6, 54, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 53, 0 },
    { MATCHED_RULEf, 8, 46, SOCF_LE },
    { ECMPf, 1, 51, 0 },
    { ECMP_COUNTf, 5, 46, SOCF_LE },
    { NEXT_HOP_INDEXf, 12, 35, SOCF_LE },
    { ECMP_PTRf, 11, 35, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 35, SOCF_LE },
    { CHAIN_VALIDf, 1, 34, 0 },
    { REDIRECTION_LOf, 30, 5, SOCF_LE },
    { REDIRECTIONf, 30, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 27, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56304_B0m_fields[] = {
    { CHANGE_PRIORITYf, 4, 136, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 133, SOCF_LE },
    { COPY_TO_CPUf, 2, 131, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 128, SOCF_LE },
    { CHAINf, 1, 127, 0 },
    { DROPf, 2, 125, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 124, 0 },
    { MIRRORf, 2, 122, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 119, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 117, SOCF_LE },
    { RP_DROPf, 2, 115, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 113, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 111, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 110, 0 },
    { YP_DROPf, 2, 108, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 106, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 104, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 103, 0 },
    { COUNTER_INDEXf, 6, 97, SOCF_LE },
    { COUNTER_MODEf, 4, 93, SOCF_LE },
    { METER_INDEX_ODDf, 6, 87, SOCF_LE },
    { METER_INDEX_EVENf, 6, 81, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 80, 0 },
    { METER_UPDATE_EVENf, 1, 79, 0 },
    { METER_TEST_ODDf, 1, 78, 0 },
    { METER_TEST_EVENf, 1, 77, 0 },
    { METER_PAIR_MODEf, 3, 74, SOCF_LE },
    { NEWPRIf, 3, 71, SOCF_LE },
    { NEWDSCP_TOSf, 6, 65, SOCF_LE },
    { RP_DSCPf, 6, 59, SOCF_LE },
    { YP_DSCPf, 6, 53, SOCF_LE },
    { MATCHED_RULEf, 8, 45, SOCF_LE },
    { ECMPf, 1, 50, 0 },
    { ECMP_COUNTf, 5, 45, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 34, SOCF_LE },
    { ECMP_PTRf, 11, 34, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 34, SOCF_LE },
    { REDIRECTIONf, 29, 5, SOCF_LE },
    { CHAIN_VALIDf, 1, 12, 0 },
    { CHAIN_INDEXf, 7, 5, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 221, 0 },
    { OAM_LMEP_ENf, 1, 220, 0 },
    { OAM_LM_ENf, 1, 219, 0 },
    { OAM_DM_ENf, 1, 218, 0 },
    { OAM_LM_BASE_PTRf, 11, 207, SOCF_LE },
    { OAM_SERVICE_PRI_MAPPING_PTRf, 4, 203, SOCF_LE },
    { OAM_LMEP_MDLf, 3, 200, SOCF_LE },
    { OAM_TXf, 1, 199, 0 },
    { OAM_UP_MEPf, 1, 198, 0 },
    { G_CHANGE_PKT_PRIf, 3, 195, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 192, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 189, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 186, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 183, SOCF_LE },
    { G_DROPf, 2, 181, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 178, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 178, SOCF_LE },
    { G_CHANGE_ECNf, 2, 176, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 174, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 171, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 168, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 166, SOCF_LE },
    { Y_DROPf, 2, 164, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 162, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 159, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 157, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 154, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 151, SOCF_LE },
    { R_CHANGE_ECNf, 2, 149, SOCF_LE },
    { R_DROPf, 2, 147, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 145, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 142, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 140, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 139, 0 },
    { GREEN_TO_PIDf, 1, 138, 0 },
    { MIRROR_OVERRIDEf, 1, 137, 0 },
    { DO_NOT_CHANGE_TTLf, 1, 136, 0 },
    { DO_NOT_URPFf, 1, 135, 0 },
    { COUNTER_INDEXf, 7, 128, SOCF_LE },
    { COUNTER_MODEf, 3, 125, SOCF_LE },
    { METER_PAIR_INDEXf, 10, 115, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 10, 105, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 104, 0 },
    { METER_PAIR_MODEf, 3, 101, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 100, 0 },
    { METER_SHARING_MODEf, 2, 98, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 92, SOCF_LE },
    { R_NEW_DSCPf, 6, 86, SOCF_LE },
    { Y_NEW_DSCPf, 6, 80, SOCF_LE },
    { ECMPf, 1, 79, 0 },
    { ECMP_NH_INFOf, 15, 65, SOCF_LE },
    { ECMP_HASH_SELf, 3, 76, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 65, SOCF_LE },
    { PPD1_CLASS_TAGf, 13, 65, SOCF_LE },
    { ECMP_PTRf, 11, 65, SOCF_LE },
    { MATCHED_RULEf, 8, 57, SOCF_LE },
    { REDIRECTION_NHf, 1, 56, 0 },
    { REDIRECTIONf, 15, 42, SOCF_LE },
    { REDIRECTION_TYPEf, 2, 54, SOCF_LE },
    { REDIRECTION_NHIf, 14, 42, SOCF_LE },
    { REDIRECTION_DGLPf, 14, 42, SOCF_LE },
    { REDIRECTION_PROFILE_INDEXf, 8, 42, SOCF_LE },
    { CPU_COSf, 6, 36, SOCF_LE },
    { G_COS_INT_PRIf, 5, 31, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 26, SOCF_LE },
    { R_COS_INT_PRIf, 5, 21, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 18, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 15, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 12, SOCF_LE },
    { EGRESS_MIRRORf, 2, 10, SOCF_LE },
    { MIRRORf, 4, 8, SOCF_LE },
    { INGRESS_MIRRORf, 2, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56504_B0m_fields[] = {
    { GREEN_TO_PIDf, 1, 141, 0 },
    { ECN_CNGf, 1, 140, 0 },
    { CHANGE_PRIORITYf, 4, 136, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 133, SOCF_LE },
    { COPY_TO_CPUf, 2, 131, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 128, SOCF_LE },
    { CHAINf, 1, 127, 0 },
    { DROPf, 2, 125, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 124, 0 },
    { MIRRORf, 2, 122, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 119, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 117, SOCF_LE },
    { RP_DROPf, 2, 115, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 113, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 111, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 110, 0 },
    { YP_DROPf, 2, 108, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 106, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 104, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 103, 0 },
    { COUNTER_INDEXf, 6, 97, SOCF_LE },
    { COUNTER_MODEf, 4, 93, SOCF_LE },
    { METER_INDEX_ODDf, 6, 87, SOCF_LE },
    { METER_INDEX_EVENf, 6, 81, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 80, 0 },
    { METER_UPDATE_EVENf, 1, 79, 0 },
    { METER_TEST_ODDf, 1, 78, 0 },
    { METER_TEST_EVENf, 1, 77, 0 },
    { METER_PAIR_MODEf, 3, 74, SOCF_LE },
    { NEWPRIf, 3, 71, SOCF_LE },
    { NEWDSCP_TOSf, 6, 65, SOCF_LE },
    { RP_DSCPf, 6, 59, SOCF_LE },
    { YP_DSCPf, 6, 53, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 52, 0 },
    { MATCHED_RULEf, 8, 45, SOCF_LE },
    { ECMPf, 1, 50, 0 },
    { ECMP_COUNTf, 5, 45, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 34, SOCF_LE },
    { ECMP_PTRf, 11, 34, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 34, SOCF_LE },
    { CHAIN_VALIDf, 1, 33, 0 },
    { REDIRECTIONf, 29, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 26, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56514_A0m_fields[] = {
    { CLASSIFICATION_TAG_UPPERf, 1, 145, 0 },
    { GREEN_TO_PIDf, 1, 144, 0 },
    { ECN_CNGf, 1, 143, 0 },
    { CHANGE_PRIORITYf, 4, 139, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 136, SOCF_LE },
    { COPY_TO_CPUf, 2, 134, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 131, SOCF_LE },
    { CHAINf, 1, 130, 0 },
    { DROPf, 2, 128, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 127, 0 },
    { MIRRORf, 2, 125, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 122, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 120, SOCF_LE },
    { RP_DROPf, 2, 118, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 116, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 114, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 113, 0 },
    { YP_DROPf, 2, 111, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 109, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 107, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 106, 0 },
    { COUNTER_INDEXf, 7, 99, SOCF_LE },
    { COUNTER_MODEf, 4, 95, SOCF_LE },
    { METER_INDEX_ODDf, 7, 88, SOCF_LE },
    { METER_INDEX_EVENf, 7, 81, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 80, 0 },
    { METER_UPDATE_EVENf, 1, 79, 0 },
    { METER_TEST_ODDf, 1, 78, 0 },
    { METER_TEST_EVENf, 1, 77, 0 },
    { METER_PAIR_MODEf, 3, 74, SOCF_LE },
    { NEWPRIf, 3, 71, SOCF_LE },
    { NEWDSCP_TOSf, 6, 65, SOCF_LE },
    { RP_DSCPf, 6, 59, SOCF_LE },
    { YP_DSCPf, 6, 53, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 52, 0 },
    { MATCHED_RULEf, 8, 45, SOCF_LE },
    { ECMPf, 1, 50, 0 },
    { ECMP_COUNTf, 5, 45, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 34, SOCF_LE },
    { ECMP_PTRf, 11, 34, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 34, SOCF_LE },
    { CHAIN_VALIDf, 1, 33, 0 },
    { REDIRECTIONf, 29, 5, SOCF_LE },
    { CHAIN_INDEXf, 8, 25, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56624_A0m_fields[] = {
    { RESERVEDf, 8, 204, SOCF_LE|SOCF_RES },
    { G_CHANGE_PKT_PRIf, 3, 201, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 198, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 195, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 192, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 189, SOCF_LE },
    { G_DROPf, 2, 187, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 184, SOCF_LE },
    { G_CHANGE_ECNf, 2, 182, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 180, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 177, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 174, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 172, SOCF_LE },
    { Y_DROPf, 2, 170, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 168, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 165, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 163, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 160, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 157, SOCF_LE },
    { R_CHANGE_ECNf, 2, 155, SOCF_LE },
    { R_DROPf, 2, 153, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 151, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 148, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 146, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 145, 0 },
    { GREEN_TO_PIDf, 1, 144, 0 },
    { MIRROR_OVERRIDEf, 1, 143, 0 },
    { INGRESS_MIRRORf, 2, 141, SOCF_LE },
    { EGRESS_MIRRORf, 2, 139, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 138, 0 },
    { DO_NOT_URPFf, 1, 137, 0 },
    { IPFIX_CONTROLf, 2, 135, SOCF_LE },
    { COUNTER_INDEXf, 8, 127, SOCF_LE },
    { COUNTER_MODEf, 3, 124, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 112, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 100, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 99, 0 },
    { METER_PAIR_MODEf, 3, 96, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 95, 0 },
    { METER_SHARING_MODEf, 2, 93, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 87, SOCF_LE },
    { R_NEW_DSCPf, 6, 81, SOCF_LE },
    { Y_NEW_DSCPf, 6, 75, SOCF_LE },
    { ECMPf, 1, 74, 0 },
    { ECMP_NH_INFOf, 15, 60, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 60, SOCF_LE },
    { ECMP_PTRf, 11, 60, SOCF_LE },
    { MATCHED_RULEf, 8, 52, SOCF_LE },
    { REDIRECTIONf, 14, 38, SOCF_LE },
    { CPU_COSf, 6, 32, SOCF_LE },
    { G_COS_INT_PRIf, 5, 27, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 22, SOCF_LE },
    { R_COS_INT_PRIf, 5, 17, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 14, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 11, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56624_B0m_fields[] = {
    { RESERVEDf, 8, 204, SOCF_LE|SOCF_RES },
    { G_CHANGE_PKT_PRIf, 3, 201, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 198, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 195, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 192, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 189, SOCF_LE },
    { G_DROPf, 2, 187, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 184, SOCF_LE },
    { G_CHANGE_ECNf, 2, 182, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 180, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 177, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 174, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 172, SOCF_LE },
    { Y_DROPf, 2, 170, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 168, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 165, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 163, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 160, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 157, SOCF_LE },
    { R_CHANGE_ECNf, 2, 155, SOCF_LE },
    { R_DROPf, 2, 153, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 151, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 148, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 146, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 145, 0 },
    { GREEN_TO_PIDf, 1, 144, 0 },
    { MIRROR_OVERRIDEf, 1, 143, 0 },
    { INGRESS_MIRRORf, 2, 141, SOCF_LE },
    { EGRESS_MIRRORf, 2, 139, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 138, 0 },
    { DO_NOT_URPFf, 1, 137, 0 },
    { IPFIX_CONTROLf, 2, 135, SOCF_LE },
    { COUNTER_INDEXf, 8, 127, SOCF_LE },
    { COUNTER_MODEf, 3, 124, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 112, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 100, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 99, 0 },
    { METER_PAIR_MODEf, 3, 96, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 95, 0 },
    { METER_SHARING_MODEf, 2, 93, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 87, SOCF_LE },
    { R_NEW_DSCPf, 6, 81, SOCF_LE },
    { Y_NEW_DSCPf, 6, 75, SOCF_LE },
    { ECMPf, 1, 74, 0 },
    { ECMP_NH_INFOf, 15, 60, SOCF_LE },
    { ECMP_HASH_SELf, 3, 71, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 60, SOCF_LE },
    { ECMP_PTRf, 11, 60, SOCF_LE },
    { MATCHED_RULEf, 8, 52, SOCF_LE },
    { REDIRECTIONf, 14, 38, SOCF_LE },
    { CPU_COSf, 6, 32, SOCF_LE },
    { G_COS_INT_PRIf, 5, 27, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 22, SOCF_LE },
    { R_COS_INT_PRIf, 5, 17, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 14, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 11, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 219, 0 },
    { RESERVEDf, 2, 217, SOCF_LE|SOCF_RES },
    { G_CHANGE_PKT_PRIf, 3, 214, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 211, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 208, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 205, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 202, SOCF_LE },
    { G_DROPf, 2, 200, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 197, SOCF_LE },
    { G_L3SW_CHANGE_L2_FIELDSf, 3, 197, SOCF_LE },
    { G_CHANGE_ECNf, 2, 195, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 193, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 190, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 187, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 185, SOCF_LE },
    { Y_DROPf, 2, 183, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 181, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 178, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 176, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 173, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 170, SOCF_LE },
    { R_CHANGE_ECNf, 2, 168, SOCF_LE },
    { R_DROPf, 2, 166, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 164, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 161, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 159, SOCF_LE },
    { CHANGE_CPU_COSf, 2, 157, SOCF_LE },
    { GREEN_TO_PIDf, 1, 156, 0 },
    { MIRROR_OVERRIDEf, 1, 155, 0 },
    { DO_NOT_CHANGE_TTLf, 1, 154, 0 },
    { DO_NOT_URPFf, 1, 153, 0 },
    { IPFIX_CONTROLf, 2, 151, SOCF_LE },
    { COUNTER_INDEXf, 8, 143, SOCF_LE },
    { COUNTER_MODEf, 3, 140, SOCF_LE },
    { METER_PAIR_INDEXf, 12, 128, SOCF_LE },
    { SHARED_METER_PAIR_INDEXf, 12, 116, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 115, 0 },
    { METER_PAIR_MODEf, 3, 112, SOCF_LE },
    { METER_SHARING_MODE_MODIFIERf, 1, 111, 0 },
    { METER_SHARING_MODEf, 2, 109, SOCF_LE },
    { G_NEW_DSCP_TOSf, 6, 103, SOCF_LE },
    { R_NEW_DSCPf, 6, 97, SOCF_LE },
    { Y_NEW_DSCPf, 6, 91, SOCF_LE },
    { EH_QUEUE_TAGf, 16, 75, SOCF_LE },
    { ECMP_NH_INFOf, 19, 72, SOCF_LE },
    { PPD3_CLASS_TAGf, 16, 72, SOCF_LE },
    { ECMPf, 1, 86, 0 },
    { NEXT_HOP_INDEXf, 14, 72, SOCF_LE },
    { ECMP_HASH_SELf, 3, 82, SOCF_LE },
    { ECMP_PTRf, 10, 72, SOCF_LE },
    { EH_TMf, 1, 74, 0 },
    { EH_TAG_TYPEf, 2, 72, SOCF_LE },
    { MATCHED_RULEf, 8, 64, SOCF_LE },
    { HI_PRI_ACTION_CONTROLf, 1, 63, 0 },
    { REDIRECTIONf, 22, 42, SOCF_LE },
    { HI_PRI_RESOLVEf, 1, 62, 0 },
    { SPLIT_DROP_RESOLVEf, 1, 61, 0 },
    { SUPPRESS_COLOR_SENSITIVE_ACTIONSf, 1, 60, 0 },
    { DEFER_QOS_MARKINGSf, 1, 59, 0 },
    { SUPPRESS_SW_ACTIONSf, 1, 58, 0 },
    { SUPPRESS_VXLTf, 1, 57, 0 },
    { CPU_COSf, 6, 36, SOCF_LE },
    { G_COS_INT_PRIf, 5, 31, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 26, SOCF_LE },
    { R_COS_INT_PRIf, 5, 21, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 18, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 15, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 12, SOCF_LE },
    { MIRRORf, 4, 8, SOCF_LE },
    { MTP_INDEX3f, 2, 6, SOCF_LE },
    { MTP_INDEX2f, 2, 4, SOCF_LE },
    { MTP_INDEX1f, 2, 2, SOCF_LE },
    { MTP_INDEX0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56800_A0m_fields[] = {
    { GREEN_TO_PIDf, 1, 134, 0 },
    { ECN_CNGf, 1, 133, 0 },
    { CHANGE_PRIORITYf, 4, 129, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 126, SOCF_LE },
    { COPY_TO_CPUf, 2, 124, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 121, SOCF_LE },
    { CHAINf, 1, 120, 0 },
    { DROPf, 2, 118, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 117, 0 },
    { MIRRORf, 2, 115, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 112, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 110, SOCF_LE },
    { RP_DROPf, 2, 108, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 106, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 104, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 103, 0 },
    { YP_DROPf, 2, 101, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 99, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 97, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 96, 0 },
    { COUNTER_INDEXf, 6, 90, SOCF_LE },
    { COUNTER_MODEf, 4, 86, SOCF_LE },
    { METER_INDEX_ODDf, 6, 80, SOCF_LE },
    { METER_INDEX_EVENf, 6, 74, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 73, 0 },
    { METER_UPDATE_EVENf, 1, 72, 0 },
    { METER_TEST_ODDf, 1, 71, 0 },
    { METER_TEST_EVENf, 1, 70, 0 },
    { METER_PAIR_MODEf, 3, 67, SOCF_LE },
    { NEWPRIf, 4, 63, SOCF_LE },
    { NEWDSCP_TOSf, 6, 57, SOCF_LE },
    { RP_DSCPf, 6, 51, SOCF_LE },
    { YP_DSCPf, 6, 45, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 44, 0 },
    { MATCHED_RULEf, 8, 37, SOCF_LE },
    { ECMPf, 1, 42, 0 },
    { ECMP_COUNTf, 5, 37, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 26, SOCF_LE },
    { ECMP_PTRf, 11, 26, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 26, SOCF_LE },
    { CHAIN_VALIDf, 1, 25, 0 },
    { REDIRECTIONf, 21, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 18, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_POLICY_TABLE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 197, 0 },
    { G_CHANGE_PKT_PRIf, 3, 194, SOCF_LE },
    { G_CHANGE_COS_OR_INT_PRIf, 3, 191, SOCF_LE },
    { G_CHANGE_DSCP_TOSf, 3, 188, SOCF_LE },
    { G_COPY_TO_CPUf, 3, 185, SOCF_LE },
    { G_PACKET_REDIRECTIONf, 3, 182, SOCF_LE },
    { G_DROPf, 2, 180, SOCF_LE },
    { G_L3SW_CHANGE_MACDA_OR_VLANf, 3, 177, SOCF_LE },
    { G_CHANGE_ECNf, 2, 175, SOCF_LE },
    { G_DROP_PRECEDENCEf, 2, 173, SOCF_LE },
    { Y_CHANGE_PKT_PRIf, 3, 170, SOCF_LE },
    { Y_CHANGE_COS_OR_INT_PRIf, 3, 167, SOCF_LE },
    { Y_CHANGE_ECNf, 2, 165, SOCF_LE },
    { Y_DROPf, 2, 163, SOCF_LE },
    { Y_DROP_PRECEDENCEf, 2, 161, SOCF_LE },
    { Y_COPY_TO_CPUf, 3, 158, SOCF_LE },
    { Y_CHANGE_DSCPf, 2, 156, SOCF_LE },
    { R_CHANGE_PKT_PRIf, 3, 153, SOCF_LE },
    { R_CHANGE_COS_OR_INT_PRIf, 3, 150, SOCF_LE },
    { R_CHANGE_ECNf, 2, 148, SOCF_LE },
    { R_DROPf, 2, 146, SOCF_LE },
    { R_DROP_PRECEDENCEf, 2, 144, SOCF_LE },
    { R_COPY_TO_CPUf, 3, 141, SOCF_LE },
    { R_CHANGE_DSCPf, 2, 139, SOCF_LE },
    { CHANGE_CPU_COSf, 1, 138, 0 },
    { GREEN_TO_PIDf, 1, 137, 0 },
    { MIRROR_OVERRIDEf, 1, 136, 0 },
    { INGRESS_MIRRORf, 2, 134, SOCF_LE },
    { EGRESS_MIRRORf, 2, 132, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 131, 0 },
    { DO_NOT_URPFf, 1, 130, 0 },
    { COUNTER_INDEXf, 7, 123, SOCF_LE },
    { COUNTER_MODEf, 3, 120, SOCF_LE },
    { METER_INDEX_ODDf, 10, 110, SOCF_LE },
    { METER_INDEX_EVENf, 10, 100, SOCF_LE },
    { METER_PAIR_MODE_MODIFIERf, 1, 99, 0 },
    { METER_PAIR_MODEf, 3, 96, SOCF_LE },
    { METER_TEST_ODDf, 1, 95, 0 },
    { METER_TEST_EVENf, 1, 94, 0 },
    { METER_UPDATE_ODDf, 1, 93, 0 },
    { METER_UPDATE_EVENf, 1, 92, 0 },
    { G_NEW_DSCP_TOSf, 6, 86, SOCF_LE },
    { R_NEW_DSCPf, 6, 80, SOCF_LE },
    { Y_NEW_DSCPf, 6, 74, SOCF_LE },
    { ECMPf, 1, 73, 0 },
    { ECMP_NH_INFOf, 14, 60, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 60, SOCF_LE },
    { ECMP_PTRf, 11, 60, SOCF_LE },
    { MATCHED_RULEf, 8, 52, SOCF_LE },
    { REDIRECTIONf, 15, 37, SOCF_LE },
    { CPU_COSf, 5, 32, SOCF_LE },
    { G_COS_INT_PRIf, 5, 27, SOCF_LE },
    { Y_COS_INT_PRIf, 5, 22, SOCF_LE },
    { R_COS_INT_PRIf, 5, 17, SOCF_LE },
    { G_NEW_PKT_PRIf, 3, 14, SOCF_LE },
    { Y_NEW_PKT_PRIf, 3, 11, SOCF_LE },
    { R_NEW_PKT_PRIf, 3, 8, SOCF_LE },
    { IM0_MTP_INDEXf, 2, 6, SOCF_LE },
    { IM1_MTP_INDEXf, 2, 4, SOCF_LE },
    { EM0_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM1_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
soc_field_info_t soc_FP_PORT_FIELD_SELm_fields[] = {
    { SLICE15_F3f, 4, 236, SOCF_LE },
    { SLICE15_F2f, 5, 231, SOCF_LE },
    { SLICE15_F1f, 4, 227, SOCF_LE },
    { SLICE15_F0f, 2, 225, SOCF_LE },
    { SLICE14_F3f, 4, 221, SOCF_LE },
    { SLICE14_F2f, 5, 216, SOCF_LE },
    { SLICE14_F1f, 4, 212, SOCF_LE },
    { SLICE14_F0f, 2, 210, SOCF_LE },
    { SLICE13_F3f, 4, 206, SOCF_LE },
    { SLICE13_F2f, 5, 201, SOCF_LE },
    { SLICE13_F1f, 4, 197, SOCF_LE },
    { SLICE13_F0f, 2, 195, SOCF_LE },
    { SLICE12_F3f, 4, 191, SOCF_LE },
    { SLICE12_F2f, 5, 186, SOCF_LE },
    { SLICE12_F1f, 4, 182, SOCF_LE },
    { SLICE12_F0f, 2, 180, SOCF_LE },
    { SLICE11_F3f, 4, 176, SOCF_LE },
    { SLICE11_F2f, 5, 171, SOCF_LE },
    { SLICE11_F1f, 4, 167, SOCF_LE },
    { SLICE11_F0f, 2, 165, SOCF_LE },
    { SLICE10_F3f, 4, 161, SOCF_LE },
    { SLICE10_F2f, 5, 156, SOCF_LE },
    { SLICE10_F1f, 4, 152, SOCF_LE },
    { SLICE10_F0f, 2, 150, SOCF_LE },
    { SLICE9_F3f, 4, 146, SOCF_LE },
    { SLICE9_F2f, 5, 141, SOCF_LE },
    { SLICE9_F1f, 4, 137, SOCF_LE },
    { SLICE9_F0f, 2, 135, SOCF_LE },
    { SLICE8_F3f, 4, 131, SOCF_LE },
    { SLICE8_F2f, 5, 126, SOCF_LE },
    { SLICE8_F1f, 4, 122, SOCF_LE },
    { SLICE8_F0f, 2, 120, SOCF_LE },
    { SLICE7_F3f, 4, 116, SOCF_LE },
    { SLICE7_F2f, 5, 111, SOCF_LE },
    { SLICE7_F1f, 4, 107, SOCF_LE },
    { SLICE7_F0f, 2, 105, SOCF_LE },
    { SLICE6_F3f, 4, 101, SOCF_LE },
    { SLICE6_F2f, 5, 96, SOCF_LE },
    { SLICE6_F1f, 4, 92, SOCF_LE },
    { SLICE6_F0f, 2, 90, SOCF_LE },
    { SLICE5_F3f, 4, 86, SOCF_LE },
    { SLICE5_F2f, 5, 81, SOCF_LE },
    { SLICE5_F1f, 4, 77, SOCF_LE },
    { SLICE5_F0f, 2, 75, SOCF_LE },
    { SLICE4_F3f, 4, 71, SOCF_LE },
    { SLICE4_F2f, 5, 66, SOCF_LE },
    { SLICE4_F1f, 4, 62, SOCF_LE },
    { SLICE4_F0f, 2, 60, SOCF_LE },
    { SLICE3_F3f, 4, 56, SOCF_LE },
    { SLICE3_F2f, 5, 51, SOCF_LE },
    { SLICE3_F1f, 4, 47, SOCF_LE },
    { SLICE3_F0f, 2, 45, SOCF_LE },
    { SLICE2_F3f, 4, 41, SOCF_LE },
    { SLICE2_F2f, 5, 36, SOCF_LE },
    { SLICE2_F1f, 4, 32, SOCF_LE },
    { SLICE2_F0f, 2, 30, SOCF_LE },
    { SLICE1_F3f, 4, 26, SOCF_LE },
    { SLICE1_F2f, 5, 21, SOCF_LE },
    { SLICE1_F1f, 4, 17, SOCF_LE },
    { SLICE1_F0f, 2, 15, SOCF_LE },
    { SLICE0_F3f, 4, 11, SOCF_LE },
    { SLICE0_F2f, 5, 6, SOCF_LE },
    { SLICE0_F1f, 4, 2, SOCF_LE },
    { SLICE0_F0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM53314_A0m_fields[] = {
    { SLICE3_F4f, 2, 50, SOCF_LE },
    { SLICE3_F3f, 3, 47, SOCF_LE },
    { SLICE3_F2f, 4, 43, SOCF_LE },
    { SLICE3_F1f, 4, 39, SOCF_LE },
    { SLICE2_F4f, 2, 37, SOCF_LE },
    { SLICE2_F3f, 3, 34, SOCF_LE },
    { SLICE2_F2f, 4, 30, SOCF_LE },
    { SLICE2_F1f, 4, 26, SOCF_LE },
    { SLICE1_F4f, 2, 24, SOCF_LE },
    { SLICE1_F3f, 3, 21, SOCF_LE },
    { SLICE1_F2f, 4, 17, SOCF_LE },
    { SLICE1_F1f, 4, 13, SOCF_LE },
    { SLICE0_F4f, 2, 11, SOCF_LE },
    { SLICE0_F3f, 3, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56218_A0m_fields[] = {
    { SLICE7_F4f, 1, 87, 0 },
    { SLICE7_F3f, 3, 84, SOCF_LE },
    { SLICE7_F2f, 4, 80, SOCF_LE },
    { SLICE7_F1f, 3, 77, SOCF_LE },
    { SLICE6_F4f, 1, 76, 0 },
    { SLICE6_F3f, 3, 73, SOCF_LE },
    { SLICE6_F2f, 4, 69, SOCF_LE },
    { SLICE6_F1f, 3, 66, SOCF_LE },
    { SLICE5_F4f, 1, 65, 0 },
    { SLICE5_F3f, 3, 62, SOCF_LE },
    { SLICE5_F2f, 4, 58, SOCF_LE },
    { SLICE5_F1f, 3, 55, SOCF_LE },
    { SLICE4_F4f, 1, 54, 0 },
    { SLICE4_F3f, 3, 51, SOCF_LE },
    { SLICE4_F2f, 4, 47, SOCF_LE },
    { SLICE4_F1f, 3, 44, SOCF_LE },
    { SLICE3_F4f, 1, 43, 0 },
    { SLICE3_F3f, 3, 40, SOCF_LE },
    { SLICE3_F2f, 4, 36, SOCF_LE },
    { SLICE3_F1f, 3, 33, SOCF_LE },
    { SLICE2_F4f, 1, 32, 0 },
    { SLICE2_F3f, 3, 29, SOCF_LE },
    { SLICE2_F2f, 4, 25, SOCF_LE },
    { SLICE2_F1f, 3, 22, SOCF_LE },
    { SLICE1_F4f, 1, 21, 0 },
    { SLICE1_F3f, 3, 18, SOCF_LE },
    { SLICE1_F2f, 4, 14, SOCF_LE },
    { SLICE1_F1f, 3, 11, SOCF_LE },
    { SLICE0_F4f, 1, 10, 0 },
    { SLICE0_F3f, 3, 7, SOCF_LE },
    { SLICE0_F2f, 4, 3, SOCF_LE },
    { SLICE0_F1f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56224_A0m_fields[] = {
    { SLICE15_F4f, 1, 191, 0 },
    { SLICE15_F3f, 3, 188, SOCF_LE },
    { SLICE15_F2f, 4, 184, SOCF_LE },
    { SLICE15_F1f, 4, 180, SOCF_LE },
    { SLICE14_F4f, 1, 179, 0 },
    { SLICE14_F3f, 3, 176, SOCF_LE },
    { SLICE14_F2f, 4, 172, SOCF_LE },
    { SLICE14_F1f, 4, 168, SOCF_LE },
    { SLICE13_F4f, 1, 167, 0 },
    { SLICE13_F3f, 3, 164, SOCF_LE },
    { SLICE13_F2f, 4, 160, SOCF_LE },
    { SLICE13_F1f, 4, 156, SOCF_LE },
    { SLICE12_F4f, 1, 155, 0 },
    { SLICE12_F3f, 3, 152, SOCF_LE },
    { SLICE12_F2f, 4, 148, SOCF_LE },
    { SLICE12_F1f, 4, 144, SOCF_LE },
    { SLICE11_F4f, 1, 143, 0 },
    { SLICE11_F3f, 3, 140, SOCF_LE },
    { SLICE11_F2f, 4, 136, SOCF_LE },
    { SLICE11_F1f, 4, 132, SOCF_LE },
    { SLICE10_F4f, 1, 131, 0 },
    { SLICE10_F3f, 3, 128, SOCF_LE },
    { SLICE10_F2f, 4, 124, SOCF_LE },
    { SLICE10_F1f, 4, 120, SOCF_LE },
    { SLICE9_F4f, 1, 119, 0 },
    { SLICE9_F3f, 3, 116, SOCF_LE },
    { SLICE9_F2f, 4, 112, SOCF_LE },
    { SLICE9_F1f, 4, 108, SOCF_LE },
    { SLICE8_F4f, 1, 107, 0 },
    { SLICE8_F3f, 3, 104, SOCF_LE },
    { SLICE8_F2f, 4, 100, SOCF_LE },
    { SLICE8_F1f, 4, 96, SOCF_LE },
    { SLICE7_F4f, 1, 95, 0 },
    { SLICE7_F3f, 3, 92, SOCF_LE },
    { SLICE7_F2f, 4, 88, SOCF_LE },
    { SLICE7_F1f, 4, 84, SOCF_LE },
    { SLICE6_F4f, 1, 83, 0 },
    { SLICE6_F3f, 3, 80, SOCF_LE },
    { SLICE6_F2f, 4, 76, SOCF_LE },
    { SLICE6_F1f, 4, 72, SOCF_LE },
    { SLICE5_F4f, 1, 71, 0 },
    { SLICE5_F3f, 3, 68, SOCF_LE },
    { SLICE5_F2f, 4, 64, SOCF_LE },
    { SLICE5_F1f, 4, 60, SOCF_LE },
    { SLICE4_F4f, 1, 59, 0 },
    { SLICE4_F3f, 3, 56, SOCF_LE },
    { SLICE4_F2f, 4, 52, SOCF_LE },
    { SLICE4_F1f, 4, 48, SOCF_LE },
    { SLICE3_F4f, 1, 47, 0 },
    { SLICE3_F3f, 3, 44, SOCF_LE },
    { SLICE3_F2f, 4, 40, SOCF_LE },
    { SLICE3_F1f, 4, 36, SOCF_LE },
    { SLICE2_F4f, 1, 35, 0 },
    { SLICE2_F3f, 3, 32, SOCF_LE },
    { SLICE2_F2f, 4, 28, SOCF_LE },
    { SLICE2_F1f, 4, 24, SOCF_LE },
    { SLICE1_F4f, 1, 23, 0 },
    { SLICE1_F3f, 3, 20, SOCF_LE },
    { SLICE1_F2f, 4, 16, SOCF_LE },
    { SLICE1_F1f, 4, 12, SOCF_LE },
    { SLICE0_F4f, 1, 11, 0 },
    { SLICE0_F3f, 3, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56304_B0m_fields[] = {
    { SLICE7_F3f, 3, 77, SOCF_LE },
    { SLICE7_F2f, 4, 73, SOCF_LE },
    { SLICE7_F1f, 3, 70, SOCF_LE },
    { SLICE6_F3f, 3, 67, SOCF_LE },
    { SLICE6_F2f, 4, 63, SOCF_LE },
    { SLICE6_F1f, 3, 60, SOCF_LE },
    { SLICE5_F3f, 3, 57, SOCF_LE },
    { SLICE5_F2f, 4, 53, SOCF_LE },
    { SLICE5_F1f, 3, 50, SOCF_LE },
    { SLICE4_F3f, 3, 47, SOCF_LE },
    { SLICE4_F2f, 4, 43, SOCF_LE },
    { SLICE4_F1f, 3, 40, SOCF_LE },
    { SLICE3_F3f, 3, 37, SOCF_LE },
    { SLICE3_F2f, 4, 33, SOCF_LE },
    { SLICE3_F1f, 3, 30, SOCF_LE },
    { SLICE2_F3f, 3, 27, SOCF_LE },
    { SLICE2_F2f, 4, 23, SOCF_LE },
    { SLICE2_F1f, 3, 20, SOCF_LE },
    { SLICE1_F3f, 3, 17, SOCF_LE },
    { SLICE1_F2f, 4, 13, SOCF_LE },
    { SLICE1_F1f, 3, 10, SOCF_LE },
    { SLICE0_F3f, 3, 7, SOCF_LE },
    { SLICE0_F2f, 4, 3, SOCF_LE },
    { SLICE0_F1f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56334_A0m_fields[] = {
    { RESERVEDf, 1, 156, SOCF_RES },
    { SLICE7_S_TYPE_SELf, 2, 154, SOCF_LE },
    { SLICE6_S_TYPE_SELf, 2, 152, SOCF_LE },
    { SLICE5_S_TYPE_SELf, 2, 150, SOCF_LE },
    { SLICE4_S_TYPE_SELf, 2, 148, SOCF_LE },
    { SLICE3_S_TYPE_SELf, 2, 146, SOCF_LE },
    { SLICE2_S_TYPE_SELf, 2, 144, SOCF_LE },
    { SLICE1_S_TYPE_SELf, 2, 142, SOCF_LE },
    { SLICE0_S_TYPE_SELf, 2, 140, SOCF_LE },
    { SLICE7_D_TYPE_SELf, 2, 138, SOCF_LE },
    { SLICE6_D_TYPE_SELf, 2, 136, SOCF_LE },
    { SLICE5_D_TYPE_SELf, 2, 134, SOCF_LE },
    { SLICE4_D_TYPE_SELf, 2, 132, SOCF_LE },
    { SLICE3_D_TYPE_SELf, 2, 130, SOCF_LE },
    { SLICE2_D_TYPE_SELf, 2, 128, SOCF_LE },
    { SLICE1_D_TYPE_SELf, 2, 126, SOCF_LE },
    { SLICE0_D_TYPE_SELf, 2, 124, SOCF_LE },
    { SLICE7_6_PAIRINGf, 1, 123, 0 },
    { SLICE5_4_PAIRINGf, 1, 122, 0 },
    { SLICE3_2_PAIRINGf, 1, 121, 0 },
    { SLICE1_0_PAIRINGf, 1, 120, 0 },
    { SLICE7_DOUBLE_WIDE_MODEf, 1, 119, 0 },
    { SLICE7_DOUBLE_WIDE_KEY_SELECTf, 2, 117, SOCF_LE },
    { SLICE7_F3f, 4, 113, SOCF_LE },
    { SLICE7_F2f, 4, 109, SOCF_LE },
    { SLICE7_F1f, 4, 105, SOCF_LE },
    { SLICE6_DOUBLE_WIDE_MODEf, 1, 104, 0 },
    { SLICE6_DOUBLE_WIDE_KEY_SELECTf, 2, 102, SOCF_LE },
    { SLICE6_F3f, 4, 98, SOCF_LE },
    { SLICE6_F2f, 4, 94, SOCF_LE },
    { SLICE6_F1f, 4, 90, SOCF_LE },
    { SLICE5_DOUBLE_WIDE_MODEf, 1, 89, 0 },
    { SLICE5_DOUBLE_WIDE_KEY_SELECTf, 2, 87, SOCF_LE },
    { SLICE5_F3f, 4, 83, SOCF_LE },
    { SLICE5_F2f, 4, 79, SOCF_LE },
    { SLICE5_F1f, 4, 75, SOCF_LE },
    { SLICE4_DOUBLE_WIDE_MODEf, 1, 74, 0 },
    { SLICE4_DOUBLE_WIDE_KEY_SELECTf, 2, 72, SOCF_LE },
    { SLICE4_F3f, 4, 68, SOCF_LE },
    { SLICE4_F2f, 4, 64, SOCF_LE },
    { SLICE4_F1f, 4, 60, SOCF_LE },
    { SLICE3_DOUBLE_WIDE_MODEf, 1, 59, 0 },
    { SLICE3_DOUBLE_WIDE_KEY_SELECTf, 2, 57, SOCF_LE },
    { SLICE3_F3f, 4, 53, SOCF_LE },
    { SLICE3_F2f, 4, 49, SOCF_LE },
    { SLICE3_F1f, 4, 45, SOCF_LE },
    { SLICE2_DOUBLE_WIDE_MODEf, 1, 44, 0 },
    { SLICE2_DOUBLE_WIDE_KEY_SELECTf, 2, 42, SOCF_LE },
    { SLICE2_F3f, 4, 38, SOCF_LE },
    { SLICE2_F2f, 4, 34, SOCF_LE },
    { SLICE2_F1f, 4, 30, SOCF_LE },
    { SLICE1_DOUBLE_WIDE_MODEf, 1, 29, 0 },
    { SLICE1_DOUBLE_WIDE_KEY_SELECTf, 2, 27, SOCF_LE },
    { SLICE1_F3f, 4, 23, SOCF_LE },
    { SLICE1_F2f, 4, 19, SOCF_LE },
    { SLICE1_F1f, 4, 15, SOCF_LE },
    { SLICE0_DOUBLE_WIDE_MODEf, 1, 14, 0 },
    { SLICE0_DOUBLE_WIDE_KEY_SELECTf, 2, 12, SOCF_LE },
    { SLICE0_F3f, 4, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56504_A0m_fields[] = {
    { SLICE15_F3f, 3, 157, SOCF_LE },
    { SLICE15_F2f, 4, 153, SOCF_LE },
    { SLICE15_F1f, 3, 150, SOCF_LE },
    { SLICE14_F3f, 3, 147, SOCF_LE },
    { SLICE14_F2f, 4, 143, SOCF_LE },
    { SLICE14_F1f, 3, 140, SOCF_LE },
    { SLICE13_F3f, 3, 137, SOCF_LE },
    { SLICE13_F2f, 4, 133, SOCF_LE },
    { SLICE13_F1f, 3, 130, SOCF_LE },
    { SLICE12_F3f, 3, 127, SOCF_LE },
    { SLICE12_F2f, 4, 123, SOCF_LE },
    { SLICE12_F1f, 3, 120, SOCF_LE },
    { SLICE11_F3f, 3, 117, SOCF_LE },
    { SLICE11_F2f, 4, 113, SOCF_LE },
    { SLICE11_F1f, 3, 110, SOCF_LE },
    { SLICE10_F3f, 3, 107, SOCF_LE },
    { SLICE10_F2f, 4, 103, SOCF_LE },
    { SLICE10_F1f, 3, 100, SOCF_LE },
    { SLICE9_F3f, 3, 97, SOCF_LE },
    { SLICE9_F2f, 4, 93, SOCF_LE },
    { SLICE9_F1f, 3, 90, SOCF_LE },
    { SLICE8_F3f, 3, 87, SOCF_LE },
    { SLICE8_F2f, 4, 83, SOCF_LE },
    { SLICE8_F1f, 3, 80, SOCF_LE },
    { SLICE7_F3f, 3, 77, SOCF_LE },
    { SLICE7_F2f, 4, 73, SOCF_LE },
    { SLICE7_F1f, 3, 70, SOCF_LE },
    { SLICE6_F3f, 3, 67, SOCF_LE },
    { SLICE6_F2f, 4, 63, SOCF_LE },
    { SLICE6_F1f, 3, 60, SOCF_LE },
    { SLICE5_F3f, 3, 57, SOCF_LE },
    { SLICE5_F2f, 4, 53, SOCF_LE },
    { SLICE5_F1f, 3, 50, SOCF_LE },
    { SLICE4_F3f, 3, 47, SOCF_LE },
    { SLICE4_F2f, 4, 43, SOCF_LE },
    { SLICE4_F1f, 3, 40, SOCF_LE },
    { SLICE3_F3f, 3, 37, SOCF_LE },
    { SLICE3_F2f, 4, 33, SOCF_LE },
    { SLICE3_F1f, 3, 30, SOCF_LE },
    { SLICE2_F3f, 3, 27, SOCF_LE },
    { SLICE2_F2f, 4, 23, SOCF_LE },
    { SLICE2_F1f, 3, 20, SOCF_LE },
    { SLICE1_F3f, 3, 17, SOCF_LE },
    { SLICE1_F2f, 4, 13, SOCF_LE },
    { SLICE1_F1f, 3, 10, SOCF_LE },
    { SLICE0_F3f, 3, 7, SOCF_LE },
    { SLICE0_F2f, 4, 3, SOCF_LE },
    { SLICE0_F1f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56514_A0m_fields[] = {
    { SLICE15_14_PAIRINGf, 1, 215, 0 },
    { SLICE13_12_PAIRINGf, 1, 214, 0 },
    { SLICE11_10_PAIRINGf, 1, 213, 0 },
    { SLICE9_8_PAIRINGf, 1, 212, 0 },
    { SLICE7_6_PAIRINGf, 1, 211, 0 },
    { SLICE5_4_PAIRINGf, 1, 210, 0 },
    { SLICE3_2_PAIRINGf, 1, 209, 0 },
    { SLICE1_0_PAIRINGf, 1, 208, 0 },
    { SLICE15_DOUBLE_WIDE_MODEf, 1, 207, 0 },
    { SLICE15_DOUBLE_WIDE_KEY_SELECTf, 1, 206, 0 },
    { SLICE15_F3f, 3, 203, SOCF_LE },
    { SLICE15_F2f, 4, 199, SOCF_LE },
    { SLICE15_F1f, 4, 195, SOCF_LE },
    { SLICE14_DOUBLE_WIDE_MODEf, 1, 194, 0 },
    { SLICE14_DOUBLE_WIDE_KEY_SELECTf, 1, 193, 0 },
    { SLICE14_F3f, 3, 190, SOCF_LE },
    { SLICE14_F2f, 4, 186, SOCF_LE },
    { SLICE14_F1f, 4, 182, SOCF_LE },
    { SLICE13_DOUBLE_WIDE_MODEf, 1, 181, 0 },
    { SLICE13_DOUBLE_WIDE_KEY_SELECTf, 1, 180, 0 },
    { SLICE13_F3f, 3, 177, SOCF_LE },
    { SLICE13_F2f, 4, 173, SOCF_LE },
    { SLICE13_F1f, 4, 169, SOCF_LE },
    { SLICE12_DOUBLE_WIDE_MODEf, 1, 168, 0 },
    { SLICE12_DOUBLE_WIDE_KEY_SELECTf, 1, 167, 0 },
    { SLICE12_F3f, 3, 164, SOCF_LE },
    { SLICE12_F2f, 4, 160, SOCF_LE },
    { SLICE12_F1f, 4, 156, SOCF_LE },
    { SLICE11_DOUBLE_WIDE_MODEf, 1, 155, 0 },
    { SLICE11_DOUBLE_WIDE_KEY_SELECTf, 1, 154, 0 },
    { SLICE11_F3f, 3, 151, SOCF_LE },
    { SLICE11_F2f, 4, 147, SOCF_LE },
    { SLICE11_F1f, 4, 143, SOCF_LE },
    { SLICE10_DOUBLE_WIDE_MODEf, 1, 142, 0 },
    { SLICE10_DOUBLE_WIDE_KEY_SELECTf, 1, 141, 0 },
    { SLICE10_F3f, 3, 138, SOCF_LE },
    { SLICE10_F2f, 4, 134, SOCF_LE },
    { SLICE10_F1f, 4, 130, SOCF_LE },
    { SLICE9_DOUBLE_WIDE_MODEf, 1, 129, 0 },
    { SLICE9_DOUBLE_WIDE_KEY_SELECTf, 1, 128, 0 },
    { SLICE9_F3f, 3, 125, SOCF_LE },
    { SLICE9_F2f, 4, 121, SOCF_LE },
    { SLICE9_F1f, 4, 117, SOCF_LE },
    { SLICE8_DOUBLE_WIDE_MODEf, 1, 116, 0 },
    { SLICE8_DOUBLE_WIDE_KEY_SELECTf, 1, 115, 0 },
    { SLICE8_F3f, 3, 112, SOCF_LE },
    { SLICE8_F2f, 4, 108, SOCF_LE },
    { SLICE8_F1f, 4, 104, SOCF_LE },
    { SLICE7_DOUBLE_WIDE_MODEf, 1, 103, 0 },
    { SLICE7_DOUBLE_WIDE_KEY_SELECTf, 1, 102, 0 },
    { SLICE7_F3f, 3, 99, SOCF_LE },
    { SLICE7_F2f, 4, 95, SOCF_LE },
    { SLICE7_F1f, 4, 91, SOCF_LE },
    { SLICE6_DOUBLE_WIDE_MODEf, 1, 90, 0 },
    { SLICE6_DOUBLE_WIDE_KEY_SELECTf, 1, 89, 0 },
    { SLICE6_F3f, 3, 86, SOCF_LE },
    { SLICE6_F2f, 4, 82, SOCF_LE },
    { SLICE6_F1f, 4, 78, SOCF_LE },
    { SLICE5_DOUBLE_WIDE_MODEf, 1, 77, 0 },
    { SLICE5_DOUBLE_WIDE_KEY_SELECTf, 1, 76, 0 },
    { SLICE5_F3f, 3, 73, SOCF_LE },
    { SLICE5_F2f, 4, 69, SOCF_LE },
    { SLICE5_F1f, 4, 65, SOCF_LE },
    { SLICE4_DOUBLE_WIDE_MODEf, 1, 64, 0 },
    { SLICE4_DOUBLE_WIDE_KEY_SELECTf, 1, 63, 0 },
    { SLICE4_F3f, 3, 60, SOCF_LE },
    { SLICE4_F2f, 4, 56, SOCF_LE },
    { SLICE4_F1f, 4, 52, SOCF_LE },
    { SLICE3_DOUBLE_WIDE_MODEf, 1, 51, 0 },
    { SLICE3_DOUBLE_WIDE_KEY_SELECTf, 1, 50, 0 },
    { SLICE3_F3f, 3, 47, SOCF_LE },
    { SLICE3_F2f, 4, 43, SOCF_LE },
    { SLICE3_F1f, 4, 39, SOCF_LE },
    { SLICE2_DOUBLE_WIDE_MODEf, 1, 38, 0 },
    { SLICE2_DOUBLE_WIDE_KEY_SELECTf, 1, 37, 0 },
    { SLICE2_F3f, 3, 34, SOCF_LE },
    { SLICE2_F2f, 4, 30, SOCF_LE },
    { SLICE2_F1f, 4, 26, SOCF_LE },
    { SLICE1_DOUBLE_WIDE_MODEf, 1, 25, 0 },
    { SLICE1_DOUBLE_WIDE_KEY_SELECTf, 1, 24, 0 },
    { SLICE1_F3f, 3, 21, SOCF_LE },
    { SLICE1_F2f, 4, 17, SOCF_LE },
    { SLICE1_F1f, 4, 13, SOCF_LE },
    { SLICE0_DOUBLE_WIDE_MODEf, 1, 12, 0 },
    { SLICE0_DOUBLE_WIDE_KEY_SELECTf, 1, 11, 0 },
    { SLICE0_F3f, 3, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56601_B0m_fields[] = {
    { SLICE16_F3f, 4, 261, SOCF_LE },
    { SLICE16_F2f, 5, 256, SOCF_LE },
    { SLICE15_F3f, 4, 252, SOCF_LE },
    { SLICE15_F2f, 5, 247, SOCF_LE },
    { SLICE15_F1f, 4, 243, SOCF_LE },
    { SLICE15_F0f, 3, 240, SOCF_LE },
    { SLICE14_F3f, 4, 236, SOCF_LE },
    { SLICE14_F2f, 5, 231, SOCF_LE },
    { SLICE14_F1f, 4, 227, SOCF_LE },
    { SLICE14_F0f, 3, 224, SOCF_LE },
    { SLICE13_F3f, 4, 220, SOCF_LE },
    { SLICE13_F2f, 5, 215, SOCF_LE },
    { SLICE13_F1f, 4, 211, SOCF_LE },
    { SLICE13_F0f, 3, 208, SOCF_LE },
    { SLICE12_F3f, 4, 204, SOCF_LE },
    { SLICE12_F2f, 5, 199, SOCF_LE },
    { SLICE12_F1f, 4, 195, SOCF_LE },
    { SLICE12_F0f, 3, 192, SOCF_LE },
    { SLICE11_F3f, 4, 188, SOCF_LE },
    { SLICE11_F2f, 5, 183, SOCF_LE },
    { SLICE11_F1f, 4, 179, SOCF_LE },
    { SLICE11_F0f, 3, 176, SOCF_LE },
    { SLICE10_F3f, 4, 172, SOCF_LE },
    { SLICE10_F2f, 5, 167, SOCF_LE },
    { SLICE10_F1f, 4, 163, SOCF_LE },
    { SLICE10_F0f, 3, 160, SOCF_LE },
    { SLICE9_F3f, 4, 156, SOCF_LE },
    { SLICE9_F2f, 5, 151, SOCF_LE },
    { SLICE9_F1f, 4, 147, SOCF_LE },
    { SLICE9_F0f, 3, 144, SOCF_LE },
    { SLICE8_F3f, 4, 140, SOCF_LE },
    { SLICE8_F2f, 5, 135, SOCF_LE },
    { SLICE8_F1f, 4, 131, SOCF_LE },
    { SLICE8_F0f, 3, 128, SOCF_LE },
    { SLICE7_F3f, 4, 124, SOCF_LE },
    { SLICE7_F2f, 5, 119, SOCF_LE },
    { SLICE7_F1f, 4, 115, SOCF_LE },
    { SLICE7_F0f, 3, 112, SOCF_LE },
    { SLICE6_F3f, 4, 108, SOCF_LE },
    { SLICE6_F2f, 5, 103, SOCF_LE },
    { SLICE6_F1f, 4, 99, SOCF_LE },
    { SLICE6_F0f, 3, 96, SOCF_LE },
    { SLICE5_F3f, 4, 92, SOCF_LE },
    { SLICE5_F2f, 5, 87, SOCF_LE },
    { SLICE5_F1f, 4, 83, SOCF_LE },
    { SLICE5_F0f, 3, 80, SOCF_LE },
    { SLICE4_F3f, 4, 76, SOCF_LE },
    { SLICE4_F2f, 5, 71, SOCF_LE },
    { SLICE4_F1f, 4, 67, SOCF_LE },
    { SLICE4_F0f, 3, 64, SOCF_LE },
    { SLICE3_F3f, 4, 60, SOCF_LE },
    { SLICE3_F2f, 5, 55, SOCF_LE },
    { SLICE3_F1f, 4, 51, SOCF_LE },
    { SLICE3_F0f, 3, 48, SOCF_LE },
    { SLICE2_F3f, 4, 44, SOCF_LE },
    { SLICE2_F2f, 5, 39, SOCF_LE },
    { SLICE2_F1f, 4, 35, SOCF_LE },
    { SLICE2_F0f, 3, 32, SOCF_LE },
    { SLICE1_F3f, 4, 28, SOCF_LE },
    { SLICE1_F2f, 5, 23, SOCF_LE },
    { SLICE1_F1f, 4, 19, SOCF_LE },
    { SLICE1_F0f, 3, 16, SOCF_LE },
    { SLICE0_F3f, 4, 12, SOCF_LE },
    { SLICE0_F2f, 5, 7, SOCF_LE },
    { SLICE0_F1f, 4, 3, SOCF_LE },
    { SLICE0_F0f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56624_A0m_fields[] = {
    { SLICE15_14_PAIRINGf, 1, 247, 0 },
    { SLICE13_12_PAIRINGf, 1, 246, 0 },
    { SLICE11_10_PAIRINGf, 1, 245, 0 },
    { SLICE9_8_PAIRINGf, 1, 244, 0 },
    { SLICE7_6_PAIRINGf, 1, 243, 0 },
    { SLICE5_4_PAIRINGf, 1, 242, 0 },
    { SLICE3_2_PAIRINGf, 1, 241, 0 },
    { SLICE1_0_PAIRINGf, 1, 240, 0 },
    { SLICE15_DOUBLE_WIDE_MODEf, 1, 239, 0 },
    { SLICE15_DOUBLE_WIDE_KEY_SELECTf, 2, 237, SOCF_LE },
    { SLICE15_F3f, 4, 233, SOCF_LE },
    { SLICE15_F2f, 4, 229, SOCF_LE },
    { SLICE15_F1f, 4, 225, SOCF_LE },
    { SLICE14_DOUBLE_WIDE_MODEf, 1, 224, 0 },
    { SLICE14_DOUBLE_WIDE_KEY_SELECTf, 2, 222, SOCF_LE },
    { SLICE14_F3f, 4, 218, SOCF_LE },
    { SLICE14_F2f, 4, 214, SOCF_LE },
    { SLICE14_F1f, 4, 210, SOCF_LE },
    { SLICE13_DOUBLE_WIDE_MODEf, 1, 209, 0 },
    { SLICE13_DOUBLE_WIDE_KEY_SELECTf, 2, 207, SOCF_LE },
    { SLICE13_F3f, 4, 203, SOCF_LE },
    { SLICE13_F2f, 4, 199, SOCF_LE },
    { SLICE13_F1f, 4, 195, SOCF_LE },
    { SLICE12_DOUBLE_WIDE_MODEf, 1, 194, 0 },
    { SLICE12_DOUBLE_WIDE_KEY_SELECTf, 2, 192, SOCF_LE },
    { SLICE12_F3f, 4, 188, SOCF_LE },
    { SLICE12_F2f, 4, 184, SOCF_LE },
    { SLICE12_F1f, 4, 180, SOCF_LE },
    { SLICE11_DOUBLE_WIDE_MODEf, 1, 179, 0 },
    { SLICE11_DOUBLE_WIDE_KEY_SELECTf, 2, 177, SOCF_LE },
    { SLICE11_F3f, 4, 173, SOCF_LE },
    { SLICE11_F2f, 4, 169, SOCF_LE },
    { SLICE11_F1f, 4, 165, SOCF_LE },
    { SLICE10_DOUBLE_WIDE_MODEf, 1, 164, 0 },
    { SLICE10_DOUBLE_WIDE_KEY_SELECTf, 2, 162, SOCF_LE },
    { SLICE10_F3f, 4, 158, SOCF_LE },
    { SLICE10_F2f, 4, 154, SOCF_LE },
    { SLICE10_F1f, 4, 150, SOCF_LE },
    { SLICE9_DOUBLE_WIDE_MODEf, 1, 149, 0 },
    { SLICE9_DOUBLE_WIDE_KEY_SELECTf, 2, 147, SOCF_LE },
    { SLICE9_F3f, 4, 143, SOCF_LE },
    { SLICE9_F2f, 4, 139, SOCF_LE },
    { SLICE9_F1f, 4, 135, SOCF_LE },
    { SLICE8_DOUBLE_WIDE_MODEf, 1, 134, 0 },
    { SLICE8_DOUBLE_WIDE_KEY_SELECTf, 2, 132, SOCF_LE },
    { SLICE8_F3f, 4, 128, SOCF_LE },
    { SLICE8_F2f, 4, 124, SOCF_LE },
    { SLICE8_F1f, 4, 120, SOCF_LE },
    { SLICE7_DOUBLE_WIDE_MODEf, 1, 119, 0 },
    { SLICE7_DOUBLE_WIDE_KEY_SELECTf, 2, 117, SOCF_LE },
    { SLICE7_F3f, 4, 113, SOCF_LE },
    { SLICE7_F2f, 4, 109, SOCF_LE },
    { SLICE7_F1f, 4, 105, SOCF_LE },
    { SLICE6_DOUBLE_WIDE_MODEf, 1, 104, 0 },
    { SLICE6_DOUBLE_WIDE_KEY_SELECTf, 2, 102, SOCF_LE },
    { SLICE6_F3f, 4, 98, SOCF_LE },
    { SLICE6_F2f, 4, 94, SOCF_LE },
    { SLICE6_F1f, 4, 90, SOCF_LE },
    { SLICE5_DOUBLE_WIDE_MODEf, 1, 89, 0 },
    { SLICE5_DOUBLE_WIDE_KEY_SELECTf, 2, 87, SOCF_LE },
    { SLICE5_F3f, 4, 83, SOCF_LE },
    { SLICE5_F2f, 4, 79, SOCF_LE },
    { SLICE5_F1f, 4, 75, SOCF_LE },
    { SLICE4_DOUBLE_WIDE_MODEf, 1, 74, 0 },
    { SLICE4_DOUBLE_WIDE_KEY_SELECTf, 2, 72, SOCF_LE },
    { SLICE4_F3f, 4, 68, SOCF_LE },
    { SLICE4_F2f, 4, 64, SOCF_LE },
    { SLICE4_F1f, 4, 60, SOCF_LE },
    { SLICE3_DOUBLE_WIDE_MODEf, 1, 59, 0 },
    { SLICE3_DOUBLE_WIDE_KEY_SELECTf, 2, 57, SOCF_LE },
    { SLICE3_F3f, 4, 53, SOCF_LE },
    { SLICE3_F2f, 4, 49, SOCF_LE },
    { SLICE3_F1f, 4, 45, SOCF_LE },
    { SLICE2_DOUBLE_WIDE_MODEf, 1, 44, 0 },
    { SLICE2_DOUBLE_WIDE_KEY_SELECTf, 2, 42, SOCF_LE },
    { SLICE2_F3f, 4, 38, SOCF_LE },
    { SLICE2_F2f, 4, 34, SOCF_LE },
    { SLICE2_F1f, 4, 30, SOCF_LE },
    { SLICE1_DOUBLE_WIDE_MODEf, 1, 29, 0 },
    { SLICE1_DOUBLE_WIDE_KEY_SELECTf, 2, 27, SOCF_LE },
    { SLICE1_F3f, 4, 23, SOCF_LE },
    { SLICE1_F2f, 4, 19, SOCF_LE },
    { SLICE1_F1f, 4, 15, SOCF_LE },
    { SLICE0_DOUBLE_WIDE_MODEf, 1, 14, 0 },
    { SLICE0_DOUBLE_WIDE_KEY_SELECTf, 2, 12, SOCF_LE },
    { SLICE0_F3f, 4, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 312, 0 },
    { SLICE15_S_TYPE_SELf, 2, 310, SOCF_LE },
    { SLICE14_S_TYPE_SELf, 2, 308, SOCF_LE },
    { SLICE13_S_TYPE_SELf, 2, 306, SOCF_LE },
    { SLICE12_S_TYPE_SELf, 2, 304, SOCF_LE },
    { SLICE11_S_TYPE_SELf, 2, 302, SOCF_LE },
    { SLICE10_S_TYPE_SELf, 2, 300, SOCF_LE },
    { SLICE9_S_TYPE_SELf, 2, 298, SOCF_LE },
    { SLICE8_S_TYPE_SELf, 2, 296, SOCF_LE },
    { SLICE7_S_TYPE_SELf, 2, 294, SOCF_LE },
    { SLICE6_S_TYPE_SELf, 2, 292, SOCF_LE },
    { SLICE5_S_TYPE_SELf, 2, 290, SOCF_LE },
    { SLICE4_S_TYPE_SELf, 2, 288, SOCF_LE },
    { SLICE3_S_TYPE_SELf, 2, 286, SOCF_LE },
    { SLICE2_S_TYPE_SELf, 2, 284, SOCF_LE },
    { SLICE1_S_TYPE_SELf, 2, 282, SOCF_LE },
    { SLICE0_S_TYPE_SELf, 2, 280, SOCF_LE },
    { SLICE15_D_TYPE_SELf, 2, 278, SOCF_LE },
    { SLICE14_D_TYPE_SELf, 2, 276, SOCF_LE },
    { SLICE13_D_TYPE_SELf, 2, 274, SOCF_LE },
    { SLICE12_D_TYPE_SELf, 2, 272, SOCF_LE },
    { SLICE11_D_TYPE_SELf, 2, 270, SOCF_LE },
    { SLICE10_D_TYPE_SELf, 2, 268, SOCF_LE },
    { SLICE9_D_TYPE_SELf, 2, 266, SOCF_LE },
    { SLICE8_D_TYPE_SELf, 2, 264, SOCF_LE },
    { SLICE7_D_TYPE_SELf, 2, 262, SOCF_LE },
    { SLICE6_D_TYPE_SELf, 2, 260, SOCF_LE },
    { SLICE5_D_TYPE_SELf, 2, 258, SOCF_LE },
    { SLICE4_D_TYPE_SELf, 2, 256, SOCF_LE },
    { SLICE3_D_TYPE_SELf, 2, 254, SOCF_LE },
    { SLICE2_D_TYPE_SELf, 2, 252, SOCF_LE },
    { SLICE1_D_TYPE_SELf, 2, 250, SOCF_LE },
    { SLICE0_D_TYPE_SELf, 2, 248, SOCF_LE },
    { SLICE15_14_PAIRINGf, 1, 247, 0 },
    { SLICE13_12_PAIRINGf, 1, 246, 0 },
    { SLICE11_10_PAIRINGf, 1, 245, 0 },
    { SLICE9_8_PAIRINGf, 1, 244, 0 },
    { SLICE7_6_PAIRINGf, 1, 243, 0 },
    { SLICE5_4_PAIRINGf, 1, 242, 0 },
    { SLICE3_2_PAIRINGf, 1, 241, 0 },
    { SLICE1_0_PAIRINGf, 1, 240, 0 },
    { SLICE15_DOUBLE_WIDE_MODEf, 1, 239, 0 },
    { SLICE15_DOUBLE_WIDE_KEY_SELECTf, 2, 237, SOCF_LE },
    { SLICE15_F3f, 4, 233, SOCF_LE },
    { SLICE15_F2f, 4, 229, SOCF_LE },
    { SLICE15_F1f, 4, 225, SOCF_LE },
    { SLICE14_DOUBLE_WIDE_MODEf, 1, 224, 0 },
    { SLICE14_DOUBLE_WIDE_KEY_SELECTf, 2, 222, SOCF_LE },
    { SLICE14_F3f, 4, 218, SOCF_LE },
    { SLICE14_F2f, 4, 214, SOCF_LE },
    { SLICE14_F1f, 4, 210, SOCF_LE },
    { SLICE13_DOUBLE_WIDE_MODEf, 1, 209, 0 },
    { SLICE13_DOUBLE_WIDE_KEY_SELECTf, 2, 207, SOCF_LE },
    { SLICE13_F3f, 4, 203, SOCF_LE },
    { SLICE13_F2f, 4, 199, SOCF_LE },
    { SLICE13_F1f, 4, 195, SOCF_LE },
    { SLICE12_DOUBLE_WIDE_MODEf, 1, 194, 0 },
    { SLICE12_DOUBLE_WIDE_KEY_SELECTf, 2, 192, SOCF_LE },
    { SLICE12_F3f, 4, 188, SOCF_LE },
    { SLICE12_F2f, 4, 184, SOCF_LE },
    { SLICE12_F1f, 4, 180, SOCF_LE },
    { SLICE11_DOUBLE_WIDE_MODEf, 1, 179, 0 },
    { SLICE11_DOUBLE_WIDE_KEY_SELECTf, 2, 177, SOCF_LE },
    { SLICE11_F3f, 4, 173, SOCF_LE },
    { SLICE11_F2f, 4, 169, SOCF_LE },
    { SLICE11_F1f, 4, 165, SOCF_LE },
    { SLICE10_DOUBLE_WIDE_MODEf, 1, 164, 0 },
    { SLICE10_DOUBLE_WIDE_KEY_SELECTf, 2, 162, SOCF_LE },
    { SLICE10_F3f, 4, 158, SOCF_LE },
    { SLICE10_F2f, 4, 154, SOCF_LE },
    { SLICE10_F1f, 4, 150, SOCF_LE },
    { SLICE9_DOUBLE_WIDE_MODEf, 1, 149, 0 },
    { SLICE9_DOUBLE_WIDE_KEY_SELECTf, 2, 147, SOCF_LE },
    { SLICE9_F3f, 4, 143, SOCF_LE },
    { SLICE9_F2f, 4, 139, SOCF_LE },
    { SLICE9_F1f, 4, 135, SOCF_LE },
    { SLICE8_DOUBLE_WIDE_MODEf, 1, 134, 0 },
    { SLICE8_DOUBLE_WIDE_KEY_SELECTf, 2, 132, SOCF_LE },
    { SLICE8_F3f, 4, 128, SOCF_LE },
    { SLICE8_F2f, 4, 124, SOCF_LE },
    { SLICE8_F1f, 4, 120, SOCF_LE },
    { SLICE7_DOUBLE_WIDE_MODEf, 1, 119, 0 },
    { SLICE7_DOUBLE_WIDE_KEY_SELECTf, 2, 117, SOCF_LE },
    { SLICE7_F3f, 4, 113, SOCF_LE },
    { SLICE7_F2f, 4, 109, SOCF_LE },
    { SLICE7_F1f, 4, 105, SOCF_LE },
    { SLICE6_DOUBLE_WIDE_MODEf, 1, 104, 0 },
    { SLICE6_DOUBLE_WIDE_KEY_SELECTf, 2, 102, SOCF_LE },
    { SLICE6_F3f, 4, 98, SOCF_LE },
    { SLICE6_F2f, 4, 94, SOCF_LE },
    { SLICE6_F1f, 4, 90, SOCF_LE },
    { SLICE5_DOUBLE_WIDE_MODEf, 1, 89, 0 },
    { SLICE5_DOUBLE_WIDE_KEY_SELECTf, 2, 87, SOCF_LE },
    { SLICE5_F3f, 4, 83, SOCF_LE },
    { SLICE5_F2f, 4, 79, SOCF_LE },
    { SLICE5_F1f, 4, 75, SOCF_LE },
    { SLICE4_DOUBLE_WIDE_MODEf, 1, 74, 0 },
    { SLICE4_DOUBLE_WIDE_KEY_SELECTf, 2, 72, SOCF_LE },
    { SLICE4_F3f, 4, 68, SOCF_LE },
    { SLICE4_F2f, 4, 64, SOCF_LE },
    { SLICE4_F1f, 4, 60, SOCF_LE },
    { SLICE3_DOUBLE_WIDE_MODEf, 1, 59, 0 },
    { SLICE3_DOUBLE_WIDE_KEY_SELECTf, 2, 57, SOCF_LE },
    { SLICE3_F3f, 4, 53, SOCF_LE },
    { SLICE3_F2f, 4, 49, SOCF_LE },
    { SLICE3_F1f, 4, 45, SOCF_LE },
    { SLICE2_DOUBLE_WIDE_MODEf, 1, 44, 0 },
    { SLICE2_DOUBLE_WIDE_KEY_SELECTf, 2, 42, SOCF_LE },
    { SLICE2_F3f, 4, 38, SOCF_LE },
    { SLICE2_F2f, 4, 34, SOCF_LE },
    { SLICE2_F1f, 4, 30, SOCF_LE },
    { SLICE1_DOUBLE_WIDE_MODEf, 1, 29, 0 },
    { SLICE1_DOUBLE_WIDE_KEY_SELECTf, 2, 27, SOCF_LE },
    { SLICE1_F3f, 4, 23, SOCF_LE },
    { SLICE1_F2f, 4, 19, SOCF_LE },
    { SLICE1_F1f, 4, 15, SOCF_LE },
    { SLICE0_DOUBLE_WIDE_MODEf, 1, 14, 0 },
    { SLICE0_DOUBLE_WIDE_KEY_SELECTf, 2, 12, SOCF_LE },
    { SLICE0_F3f, 4, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_PORT_FIELD_SEL_BCM56820_A0m_fields[] = {
    { SLICE11_10_PAIRINGf, 1, 161, 0 },
    { SLICE9_8_PAIRINGf, 1, 160, 0 },
    { SLICE7_6_PAIRINGf, 1, 159, 0 },
    { SLICE5_4_PAIRINGf, 1, 158, 0 },
    { SLICE3_2_PAIRINGf, 1, 157, 0 },
    { SLICE1_0_PAIRINGf, 1, 156, 0 },
    { SLICE11_DOUBLE_WIDE_MODEf, 1, 155, 0 },
    { SLICE11_DOUBLE_WIDE_KEY_SELECTf, 2, 153, SOCF_LE },
    { SLICE11_F3f, 4, 149, SOCF_LE },
    { SLICE11_F2f, 4, 145, SOCF_LE },
    { SLICE11_F1f, 4, 141, SOCF_LE },
    { SLICE10_DOUBLE_WIDE_MODEf, 1, 140, 0 },
    { SLICE10_DOUBLE_WIDE_KEY_SELECTf, 2, 138, SOCF_LE },
    { SLICE10_F3f, 4, 134, SOCF_LE },
    { SLICE10_F2f, 4, 130, SOCF_LE },
    { SLICE10_F1f, 4, 126, SOCF_LE },
    { SLICE9_DOUBLE_WIDE_MODEf, 1, 125, 0 },
    { SLICE9_DOUBLE_WIDE_KEY_SELECTf, 2, 123, SOCF_LE },
    { SLICE9_F3f, 4, 119, SOCF_LE },
    { SLICE9_F2f, 4, 115, SOCF_LE },
    { SLICE9_F1f, 4, 111, SOCF_LE },
    { SLICE8_DOUBLE_WIDE_MODEf, 1, 110, 0 },
    { SLICE8_DOUBLE_WIDE_KEY_SELECTf, 2, 108, SOCF_LE },
    { SLICE8_F3f, 4, 104, SOCF_LE },
    { SLICE8_F2f, 4, 100, SOCF_LE },
    { SLICE8_F1f, 4, 96, SOCF_LE },
    { SLICE7_F3f, 4, 92, SOCF_LE },
    { SLICE7_F2f, 4, 88, SOCF_LE },
    { SLICE7_F1f, 4, 84, SOCF_LE },
    { SLICE6_F3f, 4, 80, SOCF_LE },
    { SLICE6_F2f, 4, 76, SOCF_LE },
    { SLICE6_F1f, 4, 72, SOCF_LE },
    { SLICE5_F3f, 4, 68, SOCF_LE },
    { SLICE5_F2f, 4, 64, SOCF_LE },
    { SLICE5_F1f, 4, 60, SOCF_LE },
    { SLICE4_F3f, 4, 56, SOCF_LE },
    { SLICE4_F2f, 4, 52, SOCF_LE },
    { SLICE4_F1f, 4, 48, SOCF_LE },
    { SLICE3_F3f, 4, 44, SOCF_LE },
    { SLICE3_F2f, 4, 40, SOCF_LE },
    { SLICE3_F1f, 4, 36, SOCF_LE },
    { SLICE2_F3f, 4, 32, SOCF_LE },
    { SLICE2_F2f, 4, 28, SOCF_LE },
    { SLICE2_F1f, 4, 24, SOCF_LE },
    { SLICE1_F3f, 4, 20, SOCF_LE },
    { SLICE1_F2f, 4, 16, SOCF_LE },
    { SLICE1_F1f, 4, 12, SOCF_LE },
    { SLICE0_F3f, 4, 8, SOCF_LE },
    { SLICE0_F2f, 4, 4, SOCF_LE },
    { SLICE0_F1f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_PORT_METER_MAPm_fields[] = {
    { MASKf, 10, 10, SOCF_LE },
    { VALUEf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_PORT_METER_MAP_BCM56334_A0m_fields[] = {
    { MASKf, 8, 8, SOCF_LE },
    { VALUEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_RANGE_CHECKm_fields[] = {
    { SOURCE_DESTINATION_SELECTf, 1, 33, 0 },
    { ENABLEf, 1, 32, 0 },
    { UPPER_BOUNDSf, 16, 16, SOCF_LE },
    { LOWER_BOUNDSf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_RANGE_CHECK_BCM56504_A0m_fields[] = {
    { SOURCE_DESTINATION_SELECTf, 1, 33, 0 },
    { ENABLEf, 1, 32, 0 },
    { UPPER_BOUNDSf, 16, 16, SOCF_LE },
    { LOWER_BOUNDSf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_RANGE_CHECK_BCM56624_A0m_fields[] = {
    { ENABLEf, 1, 34, 0 },
    { FIELD_SELECTf, 2, 32, SOCF_LE },
    { UPPER_BOUNDSf, 16, 16, SOCF_LE },
    { LOWER_BOUNDSf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_FP_SC_BCAST_METER_TABLEm_fields[] = {
    { REFRESHCOUNTf, 19, 34, SOCF_LE },
    { BUCKETSIZEf, 4, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_FP_SLICE_ENTRY_PORT_SELm_fields[] = {
    { ENTRIES_PER_PORT_127_96f, 32, 96, SOCF_LE },
    { ENTRIES_PER_PORTf, 128, 0, SOCF_LE },
    { ENTRIES_PER_PORT_95_64f, 32, 64, SOCF_LE },
    { ENTRIES_PER_PORT_63_32f, 32, 32, SOCF_LE },
    { ENTRIES_PER_PORT_31_0f, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_FP_SLICE_KEY_CONTROLm_fields[] = {
    { SLICE_15_TTL_FN_SELf, 1, 143, 0 },
    { SLICE_15_TCP_FN_SELf, 1, 142, 0 },
    { SLICE_15_TOS_FN_SELf, 1, 141, 0 },
    { SLICE_15_INTERFACE_CLASS_ID_SELf, 2, 139, SOCF_LE },
    { SLICE_15_DST_CLASS_ID_SELf, 2, 137, SOCF_LE },
    { SLICE_15_SRC_CLASS_ID_SELf, 2, 135, SOCF_LE },
    { SLICE_14_TTL_FN_SELf, 1, 134, 0 },
    { SLICE_14_TCP_FN_SELf, 1, 133, 0 },
    { SLICE_14_TOS_FN_SELf, 1, 132, 0 },
    { SLICE_14_INTERFACE_CLASS_ID_SELf, 2, 130, SOCF_LE },
    { SLICE_14_DST_CLASS_ID_SELf, 2, 128, SOCF_LE },
    { SLICE_14_SRC_CLASS_ID_SELf, 2, 126, SOCF_LE },
    { SLICE_13_TTL_FN_SELf, 1, 125, 0 },
    { SLICE_13_TCP_FN_SELf, 1, 124, 0 },
    { SLICE_13_TOS_FN_SELf, 1, 123, 0 },
    { SLICE_13_INTERFACE_CLASS_ID_SELf, 2, 121, SOCF_LE },
    { SLICE_13_DST_CLASS_ID_SELf, 2, 119, SOCF_LE },
    { SLICE_13_SRC_CLASS_ID_SELf, 2, 117, SOCF_LE },
    { SLICE_12_TTL_FN_SELf, 1, 116, 0 },
    { SLICE_12_TCP_FN_SELf, 1, 115, 0 },
    { SLICE_12_TOS_FN_SELf, 1, 114, 0 },
    { SLICE_12_INTERFACE_CLASS_ID_SELf, 2, 112, SOCF_LE },
    { SLICE_12_DST_CLASS_ID_SELf, 2, 110, SOCF_LE },
    { SLICE_12_SRC_CLASS_ID_SELf, 2, 108, SOCF_LE },
    { SLICE_11_TTL_FN_SELf, 1, 107, 0 },
    { SLICE_11_TCP_FN_SELf, 1, 106, 0 },
    { SLICE_11_TOS_FN_SELf, 1, 105, 0 },
    { SLICE_11_INTERFACE_CLASS_ID_SELf, 2, 103, SOCF_LE },
    { SLICE_11_DST_CLASS_ID_SELf, 2, 101, SOCF_LE },
    { SLICE_11_SRC_CLASS_ID_SELf, 2, 99, SOCF_LE },
    { SLICE_10_TTL_FN_SELf, 1, 98, 0 },
    { SLICE_10_TCP_FN_SELf, 1, 97, 0 },
    { SLICE_10_TOS_FN_SELf, 1, 96, 0 },
    { SLICE_10_INTERFACE_CLASS_ID_SELf, 2, 94, SOCF_LE },
    { SLICE_10_DST_CLASS_ID_SELf, 2, 92, SOCF_LE },
    { SLICE_10_SRC_CLASS_ID_SELf, 2, 90, SOCF_LE },
    { SLICE_9_TTL_FN_SELf, 1, 89, 0 },
    { SLICE_9_TCP_FN_SELf, 1, 88, 0 },
    { SLICE_9_TOS_FN_SELf, 1, 87, 0 },
    { SLICE_9_INTERFACE_CLASS_ID_SELf, 2, 85, SOCF_LE },
    { SLICE_9_DST_CLASS_ID_SELf, 2, 83, SOCF_LE },
    { SLICE_9_SRC_CLASS_ID_SELf, 2, 81, SOCF_LE },
    { SLICE_8_TTL_FN_SELf, 1, 80, 0 },
    { SLICE_8_TCP_FN_SELf, 1, 79, 0 },
    { SLICE_8_TOS_FN_SELf, 1, 78, 0 },
    { SLICE_8_INTERFACE_CLASS_ID_SELf, 2, 76, SOCF_LE },
    { SLICE_8_DST_CLASS_ID_SELf, 2, 74, SOCF_LE },
    { SLICE_8_SRC_CLASS_ID_SELf, 2, 72, SOCF_LE },
    { SLICE_7_TTL_FN_SELf, 1, 71, 0 },
    { SLICE_7_TCP_FN_SELf, 1, 70, 0 },
    { SLICE_7_TOS_FN_SELf, 1, 69, 0 },
    { SLICE_7_INTERFACE_CLASS_ID_SELf, 2, 67, SOCF_LE },
    { SLICE_7_DST_CLASS_ID_SELf, 2, 65, SOCF_LE },
    { SLICE_7_SRC_CLASS_ID_SELf, 2, 63, SOCF_LE },
    { SLICE_6_TTL_FN_SELf, 1, 62, 0 },
    { SLICE_6_TCP_FN_SELf, 1, 61, 0 },
    { SLICE_6_TOS_FN_SELf, 1, 60, 0 },
    { SLICE_6_INTERFACE_CLASS_ID_SELf, 2, 58, SOCF_LE },
    { SLICE_6_DST_CLASS_ID_SELf, 2, 56, SOCF_LE },
    { SLICE_6_SRC_CLASS_ID_SELf, 2, 54, SOCF_LE },
    { SLICE_5_TTL_FN_SELf, 1, 53, 0 },
    { SLICE_5_TCP_FN_SELf, 1, 52, 0 },
    { SLICE_5_TOS_FN_SELf, 1, 51, 0 },
    { SLICE_5_INTERFACE_CLASS_ID_SELf, 2, 49, SOCF_LE },
    { SLICE_5_DST_CLASS_ID_SELf, 2, 47, SOCF_LE },
    { SLICE_5_SRC_CLASS_ID_SELf, 2, 45, SOCF_LE },
    { SLICE_4_TTL_FN_SELf, 1, 44, 0 },
    { SLICE_4_TCP_FN_SELf, 1, 43, 0 },
    { SLICE_4_TOS_FN_SELf, 1, 42, 0 },
    { SLICE_4_INTERFACE_CLASS_ID_SELf, 2, 40, SOCF_LE },
    { SLICE_4_DST_CLASS_ID_SELf, 2, 38, SOCF_LE },
    { SLICE_4_SRC_CLASS_ID_SELf, 2, 36, SOCF_LE },
    { SLICE_3_TTL_FN_SELf, 1, 35, 0 },
    { SLICE_3_TCP_FN_SELf, 1, 34, 0 },
    { SLICE_3_TOS_FN_SELf, 1, 33, 0 },
    { SLICE_3_INTERFACE_CLASS_ID_SELf, 2, 31, SOCF_LE },
    { SLICE_3_DST_CLASS_ID_SELf, 2, 29, SOCF_LE },
    { SLICE_3_SRC_CLASS_ID_SELf, 2, 27, SOCF_LE },
    { SLICE_2_TTL_FN_SELf, 1, 26, 0 },
    { SLICE_2_TCP_FN_SELf, 1, 25, 0 },
    { SLICE_2_TOS_FN_SELf, 1, 24, 0 },
    { SLICE_2_INTERFACE_CLASS_ID_SELf, 2, 22, SOCF_LE },
    { SLICE_2_DST_CLASS_ID_SELf, 2, 20, SOCF_LE },
    { SLICE_2_SRC_CLASS_ID_SELf, 2, 18, SOCF_LE },
    { SLICE_1_TTL_FN_SELf, 1, 17, 0 },
    { SLICE_1_TCP_FN_SELf, 1, 16, 0 },
    { SLICE_1_TOS_FN_SELf, 1, 15, 0 },
    { SLICE_1_INTERFACE_CLASS_ID_SELf, 2, 13, SOCF_LE },
    { SLICE_1_DST_CLASS_ID_SELf, 2, 11, SOCF_LE },
    { SLICE_1_SRC_CLASS_ID_SELf, 2, 9, SOCF_LE },
    { SLICE_0_TTL_FN_SELf, 1, 8, 0 },
    { SLICE_0_TCP_FN_SELf, 1, 7, 0 },
    { SLICE_0_TOS_FN_SELf, 1, 6, 0 },
    { SLICE_0_INTERFACE_CLASS_ID_SELf, 2, 4, SOCF_LE },
    { SLICE_0_DST_CLASS_ID_SELf, 2, 2, SOCF_LE },
    { SLICE_0_SRC_CLASS_ID_SELf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_SLICE_KEY_CONTROL_BCM56334_A0m_fields[] = {
    { SLICE_7_TTL_FN_SELf, 1, 71, 0 },
    { SLICE_7_TCP_FN_SELf, 1, 70, 0 },
    { SLICE_7_TOS_FN_SELf, 1, 69, 0 },
    { SLICE_7_INTERFACE_CLASS_ID_SELf, 2, 67, SOCF_LE },
    { SLICE_7_DST_CLASS_ID_SELf, 2, 65, SOCF_LE },
    { SLICE_7_SRC_CLASS_ID_SELf, 2, 63, SOCF_LE },
    { SLICE_6_TTL_FN_SELf, 1, 62, 0 },
    { SLICE_6_TCP_FN_SELf, 1, 61, 0 },
    { SLICE_6_TOS_FN_SELf, 1, 60, 0 },
    { SLICE_6_INTERFACE_CLASS_ID_SELf, 2, 58, SOCF_LE },
    { SLICE_6_DST_CLASS_ID_SELf, 2, 56, SOCF_LE },
    { SLICE_6_SRC_CLASS_ID_SELf, 2, 54, SOCF_LE },
    { SLICE_5_TTL_FN_SELf, 1, 53, 0 },
    { SLICE_5_TCP_FN_SELf, 1, 52, 0 },
    { SLICE_5_TOS_FN_SELf, 1, 51, 0 },
    { SLICE_5_INTERFACE_CLASS_ID_SELf, 2, 49, SOCF_LE },
    { SLICE_5_DST_CLASS_ID_SELf, 2, 47, SOCF_LE },
    { SLICE_5_SRC_CLASS_ID_SELf, 2, 45, SOCF_LE },
    { SLICE_4_TTL_FN_SELf, 1, 44, 0 },
    { SLICE_4_TCP_FN_SELf, 1, 43, 0 },
    { SLICE_4_TOS_FN_SELf, 1, 42, 0 },
    { SLICE_4_INTERFACE_CLASS_ID_SELf, 2, 40, SOCF_LE },
    { SLICE_4_DST_CLASS_ID_SELf, 2, 38, SOCF_LE },
    { SLICE_4_SRC_CLASS_ID_SELf, 2, 36, SOCF_LE },
    { SLICE_3_TTL_FN_SELf, 1, 35, 0 },
    { SLICE_3_TCP_FN_SELf, 1, 34, 0 },
    { SLICE_3_TOS_FN_SELf, 1, 33, 0 },
    { SLICE_3_INTERFACE_CLASS_ID_SELf, 2, 31, SOCF_LE },
    { SLICE_3_DST_CLASS_ID_SELf, 2, 29, SOCF_LE },
    { SLICE_3_SRC_CLASS_ID_SELf, 2, 27, SOCF_LE },
    { SLICE_2_TTL_FN_SELf, 1, 26, 0 },
    { SLICE_2_TCP_FN_SELf, 1, 25, 0 },
    { SLICE_2_TOS_FN_SELf, 1, 24, 0 },
    { SLICE_2_INTERFACE_CLASS_ID_SELf, 2, 22, SOCF_LE },
    { SLICE_2_DST_CLASS_ID_SELf, 2, 20, SOCF_LE },
    { SLICE_2_SRC_CLASS_ID_SELf, 2, 18, SOCF_LE },
    { SLICE_1_TTL_FN_SELf, 1, 17, 0 },
    { SLICE_1_TCP_FN_SELf, 1, 16, 0 },
    { SLICE_1_TOS_FN_SELf, 1, 15, 0 },
    { SLICE_1_INTERFACE_CLASS_ID_SELf, 2, 13, SOCF_LE },
    { SLICE_1_DST_CLASS_ID_SELf, 2, 11, SOCF_LE },
    { SLICE_1_SRC_CLASS_ID_SELf, 2, 9, SOCF_LE },
    { SLICE_0_TTL_FN_SELf, 1, 8, 0 },
    { SLICE_0_TCP_FN_SELf, 1, 7, 0 },
    { SLICE_0_TOS_FN_SELf, 1, 6, 0 },
    { SLICE_0_INTERFACE_CLASS_ID_SELf, 2, 4, SOCF_LE },
    { SLICE_0_DST_CLASS_ID_SELf, 2, 2, SOCF_LE },
    { SLICE_0_SRC_CLASS_ID_SELf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_SLICE_KEY_CONTROL_BCM56634_A0m_fields[] = {
    { SLICE15_RANGE_CHECK_SELf, 2, 174, SOCF_LE },
    { SLICE14_RANGE_CHECK_SELf, 2, 172, SOCF_LE },
    { SLICE13_RANGE_CHECK_SELf, 2, 170, SOCF_LE },
    { SLICE12_RANGE_CHECK_SELf, 2, 168, SOCF_LE },
    { SLICE11_RANGE_CHECK_SELf, 2, 166, SOCF_LE },
    { SLICE10_RANGE_CHECK_SELf, 2, 164, SOCF_LE },
    { SLICE9_RANGE_CHECK_SELf, 2, 162, SOCF_LE },
    { SLICE8_RANGE_CHECK_SELf, 2, 160, SOCF_LE },
    { SLICE7_RANGE_CHECK_SELf, 2, 158, SOCF_LE },
    { SLICE6_RANGE_CHECK_SELf, 2, 156, SOCF_LE },
    { SLICE5_RANGE_CHECK_SELf, 2, 154, SOCF_LE },
    { SLICE4_RANGE_CHECK_SELf, 2, 152, SOCF_LE },
    { SLICE3_RANGE_CHECK_SELf, 2, 150, SOCF_LE },
    { SLICE2_RANGE_CHECK_SELf, 2, 148, SOCF_LE },
    { SLICE1_RANGE_CHECK_SELf, 2, 146, SOCF_LE },
    { SLICE0_RANGE_CHECK_SELf, 2, 144, SOCF_LE },
    { SLICE_15_TTL_FN_SELf, 1, 143, 0 },
    { SLICE_15_TCP_FN_SELf, 1, 142, 0 },
    { SLICE_15_TOS_FN_SELf, 1, 141, 0 },
    { SLICE_15_INTERFACE_CLASS_ID_SELf, 2, 139, SOCF_LE },
    { SLICE_15_DST_CLASS_ID_SELf, 2, 137, SOCF_LE },
    { SLICE_15_SRC_CLASS_ID_SELf, 2, 135, SOCF_LE },
    { SLICE_14_TTL_FN_SELf, 1, 134, 0 },
    { SLICE_14_TCP_FN_SELf, 1, 133, 0 },
    { SLICE_14_TOS_FN_SELf, 1, 132, 0 },
    { SLICE_14_INTERFACE_CLASS_ID_SELf, 2, 130, SOCF_LE },
    { SLICE_14_DST_CLASS_ID_SELf, 2, 128, SOCF_LE },
    { SLICE_14_SRC_CLASS_ID_SELf, 2, 126, SOCF_LE },
    { SLICE_13_TTL_FN_SELf, 1, 125, 0 },
    { SLICE_13_TCP_FN_SELf, 1, 124, 0 },
    { SLICE_13_TOS_FN_SELf, 1, 123, 0 },
    { SLICE_13_INTERFACE_CLASS_ID_SELf, 2, 121, SOCF_LE },
    { SLICE_13_DST_CLASS_ID_SELf, 2, 119, SOCF_LE },
    { SLICE_13_SRC_CLASS_ID_SELf, 2, 117, SOCF_LE },
    { SLICE_12_TTL_FN_SELf, 1, 116, 0 },
    { SLICE_12_TCP_FN_SELf, 1, 115, 0 },
    { SLICE_12_TOS_FN_SELf, 1, 114, 0 },
    { SLICE_12_INTERFACE_CLASS_ID_SELf, 2, 112, SOCF_LE },
    { SLICE_12_DST_CLASS_ID_SELf, 2, 110, SOCF_LE },
    { SLICE_12_SRC_CLASS_ID_SELf, 2, 108, SOCF_LE },
    { SLICE_11_TTL_FN_SELf, 1, 107, 0 },
    { SLICE_11_TCP_FN_SELf, 1, 106, 0 },
    { SLICE_11_TOS_FN_SELf, 1, 105, 0 },
    { SLICE_11_INTERFACE_CLASS_ID_SELf, 2, 103, SOCF_LE },
    { SLICE_11_DST_CLASS_ID_SELf, 2, 101, SOCF_LE },
    { SLICE_11_SRC_CLASS_ID_SELf, 2, 99, SOCF_LE },
    { SLICE_10_TTL_FN_SELf, 1, 98, 0 },
    { SLICE_10_TCP_FN_SELf, 1, 97, 0 },
    { SLICE_10_TOS_FN_SELf, 1, 96, 0 },
    { SLICE_10_INTERFACE_CLASS_ID_SELf, 2, 94, SOCF_LE },
    { SLICE_10_DST_CLASS_ID_SELf, 2, 92, SOCF_LE },
    { SLICE_10_SRC_CLASS_ID_SELf, 2, 90, SOCF_LE },
    { SLICE_9_TTL_FN_SELf, 1, 89, 0 },
    { SLICE_9_TCP_FN_SELf, 1, 88, 0 },
    { SLICE_9_TOS_FN_SELf, 1, 87, 0 },
    { SLICE_9_INTERFACE_CLASS_ID_SELf, 2, 85, SOCF_LE },
    { SLICE_9_DST_CLASS_ID_SELf, 2, 83, SOCF_LE },
    { SLICE_9_SRC_CLASS_ID_SELf, 2, 81, SOCF_LE },
    { SLICE_8_TTL_FN_SELf, 1, 80, 0 },
    { SLICE_8_TCP_FN_SELf, 1, 79, 0 },
    { SLICE_8_TOS_FN_SELf, 1, 78, 0 },
    { SLICE_8_INTERFACE_CLASS_ID_SELf, 2, 76, SOCF_LE },
    { SLICE_8_DST_CLASS_ID_SELf, 2, 74, SOCF_LE },
    { SLICE_8_SRC_CLASS_ID_SELf, 2, 72, SOCF_LE },
    { SLICE_7_TTL_FN_SELf, 1, 71, 0 },
    { SLICE_7_TCP_FN_SELf, 1, 70, 0 },
    { SLICE_7_TOS_FN_SELf, 1, 69, 0 },
    { SLICE_7_INTERFACE_CLASS_ID_SELf, 2, 67, SOCF_LE },
    { SLICE_7_DST_CLASS_ID_SELf, 2, 65, SOCF_LE },
    { SLICE_7_SRC_CLASS_ID_SELf, 2, 63, SOCF_LE },
    { SLICE_6_TTL_FN_SELf, 1, 62, 0 },
    { SLICE_6_TCP_FN_SELf, 1, 61, 0 },
    { SLICE_6_TOS_FN_SELf, 1, 60, 0 },
    { SLICE_6_INTERFACE_CLASS_ID_SELf, 2, 58, SOCF_LE },
    { SLICE_6_DST_CLASS_ID_SELf, 2, 56, SOCF_LE },
    { SLICE_6_SRC_CLASS_ID_SELf, 2, 54, SOCF_LE },
    { SLICE_5_TTL_FN_SELf, 1, 53, 0 },
    { SLICE_5_TCP_FN_SELf, 1, 52, 0 },
    { SLICE_5_TOS_FN_SELf, 1, 51, 0 },
    { SLICE_5_INTERFACE_CLASS_ID_SELf, 2, 49, SOCF_LE },
    { SLICE_5_DST_CLASS_ID_SELf, 2, 47, SOCF_LE },
    { SLICE_5_SRC_CLASS_ID_SELf, 2, 45, SOCF_LE },
    { SLICE_4_TTL_FN_SELf, 1, 44, 0 },
    { SLICE_4_TCP_FN_SELf, 1, 43, 0 },
    { SLICE_4_TOS_FN_SELf, 1, 42, 0 },
    { SLICE_4_INTERFACE_CLASS_ID_SELf, 2, 40, SOCF_LE },
    { SLICE_4_DST_CLASS_ID_SELf, 2, 38, SOCF_LE },
    { SLICE_4_SRC_CLASS_ID_SELf, 2, 36, SOCF_LE },
    { SLICE_3_TTL_FN_SELf, 1, 35, 0 },
    { SLICE_3_TCP_FN_SELf, 1, 34, 0 },
    { SLICE_3_TOS_FN_SELf, 1, 33, 0 },
    { SLICE_3_INTERFACE_CLASS_ID_SELf, 2, 31, SOCF_LE },
    { SLICE_3_DST_CLASS_ID_SELf, 2, 29, SOCF_LE },
    { SLICE_3_SRC_CLASS_ID_SELf, 2, 27, SOCF_LE },
    { SLICE_2_TTL_FN_SELf, 1, 26, 0 },
    { SLICE_2_TCP_FN_SELf, 1, 25, 0 },
    { SLICE_2_TOS_FN_SELf, 1, 24, 0 },
    { SLICE_2_INTERFACE_CLASS_ID_SELf, 2, 22, SOCF_LE },
    { SLICE_2_DST_CLASS_ID_SELf, 2, 20, SOCF_LE },
    { SLICE_2_SRC_CLASS_ID_SELf, 2, 18, SOCF_LE },
    { SLICE_1_TTL_FN_SELf, 1, 17, 0 },
    { SLICE_1_TCP_FN_SELf, 1, 16, 0 },
    { SLICE_1_TOS_FN_SELf, 1, 15, 0 },
    { SLICE_1_INTERFACE_CLASS_ID_SELf, 2, 13, SOCF_LE },
    { SLICE_1_DST_CLASS_ID_SELf, 2, 11, SOCF_LE },
    { SLICE_1_SRC_CLASS_ID_SELf, 2, 9, SOCF_LE },
    { SLICE_0_TTL_FN_SELf, 1, 8, 0 },
    { SLICE_0_TCP_FN_SELf, 1, 7, 0 },
    { SLICE_0_TOS_FN_SELf, 1, 6, 0 },
    { SLICE_0_INTERFACE_CLASS_ID_SELf, 2, 4, SOCF_LE },
    { SLICE_0_DST_CLASS_ID_SELf, 2, 2, SOCF_LE },
    { SLICE_0_SRC_CLASS_ID_SELf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_SLICE_KEY_CONTROL_BCM56820_A0m_fields[] = {
    { SLICE_11_TTL_FN_SELf, 1, 107, 0 },
    { SLICE_11_TCP_FN_SELf, 1, 106, 0 },
    { SLICE_11_TOS_FN_SELf, 1, 105, 0 },
    { SLICE_11_INTERFACE_CLASS_ID_SELf, 2, 103, SOCF_LE },
    { SLICE_11_DST_CLASS_ID_SELf, 2, 101, SOCF_LE },
    { SLICE_11_SRC_CLASS_ID_SELf, 2, 99, SOCF_LE },
    { SLICE_10_TTL_FN_SELf, 1, 98, 0 },
    { SLICE_10_TCP_FN_SELf, 1, 97, 0 },
    { SLICE_10_TOS_FN_SELf, 1, 96, 0 },
    { SLICE_10_INTERFACE_CLASS_ID_SELf, 2, 94, SOCF_LE },
    { SLICE_10_DST_CLASS_ID_SELf, 2, 92, SOCF_LE },
    { SLICE_10_SRC_CLASS_ID_SELf, 2, 90, SOCF_LE },
    { SLICE_9_TTL_FN_SELf, 1, 89, 0 },
    { SLICE_9_TCP_FN_SELf, 1, 88, 0 },
    { SLICE_9_TOS_FN_SELf, 1, 87, 0 },
    { SLICE_9_INTERFACE_CLASS_ID_SELf, 2, 85, SOCF_LE },
    { SLICE_9_DST_CLASS_ID_SELf, 2, 83, SOCF_LE },
    { SLICE_9_SRC_CLASS_ID_SELf, 2, 81, SOCF_LE },
    { SLICE_8_TTL_FN_SELf, 1, 80, 0 },
    { SLICE_8_TCP_FN_SELf, 1, 79, 0 },
    { SLICE_8_TOS_FN_SELf, 1, 78, 0 },
    { SLICE_8_INTERFACE_CLASS_ID_SELf, 2, 76, SOCF_LE },
    { SLICE_8_DST_CLASS_ID_SELf, 2, 74, SOCF_LE },
    { SLICE_8_SRC_CLASS_ID_SELf, 2, 72, SOCF_LE },
    { SLICE_7_TTL_FN_SELf, 1, 71, 0 },
    { SLICE_7_TCP_FN_SELf, 1, 70, 0 },
    { SLICE_7_TOS_FN_SELf, 1, 69, 0 },
    { SLICE_7_INTERFACE_CLASS_ID_SELf, 2, 67, SOCF_LE },
    { SLICE_7_DST_CLASS_ID_SELf, 2, 65, SOCF_LE },
    { SLICE_7_SRC_CLASS_ID_SELf, 2, 63, SOCF_LE },
    { SLICE_6_TTL_FN_SELf, 1, 62, 0 },
    { SLICE_6_TCP_FN_SELf, 1, 61, 0 },
    { SLICE_6_TOS_FN_SELf, 1, 60, 0 },
    { SLICE_6_INTERFACE_CLASS_ID_SELf, 2, 58, SOCF_LE },
    { SLICE_6_DST_CLASS_ID_SELf, 2, 56, SOCF_LE },
    { SLICE_6_SRC_CLASS_ID_SELf, 2, 54, SOCF_LE },
    { SLICE_5_TTL_FN_SELf, 1, 53, 0 },
    { SLICE_5_TCP_FN_SELf, 1, 52, 0 },
    { SLICE_5_TOS_FN_SELf, 1, 51, 0 },
    { SLICE_5_INTERFACE_CLASS_ID_SELf, 2, 49, SOCF_LE },
    { SLICE_5_DST_CLASS_ID_SELf, 2, 47, SOCF_LE },
    { SLICE_5_SRC_CLASS_ID_SELf, 2, 45, SOCF_LE },
    { SLICE_4_TTL_FN_SELf, 1, 44, 0 },
    { SLICE_4_TCP_FN_SELf, 1, 43, 0 },
    { SLICE_4_TOS_FN_SELf, 1, 42, 0 },
    { SLICE_4_INTERFACE_CLASS_ID_SELf, 2, 40, SOCF_LE },
    { SLICE_4_DST_CLASS_ID_SELf, 2, 38, SOCF_LE },
    { SLICE_4_SRC_CLASS_ID_SELf, 2, 36, SOCF_LE },
    { SLICE_3_TTL_FN_SELf, 1, 35, 0 },
    { SLICE_3_TCP_FN_SELf, 1, 34, 0 },
    { SLICE_3_TOS_FN_SELf, 1, 33, 0 },
    { SLICE_3_INTERFACE_CLASS_ID_SELf, 2, 31, SOCF_LE },
    { SLICE_3_DST_CLASS_ID_SELf, 2, 29, SOCF_LE },
    { SLICE_3_SRC_CLASS_ID_SELf, 2, 27, SOCF_LE },
    { SLICE_2_TTL_FN_SELf, 1, 26, 0 },
    { SLICE_2_TCP_FN_SELf, 1, 25, 0 },
    { SLICE_2_TOS_FN_SELf, 1, 24, 0 },
    { SLICE_2_INTERFACE_CLASS_ID_SELf, 2, 22, SOCF_LE },
    { SLICE_2_DST_CLASS_ID_SELf, 2, 20, SOCF_LE },
    { SLICE_2_SRC_CLASS_ID_SELf, 2, 18, SOCF_LE },
    { SLICE_1_TTL_FN_SELf, 1, 17, 0 },
    { SLICE_1_TCP_FN_SELf, 1, 16, 0 },
    { SLICE_1_TOS_FN_SELf, 1, 15, 0 },
    { SLICE_1_INTERFACE_CLASS_ID_SELf, 2, 13, SOCF_LE },
    { SLICE_1_DST_CLASS_ID_SELf, 2, 11, SOCF_LE },
    { SLICE_1_SRC_CLASS_ID_SELf, 2, 9, SOCF_LE },
    { SLICE_0_TTL_FN_SELf, 1, 8, 0 },
    { SLICE_0_TCP_FN_SELf, 1, 7, 0 },
    { SLICE_0_TOS_FN_SELf, 1, 6, 0 },
    { SLICE_0_INTERFACE_CLASS_ID_SELf, 2, 4, SOCF_LE },
    { SLICE_0_DST_CLASS_ID_SELf, 2, 2, SOCF_LE },
    { SLICE_0_SRC_CLASS_ID_SELf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SLICE_MAPm_fields[] = {
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf, 3, 45, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf, 3, 42, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf, 3, 39, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf, 3, 36, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 3, 33, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 3, 30, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 3, 27, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 3, 24, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf, 3, 21, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf, 3, 18, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf, 3, 15, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf, 3, 12, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 3, 9, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 3, 6, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 3, 3, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_SLICE_MAP_BCM53314_A0m_fields[] = {
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 4, 28, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 4, 24, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 4, 20, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 4, 16, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 4, 12, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 4, 8, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 4, 4, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_FP_SLICE_MAP_BCM56334_A0m_fields[] = {
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 141, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 138, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 135, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 132, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 129, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 126, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 123, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f, 3, 120, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 117, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 114, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 111, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 108, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 105, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 102, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 99, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 3, 96, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 93, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 90, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 87, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 84, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 81, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 78, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 75, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f, 3, 72, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 69, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 66, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 63, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 60, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 57, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 54, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 51, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 3, 48, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 45, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 42, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 39, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 36, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 33, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 30, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 27, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f, 3, 24, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 21, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 18, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 15, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 12, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 9, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 6, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 3, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_FP_SLICE_MAP_BCM56514_A0m_fields[] = {
    { VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf, 4, 124, SOCF_LE },
    { VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf, 4, 120, SOCF_LE },
    { VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf, 4, 116, SOCF_LE },
    { VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf, 4, 112, SOCF_LE },
    { VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf, 4, 108, SOCF_LE },
    { VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf, 4, 104, SOCF_LE },
    { VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf, 4, 100, SOCF_LE },
    { VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf, 4, 96, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf, 4, 92, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf, 4, 88, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf, 4, 84, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf, 4, 80, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 4, 76, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 4, 72, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 4, 68, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 4, 64, SOCF_LE },
    { VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf, 4, 60, SOCF_LE },
    { VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf, 4, 56, SOCF_LE },
    { VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf, 4, 52, SOCF_LE },
    { VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf, 4, 48, SOCF_LE },
    { VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf, 4, 44, SOCF_LE },
    { VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf, 4, 40, SOCF_LE },
    { VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf, 4, 36, SOCF_LE },
    { VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf, 4, 32, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf, 4, 28, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf, 4, 24, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf, 4, 20, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf, 4, 16, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 4, 12, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 4, 8, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 4, 4, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_SLICE_MAP_BCM56624_A0m_fields[] = {
    { VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 505, SOCF_LE },
    { VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 500, SOCF_LE },
    { VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 495, SOCF_LE },
    { VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 490, SOCF_LE },
    { VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 485, SOCF_LE },
    { VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 480, SOCF_LE },
    { VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 475, SOCF_LE },
    { VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 470, SOCF_LE },
    { VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 465, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 460, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 455, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 450, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 445, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 440, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 435, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 430, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f, 5, 425, SOCF_LE },
    { VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 420, SOCF_LE },
    { VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 415, SOCF_LE },
    { VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 410, SOCF_LE },
    { VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 405, SOCF_LE },
    { VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 400, SOCF_LE },
    { VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 395, SOCF_LE },
    { VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 390, SOCF_LE },
    { VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 385, SOCF_LE },
    { VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 380, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 375, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 370, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 365, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 360, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 355, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 350, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 345, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f, 5, 340, SOCF_LE },
    { VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 335, SOCF_LE },
    { VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 330, SOCF_LE },
    { VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 325, SOCF_LE },
    { VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 320, SOCF_LE },
    { VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 315, SOCF_LE },
    { VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 310, SOCF_LE },
    { VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 305, SOCF_LE },
    { VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 300, SOCF_LE },
    { VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 295, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 290, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 285, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 280, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 275, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 270, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 265, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 260, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f, 5, 255, SOCF_LE },
    { VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 250, SOCF_LE },
    { VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 245, SOCF_LE },
    { VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 240, SOCF_LE },
    { VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 235, SOCF_LE },
    { VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 230, SOCF_LE },
    { VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 225, SOCF_LE },
    { VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 220, SOCF_LE },
    { VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 215, SOCF_LE },
    { VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 210, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 205, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 200, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 195, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 190, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 185, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 180, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 175, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f, 5, 170, SOCF_LE },
    { VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 165, SOCF_LE },
    { VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 160, SOCF_LE },
    { VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 155, SOCF_LE },
    { VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 150, SOCF_LE },
    { VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 145, SOCF_LE },
    { VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 140, SOCF_LE },
    { VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 135, SOCF_LE },
    { VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 130, SOCF_LE },
    { VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 125, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 120, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 115, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 110, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 105, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 100, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 95, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 90, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f, 5, 85, SOCF_LE },
    { VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 80, SOCF_LE },
    { VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 75, SOCF_LE },
    { VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 70, SOCF_LE },
    { VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 65, SOCF_LE },
    { VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 60, SOCF_LE },
    { VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 55, SOCF_LE },
    { VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 50, SOCF_LE },
    { VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 45, SOCF_LE },
    { VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 40, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 35, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 30, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 25, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 20, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 15, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 10, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 5, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_SLICE_MAP_BCM56820_A0m_fields[] = {
    { VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf, 4, 92, SOCF_LE },
    { VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf, 4, 88, SOCF_LE },
    { VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf, 4, 84, SOCF_LE },
    { VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf, 4, 80, SOCF_LE },
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf, 4, 76, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf, 4, 72, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf, 4, 68, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf, 4, 64, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 4, 60, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 4, 56, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 4, 52, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 4, 48, SOCF_LE },
    { VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf, 4, 44, SOCF_LE },
    { VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf, 4, 40, SOCF_LE },
    { VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf, 4, 36, SOCF_LE },
    { VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf, 4, 32, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf, 4, 28, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf, 4, 24, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf, 4, 20, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf, 4, 16, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 4, 12, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 4, 8, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 4, 4, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_STORM_CONTROL_METERSm_fields[] = {
    { METER_SPAREf, 2, 52, SOCF_LE },
    { REFRESHCOUNTf, 19, 33, SOCF_LE },
    { BUCKETSIZEf, 3, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_STORM_CONTROL_METERS_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 53, 0 },
    { METER_SPAREf, 1, 52, 0 },
    { REFRESHCOUNTf, 19, 33, SOCF_LE },
    { BUCKETSIZEf, 3, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_FP_TCAMm_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { RESERVED_MASKf, 1, 192, SOCF_RES },
    { SOURCE_PORT_NUMBER_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { RESERVED_KEY1f, 1, 8, SOCF_RES },
    { SOURCE_PORT_NUMBERf, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_FP_TCAM_BCM53314_A0m_fields[] = {
    { RESERVED_MASKf, 26, 396, SOCF_LE|SOCF_RES },
    { FULL_MASKf, 210, 212, SOCF_LE },
    { F1_MASKf, 32, 364, SOCF_LE },
    { MASKf, 176, 220, SOCF_LE },
    { F2_MASKf, 128, 236, SOCF_LE },
    { F3_MASKf, 16, 220, SOCF_LE },
    { F4_MASKf, 5, 215, SOCF_LE },
    { IP_TYPE_MASKf, 2, 213, SOCF_LE },
    { HIGIG_PKT_MASKf, 1, 212, 0 },
    { RESERVED_KEYf, 26, 186, SOCF_LE|SOCF_RES },
    { FULL_KEYf, 210, 2, SOCF_LE },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { F4f, 5, 5, SOCF_LE },
    { IP_TYPEf, 2, 3, SOCF_LE },
    { HIGIG_PKTf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_TCAM_BCM56218_A0m_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { RESERVED_MASKf, 1, 193, SOCF_RES },
    { F4_MASKf, 4, 189, SOCF_LE },
    { IP_TYPE_MASKf, 2, 187, SOCF_LE },
    { HIGIG_PKT_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { RESERVED_KEY1f, 1, 9, SOCF_RES },
    { F4f, 4, 5, SOCF_LE },
    { IP_TYPEf, 2, 3, SOCF_LE },
    { HIGIG_PKTf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_FP_TCAM_BCM56224_A0m_fields[] = {
    { RESERVED_MASKf, 26, 396, SOCF_LE|SOCF_RES },
    { F1_MASKf, 32, 364, SOCF_LE },
    { MASKf, 176, 220, SOCF_LE },
    { F2_MASKf, 128, 236, SOCF_LE },
    { F3_MASKf, 16, 220, SOCF_LE },
    { RESERVED0f, 1, 219, SOCF_RES },
    { F4_MASKf, 4, 215, SOCF_LE },
    { IP_TYPE_MASKf, 2, 213, SOCF_LE },
    { HIGIG_PKT_MASKf, 1, 212, 0 },
    { RESERVED_KEYf, 26, 186, SOCF_LE|SOCF_RES },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { RESERVED1f, 1, 9, SOCF_RES },
    { F4f, 4, 5, SOCF_LE },
    { IP_TYPEf, 2, 3, SOCF_LE },
    { HIGIG_PKTf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_B0)
soc_field_info_t soc_FP_TCAM_BCM56224_B0m_fields[] = {
    { RESERVED_MASKf, 26, 396, SOCF_LE|SOCF_RES },
    { F1_MASKf, 32, 364, SOCF_LE },
    { MASKf, 176, 220, SOCF_LE },
    { F2_MASKf, 128, 236, SOCF_LE },
    { F3_MASKf, 16, 220, SOCF_LE },
    { F4_MASKf, 5, 215, SOCF_LE },
    { IP_TYPE_MASKf, 2, 213, SOCF_LE },
    { HIGIG_PKT_MASKf, 1, 212, 0 },
    { RESERVED_KEYf, 26, 186, SOCF_LE|SOCF_RES },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { F4f, 5, 5, SOCF_LE },
    { IP_TYPEf, 2, 3, SOCF_LE },
    { HIGIG_PKTf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_FP_TCAM_BCM56504_B0m_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { RESERVED_MASKf, 1, 192, SOCF_RES },
    { SOURCE_PORT_NUMBER_MASKf, 5, 187, SOCF_LE },
    { F4_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { RESERVED_KEY1f, 1, 8, SOCF_RES },
    { SOURCE_PORT_NUMBERf, 5, 3, SOCF_LE },
    { F4f, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_FP_TCAM_BCM56514_A0m_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { DATA_MASKf, 184, 186, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { DROP_MASKf, 1, 192, 0 },
    { PORT_FIELD_SEL_INDEX_MASKf, 5, 187, SOCF_LE },
    { F4_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { DATAf, 184, 2, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { DROPf, 1, 8, 0 },
    { PORT_FIELD_SEL_INDEXf, 5, 3, SOCF_LE },
    { F4f, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_FP_TCAM_BCM56624_A0m_fields[] = {
    { DWRESERVED_MASKf, 6, 424, SOCF_LE },
    { F1_MASKf, 34, 396, SOCF_LE },
    { MASKf, 207, 223, SOCF_LE },
    { DATA_MASKf, 213, 217, SOCF_LE },
    { DWF1_MASKf, 41, 383, SOCF_LE },
    { F2_MASKf, 128, 268, SOCF_LE },
    { DWF2_MASKf, 128, 255, SOCF_LE },
    { F3_MASKf, 32, 236, SOCF_LE },
    { DWF3_MASKf, 32, 223, SOCF_LE },
    { FIXED_MASKf, 13, 223, SOCF_LE },
    { F4_MASKf, 6, 217, SOCF_LE },
    { DWF4_MASKf, 6, 217, SOCF_LE },
    { DW_DOUBLE_WIDE_MODE_MASKf, 1, 216, 0 },
    { DOUBLE_WIDE_MODE_MASKf, 1, 216, 0 },
    { DWRESERVEDf, 6, 210, SOCF_LE },
    { F1f, 34, 182, SOCF_LE },
    { KEYf, 207, 9, SOCF_LE },
    { DATAf, 213, 3, SOCF_LE },
    { DWF1f, 41, 169, SOCF_LE },
    { DATA_KEYf, 207, 3, SOCF_LE },
    { F2f, 128, 54, SOCF_LE },
    { DWF2f, 128, 41, SOCF_LE },
    { F3f, 32, 22, SOCF_LE },
    { DWF3f, 32, 9, SOCF_LE },
    { FIXEDf, 13, 9, SOCF_LE },
    { F4f, 6, 3, SOCF_LE },
    { DWF4f, 6, 3, SOCF_LE },
    { DW_DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_FP_TCAM_BCM56634_A0m_fields[] = {
    { RESERVED_MASKf, 3, 459, SOCF_LE|SOCF_RES },
    { DWF1_MASKf, 62, 400, SOCF_LE },
    { DATA_MASKf, 229, 233, SOCF_LE },
    { F1_MASKf, 37, 422, SOCF_LE },
    { MASKf, 219, 240, SOCF_LE },
    { F2_MASKf, 128, 294, SOCF_LE },
    { DWF2_MASKf, 128, 272, SOCF_LE },
    { F3_MASKf, 37, 257, SOCF_LE },
    { DWF3_MASKf, 32, 240, SOCF_LE },
    { FIXED_MASKf, 17, 240, SOCF_LE },
    { F4_MASKf, 7, 233, SOCF_LE },
    { DWF4_MASKf, 7, 233, SOCF_LE },
    { DW_DOUBLE_WIDE_MODE_MASKf, 1, 232, 0 },
    { DOUBLE_WIDE_MODE_MASKf, 1, 232, 0 },
    { RESERVEDf, 3, 229, SOCF_LE|SOCF_RES },
    { DWF1f, 62, 170, SOCF_LE },
    { DATA_KEYf, 229, 3, SOCF_LE },
    { DATAf, 229, 3, SOCF_LE },
    { F1f, 37, 192, SOCF_LE },
    { KEYf, 219, 10, SOCF_LE },
    { F2f, 128, 64, SOCF_LE },
    { DWF2f, 128, 42, SOCF_LE },
    { F3f, 37, 27, SOCF_LE },
    { DWF3f, 32, 10, SOCF_LE },
    { FIXEDf, 17, 10, SOCF_LE },
    { F4f, 7, 3, SOCF_LE },
    { DWF4f, 7, 3, SOCF_LE },
    { DW_DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_TCAM_BCM56800_A0m_fields[] = {
    { F1_MASKf, 32, 342, SOCF_LE },
    { MASKf, 177, 197, SOCF_LE },
    { F2_MASKf, 128, 214, SOCF_LE },
    { F3_MASKf, 17, 197, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 196, 0 },
    { SOURCE_PORT_NUMBER_MASKf, 7, 189, SOCF_LE },
    { F4_MASKf, 7, 189, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 188, 0 },
    { F1f, 32, 156, SOCF_LE },
    { KEYf, 177, 11, SOCF_LE },
    { F2f, 128, 28, SOCF_LE },
    { F3f, 17, 11, SOCF_LE },
    { IPBM_SELf, 1, 10, 0 },
    { SOURCE_PORT_NUMBERf, 7, 3, SOCF_LE },
    { F4f, 7, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_FP_TCAM_BCM56820_A0m_fields[] = {
    { IPBM_MASKf, 29, 459, SOCF_LE },
    { RESERVEDDW_MASKf, 6, 453, SOCF_LE|SOCF_RES },
    { F1_MASKf, 34, 425, SOCF_LE },
    { MASKf, 207, 252, SOCF_LE },
    { DATA_MASKf, 213, 246, SOCF_LE },
    { DWF1_MASKf, 41, 412, SOCF_LE },
    { F2_MASKf, 128, 297, SOCF_LE },
    { DWF2_MASKf, 128, 284, SOCF_LE },
    { F3_MASKf, 33, 264, SOCF_LE },
    { DWF3_MASKf, 32, 252, SOCF_LE },
    { FIXED_MASKf, 12, 252, SOCF_LE },
    { F4_MASKf, 6, 246, SOCF_LE },
    { DWF4_MASKf, 6, 246, SOCF_LE },
    { DW_DOUBLE_WIDE_MODE_MASKf, 1, 245, 0 },
    { DOUBLE_WIDE_MODE_MASKf, 1, 245, 0 },
    { IPBMf, 29, 216, SOCF_LE },
    { RESERVEDDWf, 6, 210, SOCF_LE|SOCF_RES },
    { F1f, 34, 182, SOCF_LE },
    { KEYf, 207, 9, SOCF_LE },
    { DATA_KEYf, 213, 3, SOCF_LE },
    { DATAf, 213, 3, SOCF_LE },
    { DWF1f, 41, 169, SOCF_LE },
    { F2f, 128, 54, SOCF_LE },
    { DWF2f, 128, 41, SOCF_LE },
    { F3f, 33, 21, SOCF_LE },
    { DWF3f, 32, 9, SOCF_LE },
    { FIXEDf, 12, 9, SOCF_LE },
    { F4f, 6, 3, SOCF_LE },
    { DWF4f, 6, 3, SOCF_LE },
    { DW_DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { DOUBLE_WIDE_MODEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_TCAM_EXTERNALm_fields[] = {
    { MASKf, 144, 144, SOCF_LE },
    { KEYf, 144, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_TCAM_INTERNALm_fields[] = {
    { F1_MASKf, 32, 366, SOCF_LE },
    { MASKf, 198, 200, SOCF_LE },
    { F2_MASKf, 128, 238, SOCF_LE },
    { F3_MASKf, 16, 222, SOCF_LE },
    { F0_MASKf, 22, 200, SOCF_LE },
    { F1f, 32, 168, SOCF_LE },
    { KEYf, 198, 2, SOCF_LE },
    { F2f, 128, 40, SOCF_LE },
    { F3f, 16, 24, SOCF_LE },
    { F0f, 24, 0, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_FP_TCAM_PLUS_POLICYm_fields[] = {
    { RESERVED_PT1f, 1, 509, SOCF_RES },
    { CHANGE_PRIORITYf, 4, 505, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 502, SOCF_LE },
    { COPY_TO_CPUf, 2, 500, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 497, SOCF_LE },
    { CHAINf, 1, 496, 0 },
    { DROPf, 2, 494, SOCF_LE },
    { MIRRORf, 2, 492, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 489, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 487, SOCF_LE },
    { RP_DROPf, 2, 485, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 483, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 481, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 480, 0 },
    { YP_DROPf, 2, 478, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 476, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 474, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 473, 0 },
    { COUNTER_INDEXf, 6, 467, SOCF_LE },
    { COUNTER_MODEf, 4, 463, SOCF_LE },
    { METER_INDEX_ODDf, 6, 457, SOCF_LE },
    { METER_INDEX_EVENf, 6, 451, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 450, 0 },
    { METER_UPDATE_EVENf, 1, 449, 0 },
    { METER_TEST_ODDf, 1, 448, 0 },
    { METER_TEST_EVENf, 1, 447, 0 },
    { METER_PAIR_MODEf, 3, 444, SOCF_LE },
    { NEWPRIf, 3, 441, SOCF_LE },
    { NEWDSCP_TOSf, 6, 435, SOCF_LE },
    { RP_DSCPf, 6, 429, SOCF_LE },
    { YP_DSCPf, 6, 423, SOCF_LE },
    { MATCHED_RULEf, 8, 415, SOCF_LE },
    { ECMPf, 1, 420, 0 },
    { ECMP_COUNTf, 5, 415, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 404, SOCF_LE },
    { ECMP_PTRf, 11, 404, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 404, SOCF_LE },
    { REDIRECTIONf, 29, 375, SOCF_LE },
    { CHAIN_VALIDf, 1, 382, 0 },
    { CHAIN_INDEXf, 7, 375, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 374, 0 },
    { IM_MTP_INDEXf, 2, 372, SOCF_LE },
    { EM_MTP_INDEXf, 2, 370, SOCF_LE },
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { RESERVED_MASKf, 1, 192, SOCF_RES },
    { SOURCE_PORT_NUMBER_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { RESERVED_KEY1f, 1, 8, SOCF_RES },
    { SOURCE_PORT_NUMBERf, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_FP_TCAM_PLUS_POLICY_BCM56304_B0m_fields[] = {
    { CHANGE_PRIORITYf, 4, 506, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 503, SOCF_LE },
    { COPY_TO_CPUf, 2, 501, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 498, SOCF_LE },
    { CHAINf, 1, 497, 0 },
    { DROPf, 2, 495, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 494, 0 },
    { MIRRORf, 2, 492, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 489, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 487, SOCF_LE },
    { RP_DROPf, 2, 485, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 483, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 481, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 480, 0 },
    { YP_DROPf, 2, 478, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 476, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 474, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 473, 0 },
    { COUNTER_INDEXf, 6, 467, SOCF_LE },
    { COUNTER_MODEf, 4, 463, SOCF_LE },
    { METER_INDEX_ODDf, 6, 457, SOCF_LE },
    { METER_INDEX_EVENf, 6, 451, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 450, 0 },
    { METER_UPDATE_EVENf, 1, 449, 0 },
    { METER_TEST_ODDf, 1, 448, 0 },
    { METER_TEST_EVENf, 1, 447, 0 },
    { METER_PAIR_MODEf, 3, 444, SOCF_LE },
    { NEWPRIf, 3, 441, SOCF_LE },
    { NEWDSCP_TOSf, 6, 435, SOCF_LE },
    { RP_DSCPf, 6, 429, SOCF_LE },
    { YP_DSCPf, 6, 423, SOCF_LE },
    { MATCHED_RULEf, 8, 415, SOCF_LE },
    { ECMPf, 1, 420, 0 },
    { ECMP_COUNTf, 5, 415, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 404, SOCF_LE },
    { ECMP_PTRf, 11, 404, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 404, SOCF_LE },
    { REDIRECTIONf, 29, 375, SOCF_LE },
    { CHAIN_VALIDf, 1, 382, 0 },
    { CHAIN_INDEXf, 7, 375, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 374, 0 },
    { IM_MTP_INDEXf, 2, 372, SOCF_LE },
    { EM_MTP_INDEXf, 2, 370, SOCF_LE },
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { RESERVED_MASKf, 1, 192, SOCF_RES },
    { SOURCE_PORT_NUMBER_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { RESERVED_KEY1f, 1, 8, SOCF_RES },
    { SOURCE_PORT_NUMBERf, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_FP_TCAM_PLUS_POLICY_BCM56504_B0m_fields[] = {
    { GREEN_TO_PIDf, 1, 511, 0 },
    { ECN_CNGf, 1, 510, 0 },
    { CHANGE_PRIORITYf, 4, 506, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 503, SOCF_LE },
    { COPY_TO_CPUf, 2, 501, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 498, SOCF_LE },
    { CHAINf, 1, 497, 0 },
    { DROPf, 2, 495, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 494, 0 },
    { MIRRORf, 2, 492, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 489, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 487, SOCF_LE },
    { RP_DROPf, 2, 485, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 483, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 481, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 480, 0 },
    { YP_DROPf, 2, 478, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 476, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 474, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 473, 0 },
    { COUNTER_INDEXf, 6, 467, SOCF_LE },
    { COUNTER_MODEf, 4, 463, SOCF_LE },
    { METER_INDEX_ODDf, 6, 457, SOCF_LE },
    { METER_INDEX_EVENf, 6, 451, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 450, 0 },
    { METER_UPDATE_EVENf, 1, 449, 0 },
    { METER_TEST_ODDf, 1, 448, 0 },
    { METER_TEST_EVENf, 1, 447, 0 },
    { METER_PAIR_MODEf, 3, 444, SOCF_LE },
    { NEWPRIf, 3, 441, SOCF_LE },
    { NEWDSCP_TOSf, 6, 435, SOCF_LE },
    { RP_DSCPf, 6, 429, SOCF_LE },
    { YP_DSCPf, 6, 423, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 422, 0 },
    { MATCHED_RULEf, 8, 415, SOCF_LE },
    { ECMPf, 1, 420, 0 },
    { ECMP_COUNTf, 5, 415, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 404, SOCF_LE },
    { ECMP_PTRf, 11, 404, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 404, SOCF_LE },
    { CHAIN_VALIDf, 1, 403, 0 },
    { REDIRECTIONf, 29, 375, SOCF_LE },
    { CHAIN_INDEXf, 7, 396, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 374, 0 },
    { IM_MTP_INDEXf, 2, 372, SOCF_LE },
    { EM_MTP_INDEXf, 2, 370, SOCF_LE },
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 193, 0 },
    { RESERVED_MASKf, 1, 192, SOCF_RES },
    { SOURCE_PORT_NUMBER_MASKf, 5, 187, SOCF_LE },
    { F4_MASKf, 5, 187, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { IPBM_SELf, 1, 9, 0 },
    { RESERVED_KEY1f, 1, 8, SOCF_RES },
    { SOURCE_PORT_NUMBERf, 5, 3, SOCF_LE },
    { F4f, 5, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_FP_TCAM_PLUS_POLICY_BCM56800_A0m_fields[] = {
    { GREEN_TO_PIDf, 1, 508, 0 },
    { ECN_CNGf, 1, 507, 0 },
    { CHANGE_PRIORITYf, 4, 503, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 500, SOCF_LE },
    { COPY_TO_CPUf, 2, 498, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 495, SOCF_LE },
    { CHAINf, 1, 494, 0 },
    { DROPf, 2, 492, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 491, 0 },
    { MIRRORf, 2, 489, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 486, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 484, SOCF_LE },
    { RP_DROPf, 2, 482, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 480, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 478, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 477, 0 },
    { YP_DROPf, 2, 475, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 473, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 471, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 470, 0 },
    { COUNTER_INDEXf, 6, 464, SOCF_LE },
    { COUNTER_MODEf, 4, 460, SOCF_LE },
    { METER_INDEX_ODDf, 6, 454, SOCF_LE },
    { METER_INDEX_EVENf, 6, 448, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 447, 0 },
    { METER_UPDATE_EVENf, 1, 446, 0 },
    { METER_TEST_ODDf, 1, 445, 0 },
    { METER_TEST_EVENf, 1, 444, 0 },
    { METER_PAIR_MODEf, 3, 441, SOCF_LE },
    { NEWPRIf, 4, 437, SOCF_LE },
    { NEWDSCP_TOSf, 6, 431, SOCF_LE },
    { RP_DSCPf, 6, 425, SOCF_LE },
    { YP_DSCPf, 6, 419, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 418, 0 },
    { MATCHED_RULEf, 8, 411, SOCF_LE },
    { ECMPf, 1, 416, 0 },
    { ECMP_COUNTf, 5, 411, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 400, SOCF_LE },
    { ECMP_PTRf, 11, 400, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 400, SOCF_LE },
    { CHAIN_VALIDf, 1, 399, 0 },
    { REDIRECTIONf, 21, 379, SOCF_LE },
    { CHAIN_INDEXf, 7, 392, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 378, 0 },
    { IM_MTP_INDEXf, 2, 376, SOCF_LE },
    { EM_MTP_INDEXf, 2, 374, SOCF_LE },
    { F1_MASKf, 32, 342, SOCF_LE },
    { MASKf, 177, 197, SOCF_LE },
    { F2_MASKf, 128, 214, SOCF_LE },
    { F3_MASKf, 17, 197, SOCF_LE },
    { IPBM_SEL_MASKf, 1, 196, 0 },
    { SOURCE_PORT_NUMBER_MASKf, 7, 189, SOCF_LE },
    { F4_MASKf, 7, 189, SOCF_LE },
    { PKT_TYPE_MASKf, 1, 188, 0 },
    { F1f, 32, 156, SOCF_LE },
    { KEYf, 177, 11, SOCF_LE },
    { F2f, 128, 28, SOCF_LE },
    { F3f, 17, 11, SOCF_LE },
    { IPBM_SELf, 1, 10, 0 },
    { SOURCE_PORT_NUMBERf, 7, 3, SOCF_LE },
    { F4f, 7, 3, SOCF_LE },
    { PKT_TYPEf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_FP_TCP_UDP_PORT_RANGEm_fields[] = {
    { TCP_SRCf, 1, 67, 0 },
    { INVERT_TCP_RANGE_RESULTf, 1, 66, 0 },
    { TCP_MINf, 16, 50, SOCF_LE },
    { TCP_MAXf, 16, 34, SOCF_LE },
    { UDP_SRCf, 1, 33, 0 },
    { INVERT_UDP_RANGE_RESULTf, 1, 32, 0 },
    { UDP_MINf, 16, 16, SOCF_LE },
    { UDP_MAXf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_FP_UDF_OFFSETm_fields[] = {
    { UDF2_ADD_IPV4_OPTIONS3f, 1, 47, 0 },
    { UDF2_OFFSET3f, 5, 42, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS2f, 1, 41, 0 },
    { UDF2_OFFSET2f, 5, 36, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS1f, 1, 35, 0 },
    { UDF2_OFFSET1f, 5, 30, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS0f, 1, 29, 0 },
    { UDF2_OFFSET0f, 5, 24, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS3f, 1, 23, 0 },
    { UDF1_OFFSET3f, 5, 18, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS2f, 1, 17, 0 },
    { UDF1_OFFSET2f, 5, 12, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS1f, 1, 11, 0 },
    { UDF1_OFFSET1f, 5, 6, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS0f, 1, 5, 0 },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_FP_UDF_OFFSET_BCM56514_A0m_fields[] = {
    { PORT_FIELD_SEL_INDEX1f, 5, 53, SOCF_LE },
    { PORT_FIELD_SEL_INDEX0f, 5, 48, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS3f, 1, 47, 0 },
    { UDF2_OFFSET3f, 5, 42, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS2f, 1, 41, 0 },
    { UDF2_OFFSET2f, 5, 36, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS1f, 1, 35, 0 },
    { UDF2_OFFSET1f, 5, 30, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS0f, 1, 29, 0 },
    { UDF2_OFFSET0f, 5, 24, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS3f, 1, 23, 0 },
    { UDF1_OFFSET3f, 5, 18, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS2f, 1, 17, 0 },
    { UDF1_OFFSET2f, 5, 12, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS1f, 1, 11, 0 },
    { UDF1_OFFSET1f, 5, 6, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS0f, 1, 5, 0 },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_FP_UDF_OFFSET_BCM56624_A0m_fields[] = {
    { PORT_FIELD_SEL_INDEX1f, 6, 62, SOCF_LE },
    { PORT_FIELD_SEL_INDEX0f, 6, 56, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS3f, 1, 55, 0 },
    { UDF2_ADD_GRE_OPTIONS3f, 1, 54, 0 },
    { UDF2_OFFSET3f, 5, 49, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS2f, 1, 48, 0 },
    { UDF2_ADD_GRE_OPTIONS2f, 1, 47, 0 },
    { UDF2_OFFSET2f, 5, 42, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS1f, 1, 41, 0 },
    { UDF2_ADD_GRE_OPTIONS1f, 1, 40, 0 },
    { UDF2_OFFSET1f, 5, 35, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS0f, 1, 34, 0 },
    { UDF2_ADD_GRE_OPTIONS0f, 1, 33, 0 },
    { UDF2_OFFSET0f, 5, 28, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS3f, 1, 27, 0 },
    { UDF1_ADD_GRE_OPTIONS3f, 1, 26, 0 },
    { UDF1_OFFSET3f, 5, 21, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS2f, 1, 20, 0 },
    { UDF1_ADD_GRE_OPTIONS2f, 1, 19, 0 },
    { UDF1_OFFSET2f, 5, 14, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS1f, 1, 13, 0 },
    { UDF1_ADD_GRE_OPTIONS1f, 1, 12, 0 },
    { UDF1_OFFSET1f, 5, 7, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS0f, 1, 6, 0 },
    { UDF1_ADD_GRE_OPTIONS0f, 1, 5, 0 },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_UDF_OFFSET_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 71, 0 },
    { PORT_FIELD_SEL_INDEXf, 7, 64, SOCF_LE },
    { UDF2_BASE_OFFSET_3f, 3, 61, SOCF_LE },
    { UDF2_BASE_OFFSET_2f, 3, 58, SOCF_LE },
    { UDF2_BASE_OFFSET_1f, 3, 55, SOCF_LE },
    { UDF2_BASE_OFFSET_0f, 3, 52, SOCF_LE },
    { UDF1_BASE_OFFSET_3f, 3, 49, SOCF_LE },
    { UDF1_BASE_OFFSET_2f, 3, 46, SOCF_LE },
    { UDF1_BASE_OFFSET_1f, 3, 43, SOCF_LE },
    { UDF1_BASE_OFFSET_0f, 3, 40, SOCF_LE },
    { UDF2_OFFSET3f, 5, 35, SOCF_LE },
    { UDF2_OFFSET2f, 5, 30, SOCF_LE },
    { UDF2_OFFSET1f, 5, 25, SOCF_LE },
    { UDF2_OFFSET0f, 5, 20, SOCF_LE },
    { UDF1_OFFSET3f, 5, 15, SOCF_LE },
    { UDF1_OFFSET2f, 5, 10, SOCF_LE },
    { UDF1_OFFSET1f, 5, 5, SOCF_LE },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_FP_UDF_TCAMm_fields[] = {
    { SOURCE_PORT_NUMBER_MASKf, 6, 115, SOCF_LE },
    { LOOPBACK_PKT_TYPE_MASKf, 3, 112, SOCF_LE },
    { L2_TYPE_MASKf, 2, 110, SOCF_LE },
    { HIGIG_MASKf, 1, 109, 0 },
    { L2_TAG_STATUS_MASKf, 2, 107, SOCF_LE },
    { L2_ETHER_TYPE_MASKf, 16, 91, SOCF_LE },
    { L3_FIELDS_MASKf, 24, 67, SOCF_LE },
    { OUTER_IP_TYPE_MASKf, 3, 64, SOCF_LE },
    { INNER_IP_TYPE_MASKf, 3, 61, SOCF_LE },
    { SOURCE_PORT_NUMBERf, 6, 55, SOCF_LE },
    { LOOPBACK_PKT_TYPEf, 3, 52, SOCF_LE },
    { L2_TYPEf, 2, 50, SOCF_LE },
    { HIGIGf, 1, 49, 0 },
    { L2_TAG_STATUSf, 2, 47, SOCF_LE },
    { L2_ETHER_TYPEf, 16, 31, SOCF_LE },
    { L3_FIELDSf, 24, 7, SOCF_LE },
    { OUTER_IP_TYPEf, 3, 4, SOCF_LE },
    { INNER_IP_TYPEf, 3, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_FRAME_PARSINGm_fields[] = {
    { PARITYf, 1, 89, 0 },
    { ECCf, 7, 82, SOCF_LE },
    { SL_LENGTH1f, 5, 77, SOCF_LE },
    { SL_BIT_OFFSET1f, 3, 74, SOCF_LE },
    { SL_BYTE_OFFSET1f, 6, 68, SOCF_LE },
    { SL_LENGTH0f, 5, 63, SOCF_LE },
    { SL_BIT_OFFSET0f, 3, 60, SOCF_LE },
    { SL_BYTE_OFFSET0f, 6, 54, SOCF_LE },
    { TEST_DISABLEf, 1, 53, 0 },
    { DEFAULT_ECNf, 2, 51, SOCF_LE },
    { USE_DEFAULT_ECNf, 1, 50, 0 },
    { DEFAULT_DPf, 2, 48, SOCF_LE },
    { USE_DEFAULT_DPf, 1, 47, 0 },
    { USE_LEN_ADJ_IDXf, 1, 46, 0 },
    { OVERWRITE_DESTf, 1, 45, 0 },
    { COS_BIT_OFFSETf, 3, 42, SOCF_LE },
    { COS_BYTE_OFFSETf, 6, 36, SOCF_LE },
    { Q_LENGTH1f, 5, 31, SOCF_LE },
    { Q_BIT_OFFSET1f, 3, 28, SOCF_LE },
    { Q_BYTE_OFFSET1f, 6, 22, SOCF_LE },
    { Q_LENGTH0f, 5, 17, SOCF_LE },
    { Q_BIT_OFFSET0f, 3, 14, SOCF_LE },
    { Q_BYTE_OFFSET0f, 6, 8, SOCF_LE },
    { OFFSET_ENABLEf, 1, 7, 0 },
    { COS_ENABLEf, 1, 6, 0 },
    { DEFAULT_COS_PROFILEf, 2, 4, SOCF_LE },
    { SEGMENT_SELf, 3, 1, SOCF_LE },
    { USE_DEFAULT_INDEXf, 1, 0, 0 }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GE_IPMC_VECm_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GE_IPMC_VLANm_fields[] = {
    { VLANIDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_GFILTER_FFPCOUNTERSm_fields[] = {
    { COUNT_VALUEf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_GFILTER_FFPPACKETCOUNTERSm_fields[] = {
    { PACKET_COUNT_LOWf, 17, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_GFILTER_FFP_IN_PROFILE_COUNTERSm_fields[] = {
    { COUNT_VALUEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_GFILTER_FFP_OUT_PROFILE_COUNTERSm_fields[] = {
    { PACKET_COUNTf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_GFILTER_IMASKm_fields[] = {
    { RESERVED_WORDf, 1, 383, SOCF_RES },
    { RULES_SIZEf, 8, 375, SOCF_LE },
    { RULES_STARTf, 7, 368, SOCF_LE },
    { NOMATCHACTIONf, 16, 352, SOCF_LE },
    { DATAOFFSET8f, 3, 341, SOCF_LE },
    { DATAOFFSET7f, 3, 338, SOCF_LE },
    { DATAOFFSET6f, 3, 335, SOCF_LE },
    { DATAOFFSET5f, 3, 332, SOCF_LE },
    { DATAOFFSET4f, 3, 329, SOCF_LE },
    { DATAOFFSET3f, 3, 326, SOCF_LE },
    { DATAOFFSET2f, 3, 323, SOCF_LE },
    { DATAOFFSET1f, 3, 320, SOCF_LE },
    { OUTPUTMODf, 5, 306, SOCF_LE },
    { UNTAGf, 1, 305, 0 },
    { OUTPUTPORTf, 5, 300, SOCF_LE },
    { TOS_Pf, 3, 297, SOCF_LE },
    { DIFFSERVf, 6, 291, SOCF_LE },
    { IEEE802DOT1PRIf, 3, 288, SOCF_LE },
    { OUTPUTMODMASKf, 5, 272, SOCF_LE },
    { EGRMASKf, 5, 260, SOCF_LE },
    { PKTFORMATMASKf, 4, 256, SOCF_LE },
    { FMASKf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_GFILTER_IMASK_BCM5673_A0m_fields[] = {
    { VALIDMASKf, 1, 383, SOCF_RES },
    { STOPf, 1, 382, 0 },
    { NOMATCHACTIONf, 16, 352, SOCF_LE },
    { DATAOFFSET8f, 3, 341, SOCF_LE },
    { DATAOFFSET7f, 3, 338, SOCF_LE },
    { DATAOFFSET6f, 3, 335, SOCF_LE },
    { DATAOFFSET5f, 3, 332, SOCF_LE },
    { DATAOFFSET4f, 3, 329, SOCF_LE },
    { DATAOFFSET3f, 3, 326, SOCF_LE },
    { DATAOFFSET2f, 3, 323, SOCF_LE },
    { DATAOFFSET1f, 3, 320, SOCF_LE },
    { OUTPUTMODf, 5, 306, SOCF_LE },
    { UNTAGf, 1, 305, 0 },
    { OUTPUTPORTf, 5, 300, SOCF_LE },
    { TOS_Pf, 3, 297, SOCF_LE },
    { DIFFSERVf, 6, 291, SOCF_LE },
    { IEEE802DOT1PRIf, 3, 288, SOCF_LE },
    { OUTPUTMODMASKf, 5, 272, SOCF_LE },
    { EGRMASKf, 5, 260, SOCF_LE },
    { PKTFORMATMASKf, 4, 256, SOCF_LE },
    { FMASKf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_GFILTER_IMASK_BCM5695_A0m_fields[] = {
    { RESERVED_WORDf, 1, 383, SOCF_RES },
    { RULES_SIZEf, 8, 375, SOCF_LE },
    { RULES_STARTf, 7, 368, SOCF_LE },
    { NOMATCHACTIONf, 16, 352, SOCF_LE },
    { DATAOFFSET8f, 3, 341, SOCF_LE },
    { DATAOFFSET7f, 3, 338, SOCF_LE },
    { DATAOFFSET6f, 3, 335, SOCF_LE },
    { DATAOFFSET5f, 3, 332, SOCF_LE },
    { DATAOFFSET4f, 3, 329, SOCF_LE },
    { DATAOFFSET3f, 3, 326, SOCF_LE },
    { DATAOFFSET2f, 3, 323, SOCF_LE },
    { DATAOFFSET1f, 3, 320, SOCF_LE },
    { OUTPUTMODf, 6, 306, SOCF_LE },
    { UNTAGf, 1, 305, 0 },
    { OUTPUTPORTf, 5, 300, SOCF_LE },
    { TOS_Pf, 3, 297, SOCF_LE },
    { DIFFSERVf, 6, 291, SOCF_LE },
    { IEEE802DOT1PRIf, 3, 288, SOCF_LE },
    { OUTPUTMODMASKf, 6, 267, SOCF_LE },
    { EGRMASKf, 5, 262, SOCF_LE },
    { PKTFORMATMASKf, 6, 256, SOCF_LE },
    { FMASKf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_GFILTER_IRULEm_fields[] = {
    { RESERVED_WORD_11f, 2, 382, SOCF_LE|SOCF_RES },
    { VLANIDf, 12, 370, SOCF_LE },
    { ACTIONf, 18, 352, SOCF_LE },
    { RESERVERD_WORD_10f, 5, 347, SOCF_LE|SOCF_RES },
    { CLASSIFICATION_TAGf, 16, 331, SOCF_LE },
    { OUT_DSCPf, 6, 325, SOCF_LE },
    { OUT_ACTIONSf, 5, 320, SOCF_LE },
    { RESERVERD_WORD_9f, 4, 316, SOCF_LE|SOCF_RES },
    { METERIDf, 6, 310, SOCF_LE },
    { COUNTERf, 5, 305, SOCF_LE },
    { DIFFSERVf, 6, 299, SOCF_LE },
    { OUTPUTMODf, 5, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { DST_PORTf, 5, 288, SOCF_LE },
    { PRIf, 3, 278, SOCF_LE },
    { TOS_Pf, 3, 275, SOCF_LE },
    { FSELf, 4, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 260, SOCF_LE },
    { PKTFORMATf, 4, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_GFILTER_IRULELOOKUPm_fields[] = {
    { FSELf, 4, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 260, SOCF_LE },
    { PKTFORMATf, 4, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GFILTER_IRULE_BCM5665_A0m_fields[] = {
    { PORT_BITMAP_M1f, 25, 413, SOCF_LE },
    { PORT_BITMAPf, 54, 384, SOCF_LE },
    { DEST_ADDR_HIf, 16, 416, SOCF_LE },
    { DEST_ADDRf, 48, 384, SOCF_LE },
    { DEST_ADDR_LOf, 32, 384, SOCF_LE },
    { PORT_BITMAP_M0f, 29, 384, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 384, SOCF_LE },
    { RESERVED_WORD_11f, 4, 380, SOCF_LE|SOCF_RES },
    { IPORT_DIRECTIONf, 8, 372, SOCF_LE },
    { IPORT_BITMAPf, 8, 364, SOCF_LE },
    { IPORTf, 3, 364, SOCF_LE },
    { OUT_ACTIONSf, 7, 357, SOCF_LE },
    { COUNTERf, 5, 352, SOCF_LE },
    { OUT_DSCPf, 6, 346, SOCF_LE },
    { PRIf, 3, 343, SOCF_LE },
    { ACTIONf, 23, 320, SOCF_LE },
    { IPORT_MODEf, 1, 319, SOCF_RES },
    { FSELf, 5, 314, SOCF_LE|SOCF_RES },
    { VCLABELf, 20, 294, SOCF_LE },
    { VLANIDf, 12, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { OUTPUTMODf, 5, 288, SOCF_LE },
    { DST_PORTf, 5, 283, SOCF_LE },
    { METERIDf, 6, 277, SOCF_LE },
    { DSCPf, 6, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 261, SOCF_LE },
    { PKTFORMATf, 5, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_GFILTER_IRULE_BCM5673_A0m_fields[] = {
    { VALIDf, 1, 382, 0 },
    { VLANIDf, 12, 370, SOCF_LE },
    { ACTIONf, 18, 352, SOCF_LE },
    { RESERVED_WORD_10f, 4, 348, SOCF_LE|SOCF_RES },
    { STOPf, 1, 347, 0 },
    { CLASSIFICATION_TAGf, 16, 331, SOCF_LE },
    { OUT_DSCPf, 6, 325, SOCF_LE },
    { OUT_ACTIONSf, 5, 320, SOCF_LE },
    { RESERVED_WORD_9f, 5, 315, SOCF_LE|SOCF_RES },
    { METERIDf, 8, 307, SOCF_LE },
    { COUNTERf, 8, 299, SOCF_LE },
    { OUTPUTMODf, 5, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { DST_PORTf, 5, 288, SOCF_LE },
    { DIFFSERVf, 6, 281, SOCF_LE },
    { PRIf, 3, 278, SOCF_LE },
    { TOS_Pf, 3, 275, SOCF_LE },
    { FSELf, 4, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 260, SOCF_LE },
    { PKTFORMATf, 4, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_GFILTER_IRULE_BCM5695_A0m_fields[] = {
    { RESERVED_WORD_11f, 1, 383, SOCF_RES },
    { VLANIDf, 12, 371, SOCF_LE },
    { ACTIONf, 19, 352, SOCF_LE },
    { ECNf, 2, 350, SOCF_LE },
    { OUT_ECNf, 2, 348, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 332, SOCF_LE },
    { OUT_DSCPf, 6, 326, SOCF_LE },
    { OUT_ACTIONSf, 6, 320, SOCF_LE },
    { METERIDf, 7, 313, SOCF_LE },
    { COUNTERf, 7, 306, SOCF_LE },
    { DIFFSERVf, 6, 300, SOCF_LE },
    { OUTPUTMODf, 6, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { DST_PORTf, 5, 288, SOCF_LE },
    { RESERVERD_WORD_8f, 5, 283, SOCF_LE|SOCF_RES },
    { PRIf, 3, 280, SOCF_LE },
    { TOS_Pf, 3, 277, SOCF_LE },
    { FSELf, 4, 273, SOCF_LE },
    { EGRSMODf, 6, 267, SOCF_LE },
    { EPORTf, 5, 262, SOCF_LE },
    { PKTFORMATf, 6, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_GFILTER_IRULE_TEST0m_fields[] = {
    { PARITY_11f, 1, 383, SOCF_SC },
    { VALIDf, 1, 382, 0 },
    { VLANIDf, 12, 370, SOCF_LE },
    { ACTIONf, 18, 352, SOCF_LE },
    { PARITY_10f, 1, 351, SOCF_SC },
    { RESERVED_WORD_10f, 3, 348, SOCF_LE|SOCF_RES },
    { STOPf, 1, 347, 0 },
    { CLASSIFICATION_TAGf, 16, 331, SOCF_LE },
    { OUT_DSCPf, 6, 325, SOCF_LE },
    { OUT_ACTIONSf, 5, 320, SOCF_LE },
    { PARITY_9f, 1, 319, SOCF_SC },
    { RESERVED_WORD_9f, 4, 315, SOCF_LE|SOCF_RES },
    { METERIDf, 8, 307, SOCF_LE },
    { COUNTERf, 8, 299, SOCF_LE },
    { OUTPUTMODf, 5, 294, SOCF_LE },
    { UNTAGf, 1, 293, 0 },
    { DST_PORTf, 5, 288, SOCF_LE },
    { PARITY_8f, 1, 287, SOCF_SC },
    { DIFFSERVf, 6, 281, SOCF_LE },
    { PRIf, 3, 278, SOCF_LE },
    { TOS_Pf, 3, 275, SOCF_LE },
    { FSELf, 4, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 260, SOCF_LE },
    { PKTFORMATf, 4, 256, SOCF_LE },
    { FILTERf, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_GFILTER_IRULE_TEST2m_fields[] = {
    { VALIDf, 1, 382, 0 },
    { FSELf, 4, 271, SOCF_LE },
    { EGRSMODf, 5, 266, SOCF_LE },
    { EPORTf, 5, 260, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_GFILTER_METERINGm_fields[] = {
    { BUCKETSIZEf, 3, 29, SOCF_LE },
    { REFRESHCOUNTf, 10, 19, SOCF_LE },
    { BUCKETCOUNTf, 19, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_GFILTER_METERING_BCM5665_A0m_fields[] = {
    { REFRESHCOUNTf, 16, 96, SOCF_LE },
    { BUCKETSIZEf, 3, 92, SOCF_LE },
    { BUCKETCOUNTf, 28, 64, SOCF_LE },
    { OUTCOUNTERf, 32, 32, SOCF_LE },
    { INCOUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_GFILTER_METERING_BCM5695_A0m_fields[] = {
    { BUCKETSIZEf, 3, 38, SOCF_LE },
    { REFRESHCOUNTf, 14, 24, SOCF_LE },
    { BUCKETCOUNTf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_GLOBAL_STATSm_fields[] = {
    { COUNTBf, 29, 35, SOCF_LE },
    { COUNTAf, 35, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_GPORT_EHG_RX_TUNNEL_DATAm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCPf, 9, 128, SOCF_LE },
    { ECCf, 8, 128, SOCF_LE },
    { TUNNEL_DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_GPORT_EHG_RX_TUNNEL_MASKm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCPf, 9, 128, SOCF_LE },
    { ECCf, 8, 128, SOCF_LE },
    { TUNNEL_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_GROUP_MAX_SHAPER_TABLEm_fields[] = {
    { PARITYf, 1, 57, 0 },
    { ECCf, 6, 51, SOCF_LE },
    { ENf, 1, 50, 0 },
    { TICK_SELf, 4, 46, SOCF_LE },
    { MAX_THLDf, 11, 35, SOCF_LE },
    { MAX_REF_RATEf, 14, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_GROUP_MEMBER_TABLEm_fields[] = {
    { ENf, 1, 7, 0 },
    { GROUP_NUMf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_HASHINPUTm_fields[] = {
    { KEY_TYPEf, 2, 64, SOCF_LE },
    { KEYf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0) || \
    defined(BCM_5674_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_HASHINPUT_BCM5674_A0m_fields[] = {
    { KEY_TYPEf, 2, 76, SOCF_LE },
    { KEYf, 76, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_HASH_TRAP_INFOm_fields[] = {
    { HASH_INDEXf, 11, 75, SOCF_LE },
    { MODULE_IDf, 5, 70, SOCF_LE },
    { TGID_PORTf, 6, 64, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_HASH_TRAP_INFO_BCM5695_A0m_fields[] = {
    { HASH_INDEXf, 11, 76, SOCF_LE },
    { MODULE_IDf, 6, 70, SOCF_LE },
    { TGID_PORTf, 6, 64, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_HEAD_LLAm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { BUFFERf, 18, 10, SOCF_LE },
    { BUFFER_OFFSETf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_HG_PORT_TABLEm_fields[] = {
    { RESERVED_HIGIGf, 1, 81, SOCF_RES },
    { RESERVED_NNIf, 1, 80, SOCF_RES },
    { RESERVED_MY_MODIDf, 6, 74, SOCF_LE|SOCF_RES },
    { VLAN_PRECEDENCEf, 1, 73, 0 },
    { IGNORE_PORT_IDf, 1, 72, 0 },
    { QOS_INDEXf, 3, 69, SOCF_LE },
    { THREE_MPLS_LABELf, 1, 68, 0 },
    { MPLS_ENABLEf, 1, 67, 0 },
    { MPLS_PORT_CHECKf, 1, 66, 0 },
    { FILTER_ENABLEf, 1, 65, 0 },
    { VT_MISS_DROPf, 1, 64, 0 },
    { VT_ENABLEf, 1, 63, 0 },
    { TRUST_DSCP_V4f, 1, 62, 0 },
    { TRUST_DSCP_V6f, 1, 61, 0 },
    { EN_IFILTERf, 1, 60, 0 },
    { MIRRORf, 1, 59, 0 },
    { CMLf, 3, 56, SOCF_LE },
    { PORT_PRIf, 3, 53, SOCF_LE },
    { IPMC_DO_VLANf, 1, 52, 0 },
    { V6IPMC_ENABLEf, 1, 51, 0 },
    { V4IPMC_ENABLEf, 1, 50, 0 },
    { V6L3_ENABLEf, 1, 49, 0 },
    { V4L3_ENABLEf, 1, 48, 0 },
    { DROP_BPDUf, 1, 47, 0 },
    { PORT_DIS_TAGf, 1, 46, 0 },
    { PORT_DIS_UNTAGf, 1, 45, 0 },
    { PASS_CONTROL_FRAMESf, 1, 44, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 43, 0 },
    { MAC_BASED_VID_ENABLEf, 1, 42, 0 },
    { PORT_VIDf, 12, 30, SOCF_LE },
    { PORT_VFIf, 8, 22, SOCF_LE },
    { PORT_VRFf, 8, 14, SOCF_LE },
    { PORT_L3_INTFf, 12, 2, SOCF_LE },
    { PORT_BRIDGEf, 1, 1, 0 },
    { MAP_TAG_PKT_PRIORITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_HG_TRUNK_FAILOVER_SETm_fields[] = {
    { FAILOVER_SET_SIZEf, 3, 43, SOCF_LE },
    { RTAGf, 3, 40, SOCF_LE },
    { PORT7f, 5, 35, SOCF_LE },
    { PORT6f, 5, 30, SOCF_LE },
    { PORT5f, 5, 25, SOCF_LE },
    { PORT4f, 5, 20, SOCF_LE },
    { PORT3f, 5, 15, SOCF_LE },
    { PORT2f, 5, 10, SOCF_LE },
    { PORT1f, 5, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_HG_TRUNK_FAILOVER_SET_BCM56624_A0m_fields[] = {
    { FAILOVER_SET_SIZEf, 3, 51, SOCF_LE },
    { RTAGf, 3, 48, SOCF_LE },
    { PORT7f, 6, 42, SOCF_LE },
    { PORT6f, 6, 36, SOCF_LE },
    { PORT5f, 6, 30, SOCF_LE },
    { PORT4f, 6, 24, SOCF_LE },
    { PORT3f, 6, 18, SOCF_LE },
    { PORT2f, 6, 12, SOCF_LE },
    { PORT1f, 6, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_HG_TRUNK_FAILOVER_SET_BCM56820_A0m_fields[] = {
    { FAILOVER_SET_SIZEf, 4, 83, SOCF_LE },
    { RTAGf, 3, 80, SOCF_LE },
    { PORT15f, 5, 75, SOCF_LE },
    { PORT14f, 5, 70, SOCF_LE },
    { PORT13f, 5, 65, SOCF_LE },
    { PORT12f, 5, 60, SOCF_LE },
    { PORT11f, 5, 55, SOCF_LE },
    { PORT10f, 5, 50, SOCF_LE },
    { PORT9f, 5, 45, SOCF_LE },
    { PORT8f, 5, 40, SOCF_LE },
    { PORT7f, 5, 35, SOCF_LE },
    { PORT6f, 5, 30, SOCF_LE },
    { PORT5f, 5, 25, SOCF_LE },
    { PORT4f, 5, 20, SOCF_LE },
    { PORT3f, 5, 15, SOCF_LE },
    { PORT2f, 5, 10, SOCF_LE },
    { PORT1f, 5, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IARB_TDM_TABLEm_fields[] = {
    { ESM_ELIGIBLEf, 1, 6, 0 },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_IARB_TDM_TABLE_BCM56334_A0m_fields[] = {
    { RESERVED0f, 1, 6, SOCF_RES },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP0_DFIFO_0m_fields[] = {
    { PARITYf, 1, 137, 0 },
    { ECCf, 8, 129, SOCF_LE },
    { SOP_EOPf, 1, 128, 0 },
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP0_DFIFO_1m_fields[] = {
    { PARITYf, 1, 137, 0 },
    { ECCf, 8, 129, SOCF_LE },
    { SOP_EOPf, 1, 128, 0 },
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP0_EREQFIFOm_fields[] = {
    { PARITYf, 1, 68, 0 },
    { ECCf, 7, 61, SOCF_LE },
    { MCf, 1, 60, 0 },
    { OVERWRITE_DESTf, 1, 59, 0 },
    { STATS_LABELf, 16, 43, SOCF_LE },
    { FRAME_TYPEf, 4, 39, SOCF_LE },
    { QUEUEf, 16, 23, SOCF_LE },
    { LENGTHf, 14, 9, SOCF_LE },
    { ECN_ENABLEf, 1, 8, 0 },
    { ECNf, 1, 7, 0 },
    { DPf, 2, 5, SOCF_LE },
    { LEN_ADJ_IDXf, 4, 1, SOCF_LE },
    { TESTf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP0_ERESPFIFOm_fields[] = {
    { PARITYf, 1, 107, 0 },
    { ECCf, 7, 100, SOCF_LE },
    { OVERWRITE_DESTf, 1, 99, 0 },
    { ENQRESP_BUFFERPTR1f, 18, 81, SOCF_LE },
    { ENQRESP_TAGf, 9, 72, SOCF_LE },
    { ENQRESP_QUEUEf, 16, 56, SOCF_LE },
    { ENQRESP_DROPf, 1, 55, 0 },
    { ENQRESP_BADQf, 1, 54, 0 },
    { ENQRESP_ECNf, 1, 53, 0 },
    { ENQRESP_HEAD_LINESf, 10, 43, SOCF_LE },
    { ENQRESP_LLA0f, 28, 15, SOCF_LE },
    { ENQRESP_LENf, 14, 1, SOCF_LE },
    { TESTf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP1_DFIFO_0m_fields[] = {
    { PARITYf, 1, 137, 0 },
    { ECCf, 8, 129, SOCF_LE },
    { SOP_EOPf, 1, 128, 0 },
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP1_DFIFO_1m_fields[] = {
    { PARITYf, 1, 137, 0 },
    { ECCf, 8, 129, SOCF_LE },
    { SOP_EOPf, 1, 128, 0 },
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP1_EREQFIFOm_fields[] = {
    { PARITYf, 1, 68, 0 },
    { ECCf, 7, 61, SOCF_LE },
    { MCf, 1, 60, 0 },
    { OVERWRITE_DESTf, 1, 59, 0 },
    { STATS_LABELf, 16, 43, SOCF_LE },
    { FRAME_TYPEf, 4, 39, SOCF_LE },
    { QUEUEf, 16, 23, SOCF_LE },
    { LENGTHf, 14, 9, SOCF_LE },
    { ECN_ENABLEf, 1, 8, 0 },
    { ECNf, 1, 7, 0 },
    { DPf, 2, 5, SOCF_LE },
    { LEN_ADJ_IDXf, 4, 1, SOCF_LE },
    { TESTf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_IDP1_ERESPFIFOm_fields[] = {
    { PARITYf, 1, 107, 0 },
    { ECCf, 7, 100, SOCF_LE },
    { OVERWRITE_DESTf, 1, 99, 0 },
    { ENQRESP_BUFFERPTR1f, 18, 81, SOCF_LE },
    { ENQRESP_TAGf, 9, 72, SOCF_LE },
    { ENQRESP_QUEUEf, 16, 56, SOCF_LE },
    { ENQRESP_DROPf, 1, 55, 0 },
    { ENQRESP_BADQf, 1, 54, 0 },
    { ENQRESP_ECNf, 1, 53, 0 },
    { ENQRESP_HEAD_LINESf, 10, 43, SOCF_LE },
    { ENQRESP_LLA0f, 28, 15, SOCF_LE },
    { ENQRESP_LENf, 14, 1, SOCF_LE },
    { TESTf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IFP_PORT_FIELD_SELm_fields[] = {
    { SLICE16_F3f, 4, 261, SOCF_LE },
    { SLICE16_F2f, 5, 256, SOCF_LE },
    { SLICE15_F3f, 4, 252, SOCF_LE },
    { SLICE15_F2f, 5, 247, SOCF_LE },
    { SLICE15_F1f, 4, 243, SOCF_LE },
    { SLICE15_F0f, 3, 240, SOCF_LE },
    { SLICE14_F3f, 4, 236, SOCF_LE },
    { SLICE14_F2f, 5, 231, SOCF_LE },
    { SLICE14_F1f, 4, 227, SOCF_LE },
    { SLICE14_F0f, 3, 224, SOCF_LE },
    { SLICE13_F3f, 4, 220, SOCF_LE },
    { SLICE13_F2f, 5, 215, SOCF_LE },
    { SLICE13_F1f, 4, 211, SOCF_LE },
    { SLICE13_F0f, 3, 208, SOCF_LE },
    { SLICE12_F3f, 4, 204, SOCF_LE },
    { SLICE12_F2f, 5, 199, SOCF_LE },
    { SLICE12_F1f, 4, 195, SOCF_LE },
    { SLICE12_F0f, 3, 192, SOCF_LE },
    { SLICE11_F3f, 4, 188, SOCF_LE },
    { SLICE11_F2f, 5, 183, SOCF_LE },
    { SLICE11_F1f, 4, 179, SOCF_LE },
    { SLICE11_F0f, 3, 176, SOCF_LE },
    { SLICE10_F3f, 4, 172, SOCF_LE },
    { SLICE10_F2f, 5, 167, SOCF_LE },
    { SLICE10_F1f, 4, 163, SOCF_LE },
    { SLICE10_F0f, 3, 160, SOCF_LE },
    { SLICE9_F3f, 4, 156, SOCF_LE },
    { SLICE9_F2f, 5, 151, SOCF_LE },
    { SLICE9_F1f, 4, 147, SOCF_LE },
    { SLICE9_F0f, 3, 144, SOCF_LE },
    { SLICE8_F3f, 4, 140, SOCF_LE },
    { SLICE8_F2f, 5, 135, SOCF_LE },
    { SLICE8_F1f, 4, 131, SOCF_LE },
    { SLICE8_F0f, 3, 128, SOCF_LE },
    { SLICE7_F3f, 4, 124, SOCF_LE },
    { SLICE7_F2f, 5, 119, SOCF_LE },
    { SLICE7_F1f, 4, 115, SOCF_LE },
    { SLICE7_F0f, 3, 112, SOCF_LE },
    { SLICE6_F3f, 4, 108, SOCF_LE },
    { SLICE6_F2f, 5, 103, SOCF_LE },
    { SLICE6_F1f, 4, 99, SOCF_LE },
    { SLICE6_F0f, 3, 96, SOCF_LE },
    { SLICE5_F3f, 4, 92, SOCF_LE },
    { SLICE5_F2f, 5, 87, SOCF_LE },
    { SLICE5_F1f, 4, 83, SOCF_LE },
    { SLICE5_F0f, 3, 80, SOCF_LE },
    { SLICE4_F3f, 4, 76, SOCF_LE },
    { SLICE4_F2f, 5, 71, SOCF_LE },
    { SLICE4_F1f, 4, 67, SOCF_LE },
    { SLICE4_F0f, 3, 64, SOCF_LE },
    { SLICE3_F3f, 4, 60, SOCF_LE },
    { SLICE3_F2f, 5, 55, SOCF_LE },
    { SLICE3_F1f, 4, 51, SOCF_LE },
    { SLICE3_F0f, 3, 48, SOCF_LE },
    { SLICE2_F3f, 4, 44, SOCF_LE },
    { SLICE2_F2f, 5, 39, SOCF_LE },
    { SLICE2_F1f, 4, 35, SOCF_LE },
    { SLICE2_F0f, 3, 32, SOCF_LE },
    { SLICE1_F3f, 4, 28, SOCF_LE },
    { SLICE1_F2f, 5, 23, SOCF_LE },
    { SLICE1_F1f, 4, 19, SOCF_LE },
    { SLICE1_F0f, 3, 16, SOCF_LE },
    { SLICE0_F3f, 4, 12, SOCF_LE },
    { SLICE0_F2f, 5, 7, SOCF_LE },
    { SLICE0_F1f, 4, 3, SOCF_LE },
    { SLICE0_F0f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IFP_REDIRECTION_PROFILEm_fields[] = {
    { HIGIG_TRUNK_OVERRIDEf, 8, 66, SOCF_LE },
    { MC_INDEXf, 12, 54, SOCF_LE },
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_IFP_REDIRECTION_PROFILE_BCM56334_A0m_fields[] = {
    { RESERVEDf, 4, 44, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 2, 42, SOCF_LE },
    { MC_INDEXf, 12, 30, SOCF_LE },
    { BITMAP_LOf, 30, 0, SOCF_LE },
    { BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IFP_REDIRECTION_PROFILE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 16, 54, SOCF_LE },
    { BITMAP_HIf, 22, 32, SOCF_LE },
    { BITMAPf, 54, 0, SOCF_LE },
    { BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IFP_REDIRECTION_PROFILE_BCM56820_A0m_fields[] = {
    { IPMC_MTU_INDEXf, 3, 82, SOCF_LE },
    { IPMC_TUNNEL_TYPEf, 3, 79, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 71, SOCF_LE },
    { MC_INDEXf, 13, 58, SOCF_LE },
    { L3_BITMAPf, 29, 29, SOCF_LE },
    { L2_BITMAPf, 29, 0, SOCF_LE },
    { BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_VLAN_RANGE_TBLm_fields[] = {
    { VLAN_MAX5f, 12, 132, SOCF_LE },
    { VLAN_MIN5f, 12, 120, SOCF_LE },
    { VLAN_MAX4f, 12, 108, SOCF_LE },
    { VLAN_MIN4f, 12, 96, SOCF_LE },
    { VLAN_MAX3f, 12, 84, SOCF_LE },
    { VLAN_MIN3f, 12, 72, SOCF_LE },
    { VLAN_MAX2f, 12, 60, SOCF_LE },
    { VLAN_MIN2f, 12, 48, SOCF_LE },
    { VLAN_MAX1f, 12, 36, SOCF_LE },
    { VLAN_MIN1f, 12, 24, SOCF_LE },
    { VLAN_MAX0f, 12, 12, SOCF_LE },
    { VLAN_MIN0f, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IGR_VLAN_XLATEm_fields[] = {
    { PARITYf, 2, 47, SOCF_LE },
    { RESERVEDf, 6, 41, SOCF_LE|SOCF_RES },
    { VLANf, 12, 29, SOCF_LE },
    { NEW_VLAN_IDf, 12, 29, SOCF_LE },
    { ADD_VIDf, 1, 28, 0 },
    { RPEf, 1, 27, 0 },
    { PRIf, 3, 24, SOCF_LE },
    { MOD_IDf, 6, 18, SOCF_LE },
    { PORT_TGIDf, 6, 12, SOCF_LE },
    { OLD_VLAN_IDf, 12, 0, SOCF_LE },
    { CVIDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_DVP_TABLEm_fields[] = {
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_DVP_TABLE_BCM56334_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_DVP_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 14, 0 },
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_DSCP_XLATE_TABLEm_fields[] = {
    { DSCP_KEYf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_IPFIX_EOP_BUFFERm_fields[] = {
    { DEST_TYPEf, 3, 60, SOCF_LE },
    { DESTINATIONf, 13, 47, SOCF_LE },
    { NEW_TTLf, 8, 39, SOCF_LE },
    { FRAGMENTf, 1, 38, 0 },
    { DROP_INDICATORf, 1, 37, 0 },
    { NEW_TCP_FLAGSf, 6, 31, SOCF_LE },
    { IP_PKT_LENGTHf, 16, 15, SOCF_LE },
    { EXPIREf, 1, 14, 0 },
    { FIRST_PACKETf, 1, 13, 0 },
    { SESSION_INDEXf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_EOP_BUFFER_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 },
    { DEST_TYPEf, 3, 60, SOCF_LE },
    { DESTINATIONf, 13, 47, SOCF_LE },
    { NEW_TTLf, 8, 39, SOCF_LE },
    { FRAGMENTf, 1, 38, 0 },
    { DROP_INDICATORf, 1, 37, 0 },
    { NEW_TCP_FLAGSf, 6, 31, SOCF_LE },
    { IP_PKT_LENGTHf, 16, 15, SOCF_LE },
    { EXPIREf, 1, 14, 0 },
    { FIRST_PACKETf, 1, 13, 0 },
    { SESSION_INDEXf, 12, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_IPFIX_EXPORT_FIFOm_fields[] = {
    { EVEN_PARITYf, 1, 264, 0 },
    { VALIDf, 1, 263, 0 },
    { KEY_TYPEf, 2, 261, SOCF_LE },
    { FIFO_REASON_CODEf, 3, 258, SOCF_LE },
    { DATA_INFOf, 34, 224, SOCF_LE },
    { SESSION_INFOf, 90, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 224, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 6, 128, SOCF_LE },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 128, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_EXPORT_FIFO_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 265, 0 },
    { VALIDf, 1, 264, 0 },
    { KEY_TYPEf, 2, 262, SOCF_LE },
    { FIFO_REASON_CODEf, 3, 259, SOCF_LE },
    { DATA_INFOf, 34, 225, SOCF_LE },
    { IPV6_LOWER_KEYf, 229, 0, SOCF_LE },
    { SESSION_INFOf, 91, 134, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 1, 133, 0 },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 133, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_FLOW_RATE_METER_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { MTP_INDEX3f, 2, 68, SOCF_LE },
    { MTP_INDEX2f, 2, 66, SOCF_LE },
    { MTP_INDEX1f, 2, 64, SOCF_LE },
    { MTP_INDEX0f, 2, 62, SOCF_LE },
    { MIRRORf, 4, 58, SOCF_LE },
    { NEW_INT_PRIf, 3, 55, SOCF_LE },
    { CHANGE_INT_PRIf, 1, 54, 0 },
    { NEW_PRIf, 3, 51, SOCF_LE },
    { CHANGE_PKT_PRIf, 1, 50, 0 },
    { NEW_CNGf, 2, 48, SOCF_LE },
    { CHANGE_CNGf, 1, 47, 0 },
    { NEW_DSCPf, 6, 41, SOCF_LE },
    { CHANGE_DSCPf, 1, 40, 0 },
    { COPY_TO_CPUf, 1, 39, 0 },
    { DROPf, 1, 38, 0 },
    { BUCKETCOUNTf, 18, 20, SOCF_LE },
    { BUCKETSIZEf, 10, 10, SOCF_LE },
    { REFRESHCOUNTf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_IPV4_MASK_SET_Am_fields[] = {
    { IPV4_DIP_MASKf, 32, 32, SOCF_LE },
    { IPV4_SIP_MASKf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_IPV4_MASK_SET_Bm_fields[] = {
    { TUNNEL_IPV4_DIP_MASKf, 32, 32, SOCF_LE },
    { TUNNEL_IPV4_SIP_MASKf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_IPV6_MASK_SET_Am_fields[] = {
    { IPV6_DIP_MASKf, 128, 128, SOCF_LE },
    { IPV6_SIP_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_IPV6_MASK_SET_Bm_fields[] = {
    { TUNNEL_IPV6_DIP_MASKf, 128, 128, SOCF_LE },
    { TUNNEL_IPV6_SIP_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_IPFIX_PROFILEm_fields[] = {
    { SAMPLING_LIMIT_PROFILEf, 2, 12, SOCF_LE },
    { MAX_IDLE_AGE_PROFILEf, 2, 10, SOCF_LE },
    { MIN_LIVE_TIME_PROFILEf, 2, 8, SOCF_LE },
    { PORT_LIMIT_PROFILEf, 2, 6, SOCF_LE },
    { IP_IPV6_MASK_PROFILEf, 2, 4, SOCF_LE },
    { IP_IPV4_MASK_PROFILEf, 2, 2, SOCF_LE },
    { IP_DSCP_PROFILEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_PROFILE_BCM56634_A0m_fields[] = {
    { SAMPLING_LIMIT_PROFILEf, 2, 14, SOCF_LE },
    { MAX_IDLE_AGE_PROFILEf, 2, 12, SOCF_LE },
    { MAX_LIVE_TIME_PROFILEf, 2, 10, SOCF_LE },
    { MIN_LIVE_TIME_PROFILEf, 2, 8, SOCF_LE },
    { PORT_LIMIT_PROFILEf, 2, 6, SOCF_LE },
    { IP_IPV6_MASK_PROFILEf, 2, 4, SOCF_LE },
    { IP_IPV4_MASK_PROFILEf, 2, 2, SOCF_LE },
    { IP_DSCP_PROFILEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_IPFIX_SESSION_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 266, 0 },
    { VALIDf, 1, 265, 0 },
    { KEY_TYPEf, 2, 263, SOCF_LE },
    { DATA_INFOf, 34, 229, SOCF_LE },
    { IPV6_LOWER_KEY_UNUSEDf, 7, 224, SOCF_LE },
    { SESSION_INFOf, 95, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 224, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 6, 128, SOCF_LE },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 128, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_IPFIX_SESSION_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 267, 0 },
    { VALIDf, 1, 266, 0 },
    { KEY_TYPEf, 2, 264, SOCF_LE },
    { DATA_INFOf, 34, 230, SOCF_LE },
    { IPV6_LOWER_KEY_UNUSEDf, 2, 229, SOCF_LE },
    { SESSION_INFOf, 96, 134, SOCF_LE },
    { IPV6_LOWER_KEYf, 229, 0, SOCF_LE },
    { IPV4_KEY_UNUSEDf, 1, 133, 0 },
    { IPV6_UPPER_KEY_UNUSEDf, 18, 116, SOCF_LE },
    { L2_KEYf, 134, 0, SOCF_LE },
    { IPV4_KEYf, 133, 0, SOCF_LE },
    { IPV6_UPPER_KEYf, 116, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ING_L3_NEXT_HOPm_fields[] = {
    { VLAN_IDf, 12, 13, SOCF_LE },
    { MODULE_IDf, 6, 7, SOCF_LE },
    { PORT_TGIDf, 6, 1, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_L3_NEXT_HOP_Bm_fields[] = {
    { ENTRY_INFO_UPPERf, 2, 14, SOCF_LE },
    { MTU_SIZEf, 14, 2, SOCF_LE },
    { L3_OIFf, 13, 2, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { DVP_RES_INFOf, 7, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_ING_L3_NEXT_HOP_BCM56218_A0m_fields[] = {
    { VLAN_IDf, 12, 12, SOCF_LE },
    { MODULE_IDf, 4, 8, SOCF_LE },
    { PORT_TGIDf, 7, 1, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_ING_L3_NEXT_HOP_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 24, 0 },
    { VLAN_IDf, 12, 12, SOCF_LE },
    { MODULE_IDf, 4, 8, SOCF_LE },
    { PORT_TGIDf, 7, 1, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_L3_NEXT_HOP_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 32, 0 },
    { COPY_TO_CPUf, 1, 31, 0 },
    { DROPf, 1, 30, 0 },
    { Tf, 1, 29, 0 },
    { MODULE_IDf, 7, 22, SOCF_LE },
    { TGIDf, 7, 16, SOCF_LE },
    { PORT_NUMf, 6, 16, SOCF_LE },
    { ENTRY_INFO_UPPERf, 2, 14, SOCF_LE },
    { MTU_SIZEf, 14, 2, SOCF_LE },
    { L3_OIFf, 13, 2, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { DVP_RES_INFOf, 7, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_ING_L3_NEXT_HOP_BCM56800_A0m_fields[] = {
    { VLAN_IDf, 12, 14, SOCF_LE },
    { MODULE_IDf, 7, 7, SOCF_LE },
    { PORT_TGIDf, 6, 1, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_L3_NEXT_HOP_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 32, 0 },
    { COPY_TO_CPUf, 1, 31, 0 },
    { DROPf, 1, 30, 0 },
    { VLAN_IDf, 12, 18, SOCF_LE },
    { DVP_RES_INFOf, 7, 18, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 3, 15, SOCF_LE },
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 8, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_ING_MOD_MAP_TABLEm_fields[] = {
    { MOD_Af, 7, 56, SOCF_LE },
    { MOD_Bf, 7, 49, SOCF_LE },
    { MOD_Cf, 7, 42, SOCF_LE },
    { MOD_Df, 7, 35, SOCF_LE },
    { PORTOFF_Af, 5, 30, SOCF_LE },
    { PORTOFF_Bf, 5, 25, SOCF_LE },
    { PORTOFF_Cf, 5, 20, SOCF_LE },
    { PORTOFF_Df, 5, 15, SOCF_LE },
    { THRESH_Af, 5, 10, SOCF_LE },
    { THRESH_Bf, 5, 5, SOCF_LE },
    { THRESH_Cf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_MOD_MAP_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 },
    { MOD_Af, 7, 56, SOCF_LE },
    { MOD_Bf, 7, 49, SOCF_LE },
    { MOD_Cf, 7, 42, SOCF_LE },
    { MOD_Df, 7, 35, SOCF_LE },
    { PORTOFF_Af, 5, 30, SOCF_LE },
    { PORTOFF_Bf, 5, 25, SOCF_LE },
    { PORTOFF_Cf, 5, 20, SOCF_LE },
    { PORTOFF_Df, 5, 15, SOCF_LE },
    { THRESH_Af, 5, 10, SOCF_LE },
    { THRESH_Bf, 5, 5, SOCF_LE },
    { THRESH_Cf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_MOD_MAP_TABLE_BCM56820_A0m_fields[] = {
    { MOD_Af, 8, 66, SOCF_LE },
    { MOD_Bf, 8, 58, SOCF_LE },
    { MOD_Cf, 8, 50, SOCF_LE },
    { MOD_Df, 8, 42, SOCF_LE },
    { PORTOFF_Af, 6, 36, SOCF_LE },
    { PORTOFF_Bf, 6, 30, SOCF_LE },
    { PORTOFF_Cf, 6, 24, SOCF_LE },
    { PORTOFF_Df, 6, 18, SOCF_LE },
    { THRESH_Af, 6, 12, SOCF_LE },
    { THRESH_Bf, 6, 6, SOCF_LE },
    { THRESH_Cf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_ING_MPLS_EXP_MAPPINGm_fields[] = {
    { PRIf, 4, 2, SOCF_LE },
    { CNGf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_PRI_CNG_MAPm_fields[] = {
    { PRIf, 3, 2, SOCF_LE },
    { CNGf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ING_PRI_CNG_MAP_BCM56624_A0m_fields[] = {
    { PRIf, 3, 2, SOCF_LE },
    { CNGf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_PRI_CNG_MAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 5, 0 },
    { PRIf, 3, 2, SOCF_LE },
    { CNGf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ING_PW_TERM_COUNTERSm_fields[] = {
    { PACKET_COUNTERf, 32, 36, SOCF_LE },
    { BYTE_COUNTER_HIf, 4, 32, SOCF_LE },
    { BYTE_COUNTERf, 36, 0, SOCF_LE },
    { BYTE_COUNTER_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_PW_TERM_COUNTERS_BCM56334_A0m_fields[] = {
    { PACKET_COUNTERf, 32, 36, SOCF_LE },
    { BYTE_COUNTERf, 36, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_ING_PW_TERM_SEQ_NUMm_fields[] = {
    { SEQ_NUMf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_PW_TERM_SEQ_NUM_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 },
    { SEQ_NUMf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_SERVICE_COUNTER_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 64, 0 },
    { BYTE_COUNTERf, 35, 29, SOCF_LE },
    { PACKET_COUNTERf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_ING_SERVICE_PRI_MAPm_fields[] = {
    { OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_ING_VLAN_RANGEm_fields[] = {
    { VLAN_MAX_7f, 12, 180, SOCF_LE },
    { VLAN_MIN_7f, 12, 168, SOCF_LE },
    { VLAN_MAX_6f, 12, 156, SOCF_LE },
    { VLAN_MIN_6f, 12, 144, SOCF_LE },
    { VLAN_MAX_5f, 12, 132, SOCF_LE },
    { VLAN_MIN_5f, 12, 120, SOCF_LE },
    { VLAN_MAX_4f, 12, 108, SOCF_LE },
    { VLAN_MIN_4f, 12, 96, SOCF_LE },
    { VLAN_MAX_3f, 12, 84, SOCF_LE },
    { VLAN_MIN_3f, 12, 72, SOCF_LE },
    { VLAN_MAX_2f, 12, 60, SOCF_LE },
    { VLAN_MIN_2f, 12, 48, SOCF_LE },
    { VLAN_MAX_1f, 12, 36, SOCF_LE },
    { VLAN_MIN_1f, 12, 24, SOCF_LE },
    { VLAN_MAX_0f, 12, 12, SOCF_LE },
    { VLAN_MIN_0f, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_ING_VLAN_RANGE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 192, 0 },
    { VLAN_MAX_7f, 12, 180, SOCF_LE },
    { VLAN_MIN_7f, 12, 168, SOCF_LE },
    { VLAN_MAX_6f, 12, 156, SOCF_LE },
    { VLAN_MIN_6f, 12, 144, SOCF_LE },
    { VLAN_MAX_5f, 12, 132, SOCF_LE },
    { VLAN_MIN_5f, 12, 120, SOCF_LE },
    { VLAN_MAX_4f, 12, 108, SOCF_LE },
    { VLAN_MIN_4f, 12, 96, SOCF_LE },
    { VLAN_MAX_3f, 12, 84, SOCF_LE },
    { VLAN_MIN_3f, 12, 72, SOCF_LE },
    { VLAN_MAX_2f, 12, 60, SOCF_LE },
    { VLAN_MIN_2f, 12, 48, SOCF_LE },
    { VLAN_MAX_1f, 12, 36, SOCF_LE },
    { VLAN_MIN_1f, 12, 24, SOCF_LE },
    { VLAN_MAX_0f, 12, 12, SOCF_LE },
    { VLAN_MIN_0f, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ING_VLAN_TAG_ACTION_PROFILEm_fields[] = {
    { DT_OTAG_ACTIONf, 2, 22, SOCF_LE },
    { DT_POTAG_ACTIONf, 2, 20, SOCF_LE },
    { DT_ITAG_ACTIONf, 2, 18, SOCF_LE },
    { DT_PITAG_ACTIONf, 2, 16, SOCF_LE },
    { SOT_OTAG_ACTIONf, 2, 14, SOCF_LE },
    { SOT_POTAG_ACTIONf, 2, 12, SOCF_LE },
    { SOT_ITAG_ACTIONf, 2, 10, SOCF_LE },
    { SIT_OTAG_ACTIONf, 2, 8, SOCF_LE },
    { SIT_ITAG_ACTIONf, 2, 6, SOCF_LE },
    { SIT_PITAG_ACTIONf, 2, 4, SOCF_LE },
    { UT_OTAG_ACTIONf, 2, 2, SOCF_LE },
    { UT_ITAG_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOPm_fields[] = {
    { MODULE_IDf, 6, 6, SOCF_LE },
    { PORT_TGIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOP_BCM56224_A0m_fields[] = {
    { MODULE_IDf, 4, 7, SOCF_LE },
    { PORT_TGIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOP_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 },
    { RESERVED_0f, 1, 14, SOCF_RES },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOP_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 },
    { RESERVED_0f, 2, 14, SOCF_LE|SOCF_RES },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 14, 0 },
    { Tf, 1, 13, 0 },
    { MODULE_IDf, 7, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_INITIAL_ING_L3_NEXT_HOP_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 },
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 8, 6, SOCF_LE },
    { TGIDf, 7, 0, SOCF_LE },
    { PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_INITIAL_L3_ECMPm_fields[] = {
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56224_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 11, 0, SOCF_LE },
    { NEXT_HOPf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56224_B0m_fields[] = {
    { NEXT_HOP_INDEXf, 12, 0, SOCF_LE },
    { NEXT_HOPf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56334_A0m_fields[] = {
    { RESERVEDf, 1, 13, SOCF_RES },
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56624_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE },
    { NEXT_HOPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 38, 0 },
    { PROT_GROUPf, 10, 28, SOCF_LE },
    { PROT_NEXT_HOP_INDEXf, 14, 14, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE },
    { NEXT_HOPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_BCM56820_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_INITIAL_L3_ECMP_COUNTm_fields[] = {
    { COUNTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_COUNT_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 },
    { BASE_PTRf, 11, 5, SOCF_LE },
    { COUNTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_INITIAL_L3_ECMP_COUNT_BCM56820_A0m_fields[] = {
    { COUNTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INITIAL_PROT_GROUP_TABLEm_fields[] = {
    { STATUSf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_INITIAL_PROT_NHI_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 24, 0 },
    { PROT_GROUPf, 10, 14, SOCF_LE },
    { PROT_NEXT_HOP_INDEXf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_INTERFACE_MAX_SHAPER_TABLEm_fields[] = {
    { ENf, 1, 50, 0 },
    { TICK_SELf, 4, 46, SOCF_LE },
    { MAX_THLDf, 11, 35, SOCF_LE },
    { MAX_REF_RATEf, 14, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_GROUP_V4m_fields[] = {
    { PARITY2f, 1, 102, 0 },
    { PARITY1f, 1, 101, 0 },
    { PARITY0f, 1, 100, 0 },
    { RPEf, 1, 99, 0 },
    { PRIf, 3, 96, SOCF_LE },
    { L3_IPMC_INDEXf, 12, 84, SOCF_LE },
    { VRFf, 8, 76, SOCF_LE },
    { VLANf, 12, 64, SOCF_LE },
    { SIPf, 32, 32, SOCF_LE },
    { DIPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPMC_GROUP_V6m_fields[] = {
    { PARITY8f, 1, 360, 0 },
    { PARITY7f, 1, 359, 0 },
    { PARITY6f, 1, 358, 0 },
    { PARITY5f, 1, 357, 0 },
    { PARITY4f, 1, 356, 0 },
    { PARITY3f, 1, 355, 0 },
    { PARITY2f, 1, 354, 0 },
    { PARITY1f, 1, 353, 0 },
    { PARITY0f, 1, 352, 0 },
    { RPEf, 1, 351, 0 },
    { PRIf, 3, 348, SOCF_LE },
    { L3_IPMC_INDEXf, 12, 336, SOCF_LE },
    { RESERVEDf, 76, 260, SOCF_LE|SOCF_RES },
    { VLANf, 12, 248, SOCF_LE },
    { SIPf, 128, 120, SOCF_LE },
    { DIPf, 120, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_IPORT_TABLEm_fields[] = {
    { RESERVED_HIGIGf, 1, 81, SOCF_RES },
    { RESERVED_NNIf, 1, 80, SOCF_RES },
    { RESERVED_MY_MODIDf, 6, 74, SOCF_LE|SOCF_RES },
    { VLAN_PRECEDENCEf, 1, 73, 0 },
    { IGNORE_PORT_IDf, 1, 72, 0 },
    { QOS_INDEXf, 3, 69, SOCF_LE },
    { THREE_MPLS_LABELf, 1, 68, 0 },
    { MPLS_ENABLEf, 1, 67, 0 },
    { MPLS_PORT_CHECKf, 1, 66, 0 },
    { FILTER_ENABLEf, 1, 65, 0 },
    { VT_MISS_DROPf, 1, 64, 0 },
    { VT_ENABLEf, 1, 63, 0 },
    { TRUST_DSCP_V4f, 1, 62, 0 },
    { TRUST_DSCP_V6f, 1, 61, 0 },
    { EN_IFILTERf, 1, 60, 0 },
    { MIRRORf, 1, 59, 0 },
    { CMLf, 3, 56, SOCF_LE },
    { PORT_PRIf, 3, 53, SOCF_LE },
    { IPMC_DO_VLANf, 1, 52, 0 },
    { V6IPMC_ENABLEf, 1, 51, 0 },
    { V4IPMC_ENABLEf, 1, 50, 0 },
    { V6L3_ENABLEf, 1, 49, 0 },
    { V4L3_ENABLEf, 1, 48, 0 },
    { DROP_BPDUf, 1, 47, 0 },
    { PORT_DIS_TAGf, 1, 46, 0 },
    { PORT_DIS_UNTAGf, 1, 45, 0 },
    { PASS_CONTROL_FRAMESf, 1, 44, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 43, 0 },
    { MAC_BASED_VID_ENABLEf, 1, 42, 0 },
    { PORT_VIDf, 12, 30, SOCF_LE },
    { PORT_VFIf, 8, 22, SOCF_LE },
    { PORT_VRFf, 8, 14, SOCF_LE },
    { PORT_L3_INTFf, 12, 2, SOCF_LE },
    { PORT_BRIDGEf, 1, 1, 0 },
    { MAP_TAG_PKT_PRIORITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_IPORT_TABLE_BCM53314_A0m_fields[] = {
    { IEEE_802_1AS_ENABLEf, 1, 73, 0 },
    { VRF_PORT_ENABLEf, 1, 72, 0 },
    { VRF_IDf, 6, 66, SOCF_LE },
    { V4IPMC_L2_ENABLEf, 1, 65, SOCF_SC },
    { V6IPMC_L2_ENABLEf, 1, 64, SOCF_SC },
    { V4IPMC_ENABLEf, 1, 63, SOCF_SC },
    { V6IPMC_ENABLEf, 1, 62, SOCF_SC },
    { IPMC_DO_VLANf, 1, 61, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 60, 0 },
    { LOCAL_SW_DISABLEf, 1, 59, 0 },
    { VT_ENABLEf, 1, 58, 0 },
    { VT_MISS_DROPf, 1, 57, 0 },
    { TRUST_INCOMING_VIDf, 1, 56, 0 },
    { USE_INCOMING_DOT1Pf, 1, 55, 0 },
    { OUTER_TPID_VERIFYf, 1, 54, 0 },
    { OUTER_TPID_ENABLEf, 4, 50, SOCF_LE },
    { USE_INNER_PRIf, 1, 49, 0 },
    { CFI_AS_CNGf, 4, 45, SOCF_LE },
    { ALLOW_SRC_MODf, 1, 44, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 43, 0 },
    { IGNORE_MODID_LKUPSf, 1, 42, 0 },
    { MODPORT_TABLE_SELf, 2, 40, SOCF_LE },
    { PORT_BRIDGEf, 1, 39, 0 },
    { VLAN_PRECEDENCEf, 1, 38, 0 },
    { MY_MODIDf, 4, 34, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 33, 0 },
    { NNI_PORTf, 1, 32, 0 },
    { HIGIG_PACKETf, 1, 31, 0 },
    { PORT_VIDf, 12, 19, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 18, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 17, 0 },
    { PASS_CONTROL_FRAMESf, 1, 16, 0 },
    { PORT_DIS_UNTAGf, 1, 15, 0 },
    { PORT_DIS_TAGf, 1, 14, 0 },
    { DROP_BPDUf, 1, 13, 0 },
    { V4L3_ENABLEf, 1, 12, 0 },
    { V6L3_ENABLEf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { CMLf, 3, 5, SOCF_LE },
    { MIRRORf, 1, 4, 0 },
    { EN_IFILTERf, 1, 3, 0 },
    { TRUST_DSCP_V6f, 1, 2, 0 },
    { TRUST_DSCP_V4f, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56218_A0m_fields[] = {
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 64, 0 },
    { IGNORE_MODID_LKUPSf, 1, 63, 0 },
    { MODPORT_TABLE_SELf, 2, 61, SOCF_LE },
    { PORT_BRIDGEf, 1, 60, 0 },
    { VLAN_PRECEDENCEf, 1, 59, 0 },
    { OUTER_TPIDf, 16, 43, SOCF_LE },
    { MY_MODIDf, 4, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { RESERVED4f, 1, 15, SOCF_RES },
    { RESERVED3f, 1, 14, SOCF_RES },
    { RESERVED2f, 1, 13, SOCF_RES },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { RESERVED1f, 1, 2, SOCF_RES },
    { RESERVED0f, 1, 1, SOCF_RES },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_IPORT_TABLE_BCM56224_A0m_fields[] = {
    { VRF_PORT_ENABLEf, 1, 72, 0 },
    { VRF_IDf, 6, 66, SOCF_LE },
    { V4IPMC_L2_ENABLEf, 1, 65, 0 },
    { V6IPMC_L2_ENABLEf, 1, 64, 0 },
    { V4IPMC_ENABLEf, 1, 63, 0 },
    { V6IPMC_ENABLEf, 1, 62, 0 },
    { IPMC_DO_VLANf, 1, 61, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 60, 0 },
    { LOCAL_SW_DISABLEf, 1, 59, 0 },
    { VT_ENABLEf, 1, 58, 0 },
    { VT_MISS_DROPf, 1, 57, 0 },
    { TRUST_INCOMING_VIDf, 1, 56, 0 },
    { USE_INCOMING_DOT1Pf, 1, 55, 0 },
    { OUTER_TPID_VERIFYf, 1, 54, 0 },
    { OUTER_TPID_ENABLEf, 4, 50, SOCF_LE },
    { USE_INNER_PRIf, 1, 49, 0 },
    { CFI_AS_CNGf, 4, 45, SOCF_LE },
    { ALLOW_SRC_MODf, 1, 44, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 43, 0 },
    { IGNORE_MODID_LKUPSf, 1, 42, 0 },
    { MODPORT_TABLE_SELf, 2, 40, SOCF_LE },
    { PORT_BRIDGEf, 1, 39, 0 },
    { VLAN_PRECEDENCEf, 1, 38, 0 },
    { MY_MODIDf, 4, 34, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 33, 0 },
    { NNI_PORTf, 1, 32, 0 },
    { HIGIG_PACKETf, 1, 31, 0 },
    { PORT_VIDf, 12, 19, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 18, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 17, 0 },
    { PASS_CONTROL_FRAMESf, 1, 16, 0 },
    { PORT_DIS_UNTAGf, 1, 15, 0 },
    { PORT_DIS_TAGf, 1, 14, 0 },
    { DROP_BPDUf, 1, 13, 0 },
    { V4L3_ENABLEf, 1, 12, 0 },
    { V6L3_ENABLEf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { CMLf, 3, 5, SOCF_LE },
    { MIRRORf, 1, 4, 0 },
    { EN_IFILTERf, 1, 3, 0 },
    { TRUST_DSCP_V6f, 1, 2, 0 },
    { TRUST_DSCP_V4f, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56334_A0m_fields[] = {
    { RESERVED_2f, 18, 196, SOCF_LE|SOCF_RES },
    { OAM_ENABLEf, 1, 195, 0 },
    { VLAN_PROTOCOL_DATA_INDEXf, 5, 190, SOCF_LE },
    { FP_PORT_FIELD_SEL_INDEXf, 7, 183, SOCF_LE|SOCF_RES },
    { USE_PORT_TABLE_GROUP_IDf, 1, 182, 0 },
    { IEEE_802_1AS_ENABLEf, 1, 181, 0 },
    { TRUST_DOT1P_PTRf, 6, 175, SOCF_LE },
    { RESERVED_1f, 6, 169, SOCF_LE|SOCF_RES },
    { CML_BMAC_MOVEf, 2, 167, SOCF_LE },
    { CML_BMAC_NEWf, 2, 165, SOCF_LE },
    { MIM_MC_TERM_ENABLEf, 1, 164, 0 },
    { MIM_TERM_ENABLEf, 1, 163, 0 },
    { USE_IVID_AS_OVIDf, 1, 162, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 161, 0 },
    { REMOTE_CPU_ENf, 1, 160, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 159, 0 },
    { PORT_OPERATIONf, 3, 156, SOCF_LE },
    { MPLS_ENABLEf, 1, 155, 0 },
    { CFI_1_MAPPINGf, 1, 154, 0 },
    { CFI_0_MAPPINGf, 1, 153, 0 },
    { PRI_MAPPINGf, 24, 129, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 125, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 121, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 120, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 119, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 118, 0 },
    { VT_KEY_TYPE_2f, 3, 115, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 114, 0 },
    { VT_KEY_TYPEf, 3, 111, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 110, 0 },
    { IVIDf, 12, 98, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 92, SOCF_LE },
    { PVLAN_ENABLEf, 1, 91, 0 },
    { USE_INCOMING_DOT1Pf, 1, 90, 0 },
    { OUTER_TPID_VERIFYf, 1, 89, 0 },
    { OUTER_TPID_ENABLEf, 4, 85, SOCF_LE },
    { USE_INNER_PRIf, 1, 84, 0 },
    { CFI_AS_CNGf, 4, 80, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 79, 0 },
    { URPF_MODEf, 2, 77, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 69, SOCF_LE },
    { VFP_ENABLEf, 1, 68, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 67, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 66, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 62, 0 },
    { RTAG7_PORT_LBNf, 4, 58, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 57, 0 },
    { ALLOW_SRC_MODf, 1, 56, 0 },
    { HIGIG2f, 1, 55, 0 },
    { RESERVED_0f, 2, 53, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_IDf, 1, 52, 0 },
    { HIGIG_TRUNKf, 1, 51, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 50, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 49, 0 },
    { PORT_BRIDGEf, 1, 48, 0 },
    { VLAN_PRECEDENCEf, 1, 47, 0 },
    { MY_MODIDf, 7, 40, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 39, 0 },
    { DUAL_MODID_ENABLEf, 1, 38, 0 },
    { PORT_TYPEf, 2, 36, SOCF_LE },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56504_A0m_fields[] = {
    { RESERVEDf, 3, 65, SOCF_LE|SOCF_RES },
    { IGNORE_IPMC_L3_BITMAPf, 1, 64, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 63, 0 },
    { PORT_BRIDGEf, 1, 62, 0 },
    { VLAN_PRECEDENCEf, 1, 61, 0 },
    { OUTER_TPIDf, 16, 45, SOCF_LE },
    { MY_MODIDf, 6, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_IPORT_TABLE_BCM56504_B0m_fields[] = {
    { RESERVEDf, 2, 66, SOCF_LE|SOCF_RES },
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 64, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 63, 0 },
    { PORT_BRIDGEf, 1, 62, 0 },
    { VLAN_PRECEDENCEf, 1, 61, 0 },
    { OUTER_TPIDf, 16, 45, SOCF_LE },
    { MY_MODIDf, 6, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56514_A0m_fields[] = {
    { RESERVEDf, 24, 80, SOCF_LE|SOCF_RES },
    { USE_INCOMING_DOT1Pf, 1, 79, 0 },
    { OUTER_TPID_VERIFYf, 1, 78, 0 },
    { OUTER_TPID_ENABLEf, 4, 74, SOCF_LE },
    { USE_INNER_PRIf, 1, 73, 0 },
    { CFI_AS_CNGf, 4, 69, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 68, 0 },
    { URPF_MODEf, 2, 66, SOCF_LE },
    { MODPORT_MAP_SELf, 1, 65, 0 },
    { VRF_PORT_ENABLEf, 1, 64, 0 },
    { VRF_IDf, 6, 58, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 4, 54, SOCF_LE },
    { VFP_ENABLEf, 1, 53, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 52, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 51, 0 },
    { LOCAL_SW_DISABLEf, 1, 50, 0 },
    { ALLOW_SRC_MODf, 1, 49, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 48, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 47, 0 },
    { PORT_BRIDGEf, 1, 46, 0 },
    { VLAN_PRECEDENCEf, 1, 45, 0 },
    { MY_MODIDf, 6, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_IPORT_TABLE_BCM56624_A0m_fields[] = {
    { RESERVEDf, 7, 161, SOCF_LE|SOCF_RES },
    { USE_IVID_AS_OVIDf, 1, 160, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 159, 0 },
    { REMOTE_CPU_ENf, 1, 158, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 157, 0 },
    { PORT_OPERATIONf, 2, 155, SOCF_LE },
    { MPLS_ENABLEf, 1, 154, 0 },
    { CFI_1_MAPPINGf, 1, 153, 0 },
    { CFI_0_MAPPINGf, 1, 152, 0 },
    { PRI_MAPPINGf, 24, 128, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 124, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 120, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 119, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 118, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 117, 0 },
    { VT_KEY_TYPE_2f, 3, 114, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 113, 0 },
    { VT_KEY_TYPEf, 3, 110, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 109, 0 },
    { IVIDf, 12, 97, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 91, SOCF_LE },
    { PVLAN_ENABLEf, 1, 90, 0 },
    { USE_INCOMING_DOT1Pf, 1, 89, 0 },
    { OUTER_TPID_VERIFYf, 1, 88, 0 },
    { OUTER_TPID_ENABLEf, 4, 84, SOCF_LE },
    { USE_INNER_PRIf, 1, 83, 0 },
    { CFI_AS_CNGf, 4, 79, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 78, 0 },
    { URPF_MODEf, 2, 76, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 68, SOCF_LE },
    { VFP_ENABLEf, 1, 67, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 66, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 62, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 61, 0 },
    { RTAG7_PORT_LBNf, 4, 57, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 56, 0 },
    { ALLOW_SRC_MODf, 1, 55, 0 },
    { HIGIG2f, 1, 54, 0 },
    { HIGIG_TRUNK_IDf, 3, 51, SOCF_LE },
    { HIGIG_TRUNKf, 1, 50, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 49, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 48, 0 },
    { PORT_BRIDGEf, 1, 47, 0 },
    { VLAN_PRECEDENCEf, 1, 46, 0 },
    { MY_MODIDf, 7, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { DUAL_MODID_ENABLEf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 236, 0 },
    { ECCPf, 9, 228, SOCF_LE },
    { ECCf, 8, 228, SOCF_LE },
    { RESERVEDf, 2, 226, SOCF_LE|SOCF_RES },
    { OAM_ENABLEf, 1, 225, 0 },
    { VLAN_PROTOCOL_DATA_INDEXf, 7, 218, SOCF_LE },
    { FP_PORT_FIELD_SEL_INDEXf, 7, 211, SOCF_LE },
    { USE_PORT_TABLE_GROUP_IDf, 1, 210, 0 },
    { IEEE_802_1AS_ENABLEf, 1, 209, 0 },
    { IPFIX_FLOW_METER_IDf, 7, 202, SOCF_LE },
    { VINTF_CTR_IDXf, 13, 189, SOCF_LE },
    { TRUST_DOT1P_PTRf, 6, 183, SOCF_LE },
    { PROTOCOL_PKT_INDEXf, 6, 177, SOCF_LE },
    { CML_BMAC_MOVEf, 2, 175, SOCF_LE },
    { CML_BMAC_NEWf, 2, 173, SOCF_LE },
    { MIM_MC_TERM_ENABLEf, 1, 172, 0 },
    { MIM_TERM_ENABLEf, 1, 171, 0 },
    { USE_IVID_AS_OVIDf, 1, 170, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 169, 0 },
    { REMOTE_CPU_ENf, 1, 168, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 167, 0 },
    { PORT_OPERATIONf, 3, 164, SOCF_LE },
    { MPLS_ENABLEf, 1, 163, 0 },
    { CFI_1_MAPPINGf, 1, 162, 0 },
    { CFI_0_MAPPINGf, 1, 161, 0 },
    { PRI_MAPPINGf, 24, 137, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 133, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 129, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 128, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 127, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 126, 0 },
    { VT_KEY_TYPE_2f, 3, 123, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 122, 0 },
    { VT_KEY_TYPEf, 3, 119, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 118, 0 },
    { IVIDf, 12, 106, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 100, SOCF_LE },
    { PVLAN_ENABLEf, 1, 99, 0 },
    { USE_INCOMING_DOT1Pf, 1, 98, 0 },
    { OUTER_TPID_VERIFYf, 1, 97, 0 },
    { OUTER_TPID_ENABLEf, 4, 93, SOCF_LE },
    { USE_INNER_PRIf, 1, 92, 0 },
    { CFI_AS_CNGf, 4, 88, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 87, 0 },
    { URPF_MODEf, 2, 85, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 77, SOCF_LE },
    { VFP_ENABLEf, 1, 76, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 75, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 74, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 73, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 72, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 71, 0 },
    { RTAG7_PORT_LBNf, 4, 67, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 66, 0 },
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { HIGIG2f, 1, 64, 0 },
    { HIGIG_TRUNK_IDf, 4, 60, SOCF_LE },
    { HIGIG_TRUNKf, 1, 59, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 58, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 57, 0 },
    { PORT_BRIDGEf, 1, 56, 0 },
    { VLAN_PRECEDENCEf, 1, 55, 0 },
    { MY_MODIDf, 7, 48, SOCF_LE },
    { SRC_SYS_PORT_IDf, 6, 42, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 41, 0 },
    { DUAL_MODID_ENABLEf, 1, 40, 0 },
    { PORT_TYPEf, 2, 38, SOCF_LE },
    { PORT_VIDf, 12, 26, SOCF_LE },
    { OVIDf, 12, 26, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 25, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 24, 0 },
    { PASS_CONTROL_FRAMESf, 1, 23, 0 },
    { PORT_DIS_UNTAGf, 1, 22, 0 },
    { PORT_DIS_TAGf, 1, 21, 0 },
    { DROP_BPDUf, 1, 20, 0 },
    { V4L3_ENABLEf, 1, 19, 0 },
    { V6L3_ENABLEf, 1, 18, 0 },
    { V4IPMC_L2_ENABLEf, 1, 17, 0 },
    { V6IPMC_L2_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { MIRRORf, 4, 6, SOCF_LE },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56800_A0m_fields[] = {
    { RESERVEDf, 4, 82, SOCF_LE|SOCF_RES },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 81, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 80, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 79, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 78, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 77, 0 },
    { RTAG7_PORT_LBNf, 4, 73, SOCF_LE },
    { LOCAL_SW_DISABLEf, 1, 72, 0 },
    { ALLOW_SRC_MODf, 1, 71, 0 },
    { HIGIG2f, 1, 70, 0 },
    { HIGIG_TRUNK_IDf, 3, 67, SOCF_LE },
    { HIGIG_TRUNKf, 1, 66, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 65, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 64, 0 },
    { PORT_BRIDGEf, 1, 63, 0 },
    { VLAN_PRECEDENCEf, 1, 62, 0 },
    { OUTER_TPIDf, 16, 46, SOCF_LE },
    { MY_MODIDf, 7, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_IPORT_TABLE_BCM56820_A0m_fields[] = {
    { USE_IVID_AS_OVIDf, 1, 170, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 169, 0 },
    { REMOTE_CPU_ENf, 1, 168, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 167, 0 },
    { CFI_1_MAPPINGf, 1, 165, 0 },
    { CFI_0_MAPPINGf, 1, 164, 0 },
    { PRI_MAPPINGf, 24, 140, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 136, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 132, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 131, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 130, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 129, 0 },
    { VT_KEY_TYPE_2f, 3, 126, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 125, 0 },
    { VT_KEY_TYPEf, 3, 122, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 121, 0 },
    { IVIDf, 12, 109, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 103, SOCF_LE },
    { PVLAN_ENABLEf, 1, 102, 0 },
    { USE_INCOMING_DOT1Pf, 1, 101, 0 },
    { OUTER_TPID_VERIFYf, 1, 100, 0 },
    { OUTER_TPID_ENABLEf, 4, 96, SOCF_LE },
    { USE_INNER_PRIf, 1, 95, 0 },
    { CFI_AS_CNGf, 4, 91, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 90, 0 },
    { URPF_MODEf, 2, 88, SOCF_LE },
    { VRF_PORT_ENABLEf, 1, 87, 0 },
    { VRF_IDf, 11, 76, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 68, SOCF_LE },
    { VFP_ENABLEf, 1, 67, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 66, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 62, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 61, 0 },
    { RTAG7_PORT_LBNf, 4, 57, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 56, 0 },
    { ALLOW_SRC_MODf, 1, 55, 0 },
    { HIGIG2f, 1, 54, 0 },
    { HIGIG_TRUNK_IDf, 3, 51, SOCF_LE },
    { HIGIG_TRUNKf, 1, 50, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 49, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 48, 0 },
    { PORT_BRIDGEf, 1, 47, 0 },
    { VLAN_PRECEDENCEf, 1, 46, 0 },
    { MY_MODIDf, 8, 38, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_fields[] = {
    { ENABLEf, 1, 96, 0 },
    { IPV6_PREFIXf, 96, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_IPV6_PROXY_ENABLE_TABLEm_fields[] = {
    { ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_BKm_fields[] = {
    { ECCf, 7, 47, SOCF_LE },
    { RESERVEDf, 1, 46, SOCF_RES },
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_BPm_fields[] = {
    { ECCf, 7, 37, SOCF_LE },
    { RESERVEDf, 1, 36, SOCF_RES },
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_LAm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_N0m_fields[] = {
    { ECCf, 16, 218, SOCF_LE },
    { RESERVEDf, 2, 216, SOCF_LE|SOCF_RES },
    { CURRENT_CS_ODDf, 1, 215, 0 },
    { CURRENT_CHILD_ODDf, 3, 212, SOCF_LE },
    { CURRENT_PRI_ODDf, 4, 208, SOCF_LE },
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_N1m_fields[] = {
    { ECCf, 7, 57, SOCF_LE },
    { RESERVEDf, 1, 56, SOCF_RES },
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_N2m_fields[] = {
    { ECCf, 6, 12, SOCF_LE },
    { PARENT_NODEf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_NGm_fields[] = {
    { ECCf, 6, 13, SOCF_LE },
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_NMm_fields[] = {
    { ECCf, 6, 24, SOCF_LE },
    { RESERVEDf, 1, 23, SOCF_RES },
    { BUCKET_TABLE_PTRf, 14, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L1_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_L2MCm_fields[] = {
    { VALIDf, 1, 31, 0 },
    { PORT_BITMAPf, 29, 2, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_L2MC_BCM53314_A0m_fields[] = {
    { EVEN_PARITYf, 1, 28, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 2, 26, SOCF_LE|SOCF_SC },
    { VALIDf, 1, 25, 0 },
    { PORT_BITMAP_LOf, 25, 0, SOCF_LE },
    { PORT_BITMAPf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2MC_BCM56218_A0m_fields[] = {
    { VALIDf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L2MC_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 33, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 2, 31, SOCF_LE },
    { VALIDf, 1, 30, 0 },
    { PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { PORT_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2MC_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 39, 0 },
    { VALIDf, 1, 38, 0 },
    { PORT_BITMAP_LOf, 30, 8, SOCF_LE },
    { PORT_BITMAPf, 30, 8, SOCF_LE },
    { RESERVED0f, 6, 2, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2MC_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 },
    { VALIDf, 1, 62, 0 },
    { PORT_BITMAP_HIf, 22, 40, SOCF_LE },
    { PORT_BITMAPf, 54, 8, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2MC_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 71, 0 },
    { VALIDf, 1, 70, 0 },
    { PORT_BITMAP_HIf, 22, 48, SOCF_LE },
    { PORT_BITMAPf, 54, 16, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 16, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2MC_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 30, 0 },
    { VALIDf, 1, 29, 0 },
    { PORT_BITMAPf, 21, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2MC_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 39, 0 },
    { VALIDf, 1, 38, 0 },
    { REPLICATION_ENABLEf, 1, 37, 0 },
    { PORT_BITMAPf, 29, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2MC_TABLEm_fields[] = {
    { VALIDf, 1, 14, 0 },
    { PORT_BITMAPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
soc_field_info_t soc_L2Xm_fields[] = {
    { VALID_BITf, 1, 88, 0 },
    { HIT_BITf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { MODULE_IDf, 5, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_L2X_BASEm_fields[] = {
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { MODULE_IDf, 5, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L2X_BASE_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 86, SOCF_SC },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { MODULE_IDf, 5, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L2X_BASE_BCM5695_A0m_fields[] = {
    { MAC_BLOCK_INDEXf, 5, 81, SOCF_LE },
    { L3f, 1, 80, 0 },
    { MODULE_IDf, 6, 74, SOCF_LE },
    { TGID_HIf, 2, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { TGID_LOf, 5, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_L2X_BCM56218_A0m_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 8, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L2X_BCM56224_A0m_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L2X_BCM56304_B0m_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { ODD_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2X_BCM56334_A0m_fields[] = {
    { LOCAL_SAf, 1, 103, 0 | SOCF_GLOBAL },
    { HITSAf, 1, 102, 0 | SOCF_GLOBAL },
    { HITDAf, 1, 101, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 100, 0 | SOCF_GLOBAL },
    { L2__ASSOCIATED_DATAf, 39, 62, SOCF_LE },
    { ASSOCIATED_DATAf, 39, 62, SOCF_LE },
    { VALIDf, 1, 99, 0 | SOCF_GLOBAL },
    { VLAN__PENDINGf, 1, 98, 0 },
    { PENDINGf, 1, 98, 0 },
    { L2__PENDINGf, 1, 98, 0 },
    { VLAN__STATIC_BITf, 1, 97, 0 },
    { STATIC_BITf, 1, 97, 0 },
    { L2__STATIC_BITf, 1, 97, 0 },
    { VLAN__REMOTEf, 1, 96, 0 },
    { REMOTEf, 1, 96, 0 },
    { L2__REMOTEf, 1, 96, 0 },
    { VLAN__LIMIT_COUNTEDf, 1, 95, 0 },
    { LIMIT_COUNTEDf, 1, 95, 0 },
    { L2__LIMIT_COUNTEDf, 1, 95, 0 },
    { VLAN__SCPf, 1, 94, 0 },
    { SCPf, 1, 94, 0 },
    { L2__SCPf, 1, 94, 0 },
    { VLAN__SRC_DISCARDf, 1, 93, 0 },
    { SRC_DISCARDf, 1, 93, 0 },
    { L2__SRC_DISCARDf, 1, 93, 0 },
    { VLAN__DST_DISCARDf, 1, 92, 0 },
    { L2__DST_DISCARDf, 1, 92, 0 },
    { DST_DISCARDf, 1, 92, 0 },
    { VLAN__CPUf, 1, 91, 0 },
    { L2__CPUf, 1, 91, 0 },
    { CPUf, 1, 91, 0 },
    { VLAN__PRIf, 3, 88, SOCF_LE },
    { PRIf, 3, 88, SOCF_LE },
    { L2__PRIf, 3, 88, SOCF_LE },
    { VLAN__MIRROR1f, 1, 87, 0 },
    { MIRROR1f, 1, 87, 0 },
    { L2__MIRROR1f, 1, 87, 0 },
    { VLAN__MIRROR0f, 1, 86, 0 },
    { VLAN__MIRRORf, 1, 86, 0 },
    { MIRROR0f, 1, 86, 0 },
    { MIRRORf, 1, 86, 0 },
    { L2__MIRROR0f, 1, 86, 0 },
    { L2__MIRRORf, 1, 86, 0 },
    { VLAN__RPEf, 1, 85, 0 },
    { RPEf, 1, 85, 0 },
    { L2__RPEf, 1, 85, 0 },
    { VLAN__DUMMY_INDEXf, 1, 83, 0 },
    { L2__DUMMY_INDEXf, 1, 83, 0 },
    { DUMMY_INDEXf, 1, 83, 0 },
    { VLAN__CLASS_IDf, 6, 78, SOCF_LE },
    { L2__CLASS_IDf, 6, 78, SOCF_LE },
    { CLASS_IDf, 6, 78, SOCF_LE },
    { VLAN__MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { L2__MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { VLAN__L3f, 1, 77, 0 },
    { L3f, 1, 77, 0 },
    { L2__L3f, 1, 77, 0 },
    { VPG_TYPEf, 1, 76, 0 },
    { VLAN__VPG_TYPEf, 1, 76, 0 },
    { L2__VPG_TYPEf, 1, 76, 0 },
    { VLAN__DEST_TYPEf, 2, 75, SOCF_LE },
    { L2__DEST_TYPEf, 2, 75, SOCF_LE },
    { DEST_TYPEf, 2, 75, SOCF_LE },
    { VLAN__Tf, 1, 75, 0 },
    { Tf, 1, 75, 0 },
    { L2__Tf, 1, 75, 0 },
    { VLAN__REMOTE_TRUNKf, 1, 74, 0 },
    { REMOTE_TRUNKf, 1, 74, 0 },
    { L2__REMOTE_TRUNKf, 1, 74, 0 },
    { VLAN__MODULE_IDf, 7, 68, SOCF_LE },
    { MODULE_IDf, 7, 68, SOCF_LE },
    { L2__MODULE_IDf, 7, 68, SOCF_LE },
    { VPGf, 13, 62, SOCF_LE },
    { VLAN__VPGf, 13, 62, SOCF_LE },
    { VLAN__DESTINATIONf, 13, 62, SOCF_LE },
    { L2__VPGf, 13, 62, SOCF_LE },
    { L2__DESTINATIONf, 13, 62, SOCF_LE },
    { DESTINATIONf, 13, 62, SOCF_LE },
    { L2MC_PTRf, 10, 62, SOCF_LE },
    { L2__L2MC_PTRf, 10, 62, SOCF_LE },
    { VLAN__TGIDf, 7, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { L2__TGIDf, 7, 62, SOCF_LE },
    { VLAN__PORT_NUMf, 6, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { L2__PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { VLAN__VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { L2__MAC_ADDRf, 48, 14, SOCF_LE },
    { VLAN__T_1f, 1, 60, 0 },
    { T_1f, 1, 60, 0 },
    { VLAN__REMOTE_TRUNK_1f, 1, 59, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { VLAN__MODULE_ID_1f, 7, 53, SOCF_LE },
    { MODULE_ID_1f, 7, 53, SOCF_LE },
    { VPG_1f, 13, 47, SOCF_LE },
    { VLAN__VPG_1f, 13, 47, SOCF_LE },
    { VLAN__DESTINATION_1f, 13, 47, SOCF_LE },
    { DESTINATION_1f, 13, 47, SOCF_LE },
    { VLAN__TGID_1f, 7, 47, SOCF_LE },
    { TGID_1f, 7, 47, SOCF_LE },
    { VLAN__PORT_NUM_1f, 6, 47, SOCF_LE },
    { PORT_NUM_1f, 6, 47, SOCF_LE },
    { VLAN__IVIDf, 12, 14, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { VLAN__OVIDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { L2__VLAN_IDf, 12, 2, SOCF_LE },
    { VFIf, 11, 2, SOCF_LE },
    { L2__VFIf, 11, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L2X_BCM56504_A0m_fields[] = {
    { HITSAf, 1, 91, 0 },
    { HITDAf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L2X_BCM56504_B0m_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { EVEN_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L2X_BCM56514_A0m_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { EVEN_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { CLASS_IDf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2X_BCM56624_A0m_fields[] = {
    { LOCAL_SAf, 1, 103, 0 },
    { HITSAf, 1, 102, 0 },
    { HITDAf, 1, 101, 0 },
    { EVEN_PARITYf, 1, 100, 0 },
    { VALIDf, 1, 99, 0 },
    { ASSOCIATED_DATAf, 38, 62, SOCF_LE },
    { PENDINGf, 1, 98, 0 },
    { STATIC_BITf, 1, 97, 0 },
    { REMOTEf, 1, 96, 0 },
    { LIMIT_COUNTEDf, 1, 95, 0 },
    { SCPf, 1, 94, 0 },
    { SRC_DISCARDf, 1, 93, 0 },
    { DST_DISCARDf, 1, 92, 0 },
    { CPUf, 1, 91, 0 },
    { PRIf, 3, 88, SOCF_LE },
    { MIRROR1f, 1, 87, 0 },
    { MIRROR0f, 1, 86, 0 },
    { MIRRORf, 1, 86, 0 },
    { RPEf, 1, 85, 0 },
    { DUMMY_INDEXf, 1, 83, 0 },
    { CLASS_IDf, 6, 78, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { L3f, 1, 77, 0 },
    { VPG_TYPEf, 1, 76, 0 },
    { DEST_TYPEf, 2, 75, SOCF_LE },
    { Tf, 1, 75, 0 },
    { REMOTE_TRUNKf, 1, 74, 0 },
    { MODULE_IDf, 7, 68, SOCF_LE },
    { VPGf, 13, 62, SOCF_LE },
    { DESTINATIONf, 13, 62, SOCF_LE },
    { L2MC_PTRf, 10, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { T_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { MODULE_ID_1f, 7, 53, SOCF_LE },
    { VPG_1f, 13, 47, SOCF_LE },
    { DESTINATION_1f, 13, 47, SOCF_LE },
    { TGID_1f, 7, 47, SOCF_LE },
    { PORT_NUM_1f, 6, 47, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { VFIf, 10, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2X_BCM56634_A0m_fields[] = {
    { LOCAL_SAf, 1, 124, 0 | SOCF_GLOBAL },
    { HITSAf, 1, 123, 0 | SOCF_GLOBAL },
    { HITDAf, 1, 122, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 121, 0 | SOCF_GLOBAL },
    { VLAN__PENDINGf, 1, 120, 0 },
    { PENDINGf, 1, 120, 0 },
    { L2__PENDINGf, 1, 120, 0 },
    { L2__ASSOCIATED_DATAf, 58, 63, SOCF_LE },
    { ASSOCIATED_DATAf, 58, 63, SOCF_LE },
    { VLAN__STATIC_BITf, 1, 119, 0 },
    { STATIC_BITf, 1, 119, 0 },
    { L2__STATIC_BITf, 1, 119, 0 },
    { VLAN__REMOTEf, 1, 118, 0 },
    { REMOTEf, 1, 118, 0 },
    { L2__REMOTEf, 1, 118, 0 },
    { VLAN__LIMIT_COUNTEDf, 1, 117, 0 },
    { LIMIT_COUNTEDf, 1, 117, 0 },
    { L2__LIMIT_COUNTEDf, 1, 117, 0 },
    { VLAN__EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { L2__EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { VLAN__EH_TMf, 1, 100, 0 },
    { L2__EH_TMf, 1, 100, 0 },
    { EH_TMf, 1, 100, 0 },
    { VLAN__EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { L2__EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { VLAN__SCPf, 1, 97, 0 },
    { SCPf, 1, 97, 0 },
    { L2__SCPf, 1, 97, 0 },
    { VLAN__SRC_DISCARDf, 1, 96, 0 },
    { SRC_DISCARDf, 1, 96, 0 },
    { L2__SRC_DISCARDf, 1, 96, 0 },
    { VLAN__DST_DISCARDf, 1, 95, 0 },
    { L2__DST_DISCARDf, 1, 95, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { VLAN__CPUf, 1, 94, 0 },
    { L2__CPUf, 1, 94, 0 },
    { CPUf, 1, 94, 0 },
    { VLAN__PRIf, 3, 91, SOCF_LE },
    { PRIf, 3, 91, SOCF_LE },
    { L2__PRIf, 3, 91, SOCF_LE },
    { VLAN__MIRRORf, 4, 87, SOCF_LE },
    { MIRRORf, 4, 87, SOCF_LE },
    { L2__MIRRORf, 4, 87, SOCF_LE },
    { VLAN__RPEf, 1, 86, 0 },
    { RPEf, 1, 86, 0 },
    { L2__RPEf, 1, 86, 0 },
    { VLAN__DUMMY_INDEXf, 1, 84, 0 },
    { L2__DUMMY_INDEXf, 1, 84, 0 },
    { DUMMY_INDEXf, 1, 84, 0 },
    { VLAN__CLASS_IDf, 6, 79, SOCF_LE },
    { L2__CLASS_IDf, 6, 79, SOCF_LE },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VLAN__MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L2__MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { VLAN__L3f, 1, 78, 0 },
    { L3f, 1, 78, 0 },
    { L2__L3f, 1, 78, 0 },
    { VPG_TYPEf, 1, 77, 0 },
    { VLAN__VPG_TYPEf, 1, 77, 0 },
    { L2__VPG_TYPEf, 1, 77, 0 },
    { VLAN__DEST_TYPEf, 2, 76, SOCF_LE },
    { L2__DEST_TYPEf, 2, 76, SOCF_LE },
    { DEST_TYPEf, 2, 76, SOCF_LE },
    { VLAN__Tf, 1, 76, 0 },
    { Tf, 1, 76, 0 },
    { L2__Tf, 1, 76, 0 },
    { VLAN__REMOTE_TRUNKf, 1, 75, 0 },
    { REMOTE_TRUNKf, 1, 75, 0 },
    { L2__REMOTE_TRUNKf, 1, 75, 0 },
    { VLAN__MODULE_IDf, 7, 69, SOCF_LE },
    { MODULE_IDf, 7, 69, SOCF_LE },
    { L2__MODULE_IDf, 7, 69, SOCF_LE },
    { VPGf, 13, 63, SOCF_LE },
    { VLAN__VPGf, 13, 63, SOCF_LE },
    { VLAN__DESTINATIONf, 13, 63, SOCF_LE },
    { L2__VPGf, 13, 63, SOCF_LE },
    { L2__DESTINATIONf, 13, 63, SOCF_LE },
    { DESTINATIONf, 13, 63, SOCF_LE },
    { L2MC_PTRf, 10, 63, SOCF_LE },
    { L2__L2MC_PTRf, 10, 63, SOCF_LE },
    { VLAN__TGIDf, 7, 63, SOCF_LE },
    { TGIDf, 7, 63, SOCF_LE },
    { L2__TGIDf, 7, 63, SOCF_LE },
    { VLAN__PORT_NUMf, 6, 63, SOCF_LE },
    { PORT_NUMf, 6, 63, SOCF_LE },
    { L2__PORT_NUMf, 6, 63, SOCF_LE },
    { VPG_TYPE_1f, 1, 62, 0 },
    { VLAN__VPG_TYPE_1f, 1, 62, 0 },
    { MAC_ADDRf, 48, 15, SOCF_LE },
    { L2__MAC_ADDRf, 48, 15, SOCF_LE },
    { VLAN__T_1f, 1, 61, 0 },
    { T_1f, 1, 61, 0 },
    { VLAN__REMOTE_TRUNK_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 60, 0 },
    { VLAN__MODULE_ID_1f, 7, 54, SOCF_LE },
    { MODULE_ID_1f, 7, 54, SOCF_LE },
    { VPG_1f, 13, 48, SOCF_LE },
    { VLAN__VPG_1f, 13, 48, SOCF_LE },
    { VLAN__DESTINATION_1f, 13, 48, SOCF_LE },
    { DESTINATION_1f, 13, 48, SOCF_LE },
    { VLAN__TGID_1f, 7, 48, SOCF_LE },
    { TGID_1f, 7, 48, SOCF_LE },
    { VLAN__PORT_NUM_1f, 6, 48, SOCF_LE },
    { PORT_NUM_1f, 6, 48, SOCF_LE },
    { VLAN__IVIDf, 12, 15, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { VLAN_IDf, 12, 3, SOCF_LE },
    { VLAN__OVIDf, 12, 3, SOCF_LE },
    { VFIf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { L2__VLAN_IDf, 12, 3, SOCF_LE },
    { L2__VFIf, 12, 3, SOCF_LE },
    { KEY_TYPEf, 2, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_L2X_BCM5665_A0m_fields[] = {
    { PARITY_BITf, 1, 89, 0 },
    { VALID_BITf, 1, 88, 0 },
    { HIT_BITf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { MODULE_IDf, 5, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2X_BCM56800_A0m_fields[] = {
    { HITSAf, 1, 93, 0 },
    { HITDAf, 1, 92, 0 },
    { EVEN_PARITYf, 1, 91, 0 },
    { VALIDf, 1, 90, 0 },
    { MIRRORf, 1, 89, 0 },
    { RPEf, 1, 88, 0 },
    { STATIC_BITf, 1, 87, 0 },
    { MAC_BLOCK_INDEXf, 5, 81, SOCF_LE },
    { L3f, 1, 80, 0 },
    { REMOTE_TRUNKf, 1, 79, 0 },
    { MODULE_IDf, 7, 73, SOCF_LE },
    { L2MC_PTRf, 13, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2X_BCM56820_A0m_fields[] = {
    { LOCAL_SAf, 1, 104, 0 },
    { HITSAf, 1, 103, 0 },
    { HITDAf, 1, 102, 0 },
    { EVEN_PARITYf, 1, 101, 0 },
    { VALIDf, 1, 100, 0 },
    { PENDINGf, 1, 99, 0 },
    { ASSOCIATED_DATAf, 38, 62, SOCF_LE },
    { STATIC_BITf, 1, 98, 0 },
    { REMOTEf, 1, 97, 0 },
    { RESERVED_1f, 1, 96, SOCF_RES },
    { SCPf, 1, 95, 0 },
    { SRC_DISCARDf, 1, 94, 0 },
    { DST_DISCARDf, 1, 93, 0 },
    { CPUf, 1, 92, 0 },
    { PRIf, 3, 89, SOCF_LE },
    { MIRROR1f, 1, 88, 0 },
    { MIRROR0f, 1, 87, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { DUMMY_INDEXf, 1, 84, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { VPG_TYPEf, 1, 77, 0 },
    { DEST_TYPEf, 2, 76, SOCF_LE },
    { Tf, 1, 76, 0 },
    { REMOTE_TRUNKf, 1, 75, 0 },
    { MODULE_IDf, 8, 68, SOCF_LE },
    { DESTINATIONf, 14, 62, SOCF_LE },
    { L2MC_PTRf, 13, 62, SOCF_LE },
    { VPGf, 12, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { T_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { MODULE_ID_1f, 8, 52, SOCF_LE },
    { DESTINATION_1f, 14, 46, SOCF_LE },
    { VPG_1f, 12, 46, SOCF_LE },
    { TGID_1f, 7, 46, SOCF_LE },
    { PORT_NUM_1f, 6, 46, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L2X_BCM5695_A0m_fields[] = {
    { VALID_BITf, 1, 89, 0 },
    { HIT_BITf, 1, 88, 0 },
    { STATIC_BITf, 1, 87, 0 },
    { MAC_BLOCK_INDEXf, 5, 81, SOCF_LE },
    { L3f, 1, 80, 0 },
    { MODULE_IDf, 6, 74, SOCF_LE },
    { TGID_HIf, 2, 74, SOCF_LE },
    { L2MC_PTRf, 8, 68, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 6, 68, SOCF_LE },
    { PORT_TGIDf, 6, 68, SOCF_LE },
    { TGID_LOf, 5, 68, SOCF_LE },
    { L2MCf, 1, 67, 0 },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { COSf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_L2X_HITm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_L2X_MCm_fields[] = {
    { VALIDf, 1, 14, 0 },
    { PORT_BITMAPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_L2X_MC_BCM5665_A0m_fields[] = {
    { VALIDf, 1, 57, 0 },
    { PORT_BITMAP_M1f, 25, 32, SOCF_LE },
    { PORT_BITMAP_M0f, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L2X_MC_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 4, SOCF_SC },
    { VALIDf, 1, 3, 0 },
    { PORT_BITMAPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_L2X_PARITYm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_L2X_STATICm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L2X_STATIC_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 8, SOCF_SC },
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_L2X_VALIDm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L2X_VALID_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 8, SOCF_SC },
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_BKm_fields[] = {
    { ECCf, 7, 46, SOCF_LE },
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_BPm_fields[] = {
    { ECCf, 7, 36, SOCF_LE },
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_ENTRY_EXTERNALm_fields[] = {
    { ACTIVEf, 1, 94, 0 },
    { TIMESTAMPf, 2, 92, SOCF_LE },
    { L2MC_PBMPf, 2, 92, SOCF_LE },
    { L2MC_PBMf, 14, 80, SOCF_LE },
    { REMOTE_TRUNKf, 1, 91, 0 },
    { MODULE_IDf, 6, 86, SOCF_LE },
    { L2MC_PTRf, 10, 80, SOCF_LE },
    { TGID_PORTf, 6, 80, SOCF_LE },
    { PORT_TGIDf, 6, 80, SOCF_LE },
    { MH_OPCODE_5f, 1, 79, 0 },
    { MIRRORf, 1, 78, 0 },
    { RPEf, 1, 77, 0 },
    { MAC_BLOCK_INDEXf, 5, 71, SOCF_LE },
    { L3f, 1, 70, 0 },
    { SCPf, 1, 69, 0 },
    { SRC_DISCARDf, 1, 68, 0 },
    { DST_DISCARDf, 1, 67, 0 },
    { CPUf, 1, 66, 0 },
    { PRIf, 3, 63, SOCF_LE },
    { STATIC_BITf, 1, 62, 0 },
    { VALID_BITf, 1, 61, 0 },
    { VALIDf, 2, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_ENTRY_INTERNALm_fields[] = {
    { PAR1f, 1, 96, 0 },
    { PAR0f, 1, 95, 0 },
    { ACTIVEf, 1, 94, 0 },
    { TIMESTAMPf, 2, 92, SOCF_LE },
    { L2MC_PBMPf, 2, 92, SOCF_LE },
    { L2MC_PBMf, 14, 80, SOCF_LE },
    { REMOTE_TRUNKf, 1, 91, 0 },
    { MODULE_IDf, 6, 86, SOCF_LE },
    { L2MC_PTRf, 10, 80, SOCF_LE },
    { TGID_PORTf, 6, 80, SOCF_LE },
    { PORT_TGIDf, 6, 80, SOCF_LE },
    { MH_OPCODE_5f, 1, 79, 0 },
    { MIRRORf, 1, 78, 0 },
    { RPEf, 1, 77, 0 },
    { MAC_BLOCK_INDEXf, 5, 71, SOCF_LE },
    { L3f, 1, 70, 0 },
    { SCPf, 1, 69, 0 },
    { SRC_DISCARDf, 1, 68, 0 },
    { DST_DISCARDf, 1, 67, 0 },
    { CPUf, 1, 66, 0 },
    { PRIf, 3, 63, SOCF_LE },
    { STATIC_BITf, 1, 62, 0 },
    { VALID_BITf, 1, 61, 0 },
    { VALIDf, 2, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L2_ENTRY_ONLYm_fields[] = {
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56218_A0m_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 8, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56304_B0m_fields[] = {
    { ODD_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 100, 0 | SOCF_GLOBAL },
    { L2__ASSOCIATED_DATAf, 39, 62, SOCF_LE },
    { ASSOCIATED_DATAf, 39, 62, SOCF_LE },
    { VALIDf, 1, 99, 0 | SOCF_GLOBAL },
    { VLAN__PENDINGf, 1, 98, 0 },
    { PENDINGf, 1, 98, 0 },
    { L2__PENDINGf, 1, 98, 0 },
    { VLAN__STATIC_BITf, 1, 97, 0 },
    { STATIC_BITf, 1, 97, 0 },
    { L2__STATIC_BITf, 1, 97, 0 },
    { VLAN__REMOTEf, 1, 96, 0 },
    { REMOTEf, 1, 96, 0 },
    { L2__REMOTEf, 1, 96, 0 },
    { VLAN__LIMIT_COUNTEDf, 1, 95, 0 },
    { LIMIT_COUNTEDf, 1, 95, 0 },
    { L2__LIMIT_COUNTEDf, 1, 95, 0 },
    { VLAN__SCPf, 1, 94, 0 },
    { SCPf, 1, 94, 0 },
    { L2__SCPf, 1, 94, 0 },
    { VLAN__SRC_DISCARDf, 1, 93, 0 },
    { SRC_DISCARDf, 1, 93, 0 },
    { L2__SRC_DISCARDf, 1, 93, 0 },
    { VLAN__DST_DISCARDf, 1, 92, 0 },
    { L2__DST_DISCARDf, 1, 92, 0 },
    { DST_DISCARDf, 1, 92, 0 },
    { VLAN__CPUf, 1, 91, 0 },
    { L2__CPUf, 1, 91, 0 },
    { CPUf, 1, 91, 0 },
    { VLAN__PRIf, 3, 88, SOCF_LE },
    { PRIf, 3, 88, SOCF_LE },
    { L2__PRIf, 3, 88, SOCF_LE },
    { VLAN__MIRROR1f, 1, 87, 0 },
    { MIRROR1f, 1, 87, 0 },
    { L2__MIRROR1f, 1, 87, 0 },
    { VLAN__MIRROR0f, 1, 86, 0 },
    { VLAN__MIRRORf, 1, 86, 0 },
    { MIRROR0f, 1, 86, 0 },
    { MIRRORf, 1, 86, 0 },
    { L2__MIRROR0f, 1, 86, 0 },
    { L2__MIRRORf, 1, 86, 0 },
    { VLAN__RPEf, 1, 85, 0 },
    { RPEf, 1, 85, 0 },
    { L2__RPEf, 1, 85, 0 },
    { VLAN__DUMMY_INDEXf, 1, 83, 0 },
    { L2__DUMMY_INDEXf, 1, 83, 0 },
    { DUMMY_INDEXf, 1, 83, 0 },
    { VLAN__CLASS_IDf, 6, 78, SOCF_LE },
    { L2__CLASS_IDf, 6, 78, SOCF_LE },
    { CLASS_IDf, 6, 78, SOCF_LE },
    { VLAN__MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { L2__MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { VLAN__L3f, 1, 77, 0 },
    { L3f, 1, 77, 0 },
    { L2__L3f, 1, 77, 0 },
    { VPG_TYPEf, 1, 76, 0 },
    { VLAN__VPG_TYPEf, 1, 76, 0 },
    { L2__VPG_TYPEf, 1, 76, 0 },
    { VLAN__DEST_TYPEf, 2, 75, SOCF_LE },
    { L2__DEST_TYPEf, 2, 75, SOCF_LE },
    { DEST_TYPEf, 2, 75, SOCF_LE },
    { VLAN__Tf, 1, 75, 0 },
    { Tf, 1, 75, 0 },
    { L2__Tf, 1, 75, 0 },
    { VLAN__REMOTE_TRUNKf, 1, 74, 0 },
    { REMOTE_TRUNKf, 1, 74, 0 },
    { L2__REMOTE_TRUNKf, 1, 74, 0 },
    { VLAN__MODULE_IDf, 7, 68, SOCF_LE },
    { MODULE_IDf, 7, 68, SOCF_LE },
    { L2__MODULE_IDf, 7, 68, SOCF_LE },
    { VPGf, 13, 62, SOCF_LE },
    { VLAN__VPGf, 13, 62, SOCF_LE },
    { VLAN__DESTINATIONf, 13, 62, SOCF_LE },
    { L2__VPGf, 13, 62, SOCF_LE },
    { L2__DESTINATIONf, 13, 62, SOCF_LE },
    { DESTINATIONf, 13, 62, SOCF_LE },
    { L2MC_PTRf, 10, 62, SOCF_LE },
    { L2__L2MC_PTRf, 10, 62, SOCF_LE },
    { VLAN__TGIDf, 7, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { L2__TGIDf, 7, 62, SOCF_LE },
    { VLAN__PORT_NUMf, 6, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { L2__PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { VLAN__VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { L2__MAC_ADDRf, 48, 14, SOCF_LE },
    { VLAN__T_1f, 1, 60, 0 },
    { T_1f, 1, 60, 0 },
    { VLAN__REMOTE_TRUNK_1f, 1, 59, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { VLAN__MODULE_ID_1f, 7, 53, SOCF_LE },
    { MODULE_ID_1f, 7, 53, SOCF_LE },
    { VPG_1f, 13, 47, SOCF_LE },
    { VLAN__VPG_1f, 13, 47, SOCF_LE },
    { VLAN__DESTINATION_1f, 13, 47, SOCF_LE },
    { DESTINATION_1f, 13, 47, SOCF_LE },
    { VLAN__TGID_1f, 7, 47, SOCF_LE },
    { TGID_1f, 7, 47, SOCF_LE },
    { VLAN__PORT_NUM_1f, 6, 47, SOCF_LE },
    { PORT_NUM_1f, 6, 47, SOCF_LE },
    { VLAN__IVIDf, 12, 14, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { VLAN__OVIDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { L2__VLAN_IDf, 12, 2, SOCF_LE },
    { VFIf, 11, 2, SOCF_LE },
    { L2__VFIf, 11, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56504_B0m_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56514_A0m_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { MIRRORf, 1, 88, 0 },
    { RPEf, 1, 87, 0 },
    { STATIC_BITf, 1, 86, 0 },
    { MAC_BLOCK_INDEXf, 5, 80, SOCF_LE },
    { CLASS_IDf, 5, 80, SOCF_LE },
    { L3f, 1, 79, 0 },
    { REMOTE_TRUNKf, 1, 78, 0 },
    { MODULE_IDf, 6, 73, SOCF_LE },
    { L2MC_PTRf, 10, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 100, 0 },
    { VALIDf, 1, 99, 0 },
    { ASSOCIATED_DATAf, 38, 62, SOCF_LE },
    { PENDINGf, 1, 98, 0 },
    { STATIC_BITf, 1, 97, 0 },
    { REMOTEf, 1, 96, 0 },
    { LIMIT_COUNTEDf, 1, 95, 0 },
    { SCPf, 1, 94, 0 },
    { SRC_DISCARDf, 1, 93, 0 },
    { DST_DISCARDf, 1, 92, 0 },
    { CPUf, 1, 91, 0 },
    { PRIf, 3, 88, SOCF_LE },
    { MIRROR1f, 1, 87, 0 },
    { MIRROR0f, 1, 86, 0 },
    { MIRRORf, 1, 86, 0 },
    { RPEf, 1, 85, 0 },
    { DUMMY_INDEXf, 1, 83, 0 },
    { CLASS_IDf, 6, 78, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 78, SOCF_LE },
    { L3f, 1, 77, 0 },
    { VPG_TYPEf, 1, 76, 0 },
    { DEST_TYPEf, 2, 75, SOCF_LE },
    { Tf, 1, 75, 0 },
    { REMOTE_TRUNKf, 1, 74, 0 },
    { MODULE_IDf, 7, 68, SOCF_LE },
    { VPGf, 13, 62, SOCF_LE },
    { DESTINATIONf, 13, 62, SOCF_LE },
    { L2MC_PTRf, 10, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { T_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { MODULE_ID_1f, 7, 53, SOCF_LE },
    { VPG_1f, 13, 47, SOCF_LE },
    { DESTINATION_1f, 13, 47, SOCF_LE },
    { TGID_1f, 7, 47, SOCF_LE },
    { PORT_NUM_1f, 6, 47, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { VFIf, 10, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 121, 0 | SOCF_GLOBAL },
    { VLAN__PENDINGf, 1, 120, 0 },
    { PENDINGf, 1, 120, 0 },
    { L2__PENDINGf, 1, 120, 0 },
    { L2__ASSOCIATED_DATAf, 58, 63, SOCF_LE },
    { ASSOCIATED_DATAf, 58, 63, SOCF_LE },
    { VLAN__STATIC_BITf, 1, 119, 0 },
    { STATIC_BITf, 1, 119, 0 },
    { L2__STATIC_BITf, 1, 119, 0 },
    { VLAN__REMOTEf, 1, 118, 0 },
    { REMOTEf, 1, 118, 0 },
    { L2__REMOTEf, 1, 118, 0 },
    { VLAN__LIMIT_COUNTEDf, 1, 117, 0 },
    { LIMIT_COUNTEDf, 1, 117, 0 },
    { L2__LIMIT_COUNTEDf, 1, 117, 0 },
    { VLAN__EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { L2__EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { EH_QUEUE_TAGf, 16, 101, SOCF_LE },
    { VLAN__EH_TMf, 1, 100, 0 },
    { L2__EH_TMf, 1, 100, 0 },
    { EH_TMf, 1, 100, 0 },
    { VLAN__EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { L2__EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { EH_TAG_TYPEf, 2, 98, SOCF_LE },
    { VLAN__SCPf, 1, 97, 0 },
    { SCPf, 1, 97, 0 },
    { L2__SCPf, 1, 97, 0 },
    { VLAN__SRC_DISCARDf, 1, 96, 0 },
    { SRC_DISCARDf, 1, 96, 0 },
    { L2__SRC_DISCARDf, 1, 96, 0 },
    { VLAN__DST_DISCARDf, 1, 95, 0 },
    { L2__DST_DISCARDf, 1, 95, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { VLAN__CPUf, 1, 94, 0 },
    { L2__CPUf, 1, 94, 0 },
    { CPUf, 1, 94, 0 },
    { VLAN__PRIf, 3, 91, SOCF_LE },
    { PRIf, 3, 91, SOCF_LE },
    { L2__PRIf, 3, 91, SOCF_LE },
    { VLAN__MIRRORf, 4, 87, SOCF_LE },
    { MIRRORf, 4, 87, SOCF_LE },
    { L2__MIRRORf, 4, 87, SOCF_LE },
    { VLAN__RPEf, 1, 86, 0 },
    { RPEf, 1, 86, 0 },
    { L2__RPEf, 1, 86, 0 },
    { VLAN__DUMMY_INDEXf, 1, 84, 0 },
    { L2__DUMMY_INDEXf, 1, 84, 0 },
    { DUMMY_INDEXf, 1, 84, 0 },
    { VLAN__CLASS_IDf, 6, 79, SOCF_LE },
    { L2__CLASS_IDf, 6, 79, SOCF_LE },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VLAN__MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L2__MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { VLAN__L3f, 1, 78, 0 },
    { L3f, 1, 78, 0 },
    { L2__L3f, 1, 78, 0 },
    { VPG_TYPEf, 1, 77, 0 },
    { VLAN__VPG_TYPEf, 1, 77, 0 },
    { L2__VPG_TYPEf, 1, 77, 0 },
    { VLAN__DEST_TYPEf, 2, 76, SOCF_LE },
    { L2__DEST_TYPEf, 2, 76, SOCF_LE },
    { DEST_TYPEf, 2, 76, SOCF_LE },
    { VLAN__Tf, 1, 76, 0 },
    { Tf, 1, 76, 0 },
    { L2__Tf, 1, 76, 0 },
    { VLAN__REMOTE_TRUNKf, 1, 75, 0 },
    { REMOTE_TRUNKf, 1, 75, 0 },
    { L2__REMOTE_TRUNKf, 1, 75, 0 },
    { VLAN__MODULE_IDf, 7, 69, SOCF_LE },
    { MODULE_IDf, 7, 69, SOCF_LE },
    { L2__MODULE_IDf, 7, 69, SOCF_LE },
    { VPGf, 13, 63, SOCF_LE },
    { VLAN__VPGf, 13, 63, SOCF_LE },
    { VLAN__DESTINATIONf, 13, 63, SOCF_LE },
    { L2__VPGf, 13, 63, SOCF_LE },
    { L2__DESTINATIONf, 13, 63, SOCF_LE },
    { DESTINATIONf, 13, 63, SOCF_LE },
    { L2MC_PTRf, 10, 63, SOCF_LE },
    { L2__L2MC_PTRf, 10, 63, SOCF_LE },
    { VLAN__TGIDf, 7, 63, SOCF_LE },
    { TGIDf, 7, 63, SOCF_LE },
    { L2__TGIDf, 7, 63, SOCF_LE },
    { VLAN__PORT_NUMf, 6, 63, SOCF_LE },
    { PORT_NUMf, 6, 63, SOCF_LE },
    { L2__PORT_NUMf, 6, 63, SOCF_LE },
    { VPG_TYPE_1f, 1, 62, 0 },
    { VLAN__VPG_TYPE_1f, 1, 62, 0 },
    { MAC_ADDRf, 48, 15, SOCF_LE },
    { L2__MAC_ADDRf, 48, 15, SOCF_LE },
    { VLAN__T_1f, 1, 61, 0 },
    { T_1f, 1, 61, 0 },
    { VLAN__REMOTE_TRUNK_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 60, 0 },
    { VLAN__MODULE_ID_1f, 7, 54, SOCF_LE },
    { MODULE_ID_1f, 7, 54, SOCF_LE },
    { VPG_1f, 13, 48, SOCF_LE },
    { VLAN__VPG_1f, 13, 48, SOCF_LE },
    { VLAN__DESTINATION_1f, 13, 48, SOCF_LE },
    { DESTINATION_1f, 13, 48, SOCF_LE },
    { VLAN__TGID_1f, 7, 48, SOCF_LE },
    { TGID_1f, 7, 48, SOCF_LE },
    { VLAN__PORT_NUM_1f, 6, 48, SOCF_LE },
    { PORT_NUM_1f, 6, 48, SOCF_LE },
    { VLAN__IVIDf, 12, 15, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { VLAN_IDf, 12, 3, SOCF_LE },
    { VLAN__OVIDf, 12, 3, SOCF_LE },
    { VFIf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { L2__VLAN_IDf, 12, 3, SOCF_LE },
    { L2__VFIf, 12, 3, SOCF_LE },
    { KEY_TYPEf, 2, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 91, 0 },
    { VALIDf, 1, 90, 0 },
    { MIRRORf, 1, 89, 0 },
    { RPEf, 1, 88, 0 },
    { STATIC_BITf, 1, 87, 0 },
    { MAC_BLOCK_INDEXf, 5, 81, SOCF_LE },
    { L3f, 1, 80, 0 },
    { REMOTE_TRUNKf, 1, 79, 0 },
    { MODULE_IDf, 7, 73, SOCF_LE },
    { L2MC_PTRf, 13, 67, SOCF_LE },
    { TGID_HIf, 2, 73, SOCF_LE },
    { Tf, 1, 72, 0 },
    { TGID_PORTf, 6, 67, SOCF_LE },
    { PORT_TGIDf, 6, 67, SOCF_LE },
    { TGID_LOf, 5, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_ENTRY_ONLY_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 101, 0 },
    { VALIDf, 1, 100, 0 },
    { PENDINGf, 1, 99, 0 },
    { ASSOCIATED_DATAf, 38, 62, SOCF_LE },
    { STATIC_BITf, 1, 98, 0 },
    { REMOTEf, 1, 97, 0 },
    { RESERVED_1f, 1, 96, SOCF_RES },
    { SCPf, 1, 95, 0 },
    { SRC_DISCARDf, 1, 94, 0 },
    { DST_DISCARDf, 1, 93, 0 },
    { CPUf, 1, 92, 0 },
    { PRIf, 3, 89, SOCF_LE },
    { MIRROR1f, 1, 88, 0 },
    { MIRROR0f, 1, 87, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { DUMMY_INDEXf, 1, 84, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { VPG_TYPEf, 1, 77, 0 },
    { Tf, 1, 76, 0 },
    { REMOTE_TRUNKf, 1, 75, 0 },
    { MODULE_IDf, 8, 68, SOCF_LE },
    { DESTINATIONf, 14, 62, SOCF_LE },
    { L2MC_PTRf, 13, 62, SOCF_LE },
    { VPGf, 12, 62, SOCF_LE },
    { TGIDf, 7, 62, SOCF_LE },
    { PORT_NUMf, 6, 62, SOCF_LE },
    { VPG_TYPE_1f, 1, 61, 0 },
    { MAC_ADDRf, 48, 14, SOCF_LE },
    { T_1f, 1, 60, 0 },
    { REMOTE_TRUNK_1f, 1, 59, 0 },
    { MODULE_ID_1f, 8, 52, SOCF_LE },
    { DESTINATION_1f, 14, 46, SOCF_LE },
    { VPG_1f, 12, 46, SOCF_LE },
    { TGID_1f, 7, 46, SOCF_LE },
    { PORT_NUM_1f, 6, 46, SOCF_LE },
    { IVIDf, 12, 14, SOCF_LE },
    { VLAN_IDf, 12, 2, SOCF_LE },
    { OVIDf, 12, 2, SOCF_LE },
    { KEY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_ENTRY_OVERFLOWm_fields[] = {
    { ACTIVEf, 1, 94, 0 },
    { TIMESTAMPf, 2, 92, SOCF_LE },
    { L2MC_PBMPf, 2, 92, SOCF_LE },
    { L2MC_PBMf, 14, 80, SOCF_LE },
    { REMOTE_TRUNKf, 1, 91, 0 },
    { MODULE_IDf, 6, 86, SOCF_LE },
    { L2MC_PTRf, 10, 80, SOCF_LE },
    { PORT_TGIDf, 6, 80, SOCF_LE },
    { MH_OPCODE_5f, 1, 79, 0 },
    { MIRRORf, 1, 78, 0 },
    { RPEf, 1, 77, 0 },
    { MAC_BLOCK_INDEXf, 5, 71, SOCF_LE },
    { L3f, 1, 70, 0 },
    { SCPf, 1, 69, 0 },
    { SRC_DISCARDf, 1, 68, 0 },
    { DST_DISCARDf, 1, 67, 0 },
    { CPUf, 1, 66, 0 },
    { PRIf, 3, 63, SOCF_LE },
    { STATIC_BITf, 1, 62, 0 },
    { VALID_BITf, 1, 61, 0 },
    { VALIDf, 2, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_HITDA_ONLYm_fields[] = {
    { HITDA_7f, 1, 7, 0 },
    { HITDA_6f, 1, 6, 0 },
    { HITDA_5f, 1, 5, 0 },
    { HITDA_4f, 1, 4, 0 },
    { HITDA_3f, 1, 3, 0 },
    { HITDA_2f, 1, 2, 0 },
    { HITDA_1f, 1, 1, 0 },
    { HITDA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_L2_HITSA_ONLYm_fields[] = {
    { HITSA_7f, 1, 7, 0 },
    { HITSA_6f, 1, 6, 0 },
    { HITSA_5f, 1, 5, 0 },
    { HITSA_4f, 1, 4, 0 },
    { HITSA_3f, 1, 3, 0 },
    { HITSA_2f, 1, 2, 0 },
    { HITSA_1f, 1, 1, 0 },
    { HITSA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L2_HITSA_ONLY_BCM56624_A0m_fields[] = {
    { LOCAL_SA_7f, 1, 15, 0 },
    { LOCAL_SA_6f, 1, 14, 0 },
    { LOCAL_SA_5f, 1, 13, 0 },
    { LOCAL_SA_4f, 1, 12, 0 },
    { LOCAL_SA_3f, 1, 11, 0 },
    { LOCAL_SA_2f, 1, 10, 0 },
    { LOCAL_SA_1f, 1, 9, 0 },
    { LOCAL_SA_0f, 1, 8, 0 },
    { HITSA_7f, 1, 7, 0 },
    { HITSA_6f, 1, 6, 0 },
    { HITSA_5f, 1, 5, 0 },
    { HITSA_4f, 1, 4, 0 },
    { HITSA_3f, 1, 3, 0 },
    { HITSA_2f, 1, 2, 0 },
    { HITSA_1f, 1, 1, 0 },
    { HITSA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_HITSA_ONLY_BCM56820_A0m_fields[] = {
    { LOCAL_SA_7f, 1, 15, 0 },
    { HITSA_7f, 1, 14, 0 },
    { LOCAL_SA_6f, 1, 13, 0 },
    { HITSA_6f, 1, 12, 0 },
    { LOCAL_SA_5f, 1, 11, 0 },
    { HITSA_5f, 1, 10, 0 },
    { LOCAL_SA_4f, 1, 9, 0 },
    { HITSA_4f, 1, 8, 0 },
    { LOCAL_SA_3f, 1, 7, 0 },
    { HITSA_3f, 1, 6, 0 },
    { LOCAL_SA_2f, 1, 5, 0 },
    { HITSA_2f, 1, 4, 0 },
    { LOCAL_SA_1f, 1, 3, 0 },
    { HITSA_1f, 1, 2, 0 },
    { LOCAL_SA_0f, 1, 1, 0 },
    { HITSA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_LAm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_MOD_FIFOm_fields[] = {
    { WR_DATAf, 95, 26, SOCF_LE },
    { BUCKET_IDXf, 17, 9, SOCF_LE },
    { ENTRY_IDXf, 3, 6, SOCF_LE },
    { ENTRY_LOCf, 2, 4, SOCF_LE },
    { OPER_REASONf, 2, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM53314_A0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 16, SOCF_LE },
    { WR_DATAf, 91, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { RESERVEDf, 1, 15, SOCF_RES },
    { BUCKET_IDXf, 10, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56218_A0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 16, SOCF_LE },
    { WR_DATAf, 91, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { RESERVED0f, 1, 15, SOCF_RES },
    { BUCKET_IDXf, 10, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56304_B0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 16, SOCF_LE },
    { WR_DATAf, 91, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { BUCKET_IDXf, 10, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56334_A0m_fields[] = {
    { STATION_MOVEf, 1, 161, 0 },
    { RESERVED0f, 1, 160, SOCF_RES },
    { REPLACED_ASSOC_DATAf, 39, 121, SOCF_LE },
    { L2_ENTRY_DATAf, 101, 20, SOCF_LE },
    { BUCKET_INDEXf, 12, 8, SOCF_LE },
    { ENTRY_INDEXf, 3, 5, SOCF_LE },
    { ENTRY_OVERFLOWf, 1, 4, 0 },
    { OPERATIONf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56504_A0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 90, 16, SOCF_LE },
    { WR_DATAf, 90, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { BUCKET_IDXf, 11, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56504_B0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 16, SOCF_LE },
    { WR_DATAf, 91, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { BUCKET_IDXf, 11, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56514_A0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 17, SOCF_LE },
    { WR_DATAf, 91, 17, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 17, SOCF_LE },
    { BUCKET_IDXf, 12, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56624_A0m_fields[] = {
    { STATION_MOVEf, 1, 161, 0 },
    { REPLACED_ASSOC_DATAf, 40, 121, SOCF_LE },
    { L2_ENTRY_DATAf, 101, 20, SOCF_LE },
    { BUCKET_INDEXf, 12, 8, SOCF_LE },
    { ENTRY_INDEXf, 3, 5, SOCF_LE },
    { ENTRY_OVERFLOWf, 1, 4, 0 },
    { OPERATIONf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 202, 0 },
    { STATION_MOVEf, 1, 201, 0 },
    { REPLACED_ASSOC_DATAf, 59, 142, SOCF_LE },
    { L2_ENTRY_DATAf, 122, 20, SOCF_LE },
    { BUCKET_INDEXf, 12, 8, SOCF_LE },
    { ENTRY_INDEXf, 3, 5, SOCF_LE },
    { ENTRY_OVERFLOWf, 1, 4, 0 },
    { OPERATIONf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56800_A0m_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 92, 16, SOCF_LE },
    { WR_DATAf, 92, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { BUCKET_IDXf, 11, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_MOD_FIFO_BCM56820_A0m_fields[] = {
    { STATION_MOVEf, 1, 162, 0 },
    { REPLACED_ASSOC_DATAf, 40, 122, SOCF_LE },
    { L2_ENTRY_DATAf, 102, 20, SOCF_LE },
    { BUCKET_INDEXf, 12, 8, SOCF_LE },
    { ENTRY_INDEXf, 3, 5, SOCF_LE },
    { ENTRY_OVERFLOWf, 1, 4, 0 },
    { OPERATIONf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_N0m_fields[] = {
    { ECCf, 16, 208, SOCF_LE },
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_N1m_fields[] = {
    { ECCf, 7, 56, SOCF_LE },
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_N2m_fields[] = {
    { ECCf, 7, 27, SOCF_LE },
    { PARENT_NODEf, 10, 17, SOCF_LE },
    { FIRST_CHILD_NODEf, 14, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_NGm_fields[] = {
    { ECCf, 6, 13, SOCF_LE },
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_NMm_fields[] = {
    { ECCf, 6, 21, SOCF_LE },
    { BUCKET_TABLE_PTRf, 12, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L2_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRYm_fields[] = {
    { BPDUf, 1, 153, 0 },
    { MY_STATIONf, 1, 152, 0 },
    { L2MC_PBMPf, 2, 150, SOCF_LE },
    { L2MC_PBMf, 14, 138, SOCF_LE },
    { REMOTE_TRUNKf, 1, 149, 0 },
    { MODULE_IDf, 6, 144, SOCF_LE },
    { L2MC_PTRf, 10, 138, SOCF_LE },
    { PORT_TGIDf, 6, 138, SOCF_LE },
    { MH_OPCODE_5f, 1, 137, 0 },
    { MIRRORf, 1, 136, 0 },
    { RPEf, 1, 135, 0 },
    { L3f, 1, 134, 0 },
    { DST_DISCARDf, 1, 133, 0 },
    { CPUf, 1, 132, 0 },
    { PRIf, 3, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { SRC_PORTf, 4, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56218_A0m_fields[] = {
    { BPDUf, 1, 140, 0 },
    { MODULE_IDf, 4, 136, SOCF_LE },
    { PORT_TGIDf, 7, 129, SOCF_LE },
    { DST_DISCARDf, 1, 128, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56224_A0m_fields[] = {
    { DO_NOT_LEARN_MACSAf, 1, 155, 0 },
    { BPDUf, 1, 154, 0 },
    { MODULE_IDf, 4, 150, SOCF_LE },
    { PORT_TGIDf, 7, 143, SOCF_LE },
    { DST_DISCARDf, 1, 142, 0 },
    { MIRRORf, 1, 141, 0 },
    { RPEf, 1, 140, 0 },
    { L3f, 1, 139, 0 },
    { CPUf, 1, 138, 0 },
    { PRIf, 3, 135, SOCF_LE },
    { RESERVED_MASKf, 7, 128, SOCF_LE|SOCF_RES },
    { MASKf, 60, 68, SOCF_LE },
    { RESERVED_KEYf, 7, 61, SOCF_LE|SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56334_A0m_fields[] = {
    { L2_PROTOCOL_PKTf, 1, 154, 0 },
    { CLASS_IDf, 6, 148, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 147, 0 },
    { BPDUf, 1, 146, 0 },
    { Tf, 1, 145, 0 },
    { MODULE_IDf, 7, 138, SOCF_LE },
    { TGIDf, 7, 132, SOCF_LE },
    { PORT_NUMf, 6, 132, SOCF_LE },
    { DST_DISCARDf, 1, 131, 0 },
    { MIRROR1f, 1, 130, 0 },
    { MIRROR0f, 1, 129, 0 },
    { MIRRORf, 1, 129, 0 },
    { RPEf, 1, 128, 0 },
    { L3f, 1, 127, 0 },
    { CPUf, 1, 126, 0 },
    { PRIf, 3, 123, SOCF_LE },
    { MASKf, 61, 62, SOCF_LE },
    { KEY_TYPEf, 1, 61, 0 },
    { RESERVED_VFIf, 1, 60, SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { VFIf, 11, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56504_A0m_fields[] = {
    { BPDUf, 1, 141, 0 },
    { MODULE_IDf, 6, 135, SOCF_LE },
    { PORT_TGIDf, 6, 129, SOCF_LE },
    { DST_DISCARDf, 1, 128, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56514_A0m_fields[] = {
    { DO_NOT_LEARN_MACSAf, 1, 142, 0 },
    { BPDUf, 1, 141, 0 },
    { MODULE_IDf, 6, 135, SOCF_LE },
    { PORT_TGIDf, 6, 129, SOCF_LE },
    { DST_DISCARDf, 1, 128, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56624_A0m_fields[] = {
    { CLASS_IDf, 6, 146, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 145, 0 },
    { BPDUf, 1, 144, 0 },
    { Tf, 1, 143, 0 },
    { MODULE_IDf, 7, 136, SOCF_LE },
    { TGIDf, 7, 130, SOCF_LE },
    { PORT_NUMf, 6, 130, SOCF_LE },
    { DST_DISCARDf, 1, 129, 0 },
    { MIRROR1f, 1, 128, 0 },
    { MIRROR0f, 1, 127, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 176, 0 },
    { L2_PROTOCOL_PKTf, 1, 175, 0 },
    { EH_QUEUE_TAGf, 16, 159, SOCF_LE },
    { EH_TMf, 1, 158, 0 },
    { EH_TAG_TYPEf, 2, 156, SOCF_LE },
    { CLASS_IDf, 6, 150, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 149, 0 },
    { BPDUf, 1, 148, 0 },
    { Tf, 1, 147, 0 },
    { MODULE_IDf, 7, 140, SOCF_LE },
    { TGIDf, 7, 134, SOCF_LE },
    { PORT_NUMf, 6, 134, SOCF_LE },
    { DST_DISCARDf, 1, 133, 0 },
    { MIRRORf, 4, 129, SOCF_LE },
    { RPEf, 1, 128, 0 },
    { L3f, 1, 127, 0 },
    { CPUf, 1, 126, 0 },
    { PRIf, 3, 123, SOCF_LE },
    { MASKf, 61, 62, SOCF_LE },
    { KEY_TYPEf, 1, 61, 0 },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56800_A0m_fields[] = {
    { BPDUf, 1, 142, 0 },
    { MODULE_IDf, 7, 135, SOCF_LE },
    { PORT_TGIDf, 6, 129, SOCF_LE },
    { DST_DISCARDf, 1, 128, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_USER_ENTRY_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 6, 157, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 156, 0 },
    { BPDUf, 1, 155, 0 },
    { Tf, 1, 154, 0 },
    { MODULE_IDf, 8, 146, SOCF_LE },
    { TGIDf, 7, 140, SOCF_LE },
    { PORT_NUMf, 6, 140, SOCF_LE },
    { DST_DISCARDf, 1, 139, 0 },
    { MIRROR1f, 1, 138, 0 },
    { MIRROR0f, 1, 137, 0 },
    { MIRRORf, 1, 137, 0 },
    { RPEf, 1, 136, 0 },
    { L3f, 1, 135, 0 },
    { CPUf, 1, 134, 0 },
    { PRIf, 3, 131, SOCF_LE },
    { RESERVED_MASKf, 5, 126, SOCF_LE|SOCF_RES },
    { MASKf, 60, 66, SOCF_LE },
    { RESERVED_KEYf, 5, 61, SOCF_LE|SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_DATAm_fields[] = {
    { BPDUf, 1, 24, 0 },
    { MY_STATIONf, 1, 23, 0 },
    { L2MC_PBMPf, 2, 21, SOCF_LE },
    { L2MC_PBMf, 14, 9, SOCF_LE },
    { REMOTE_TRUNKf, 1, 20, 0 },
    { MODULE_IDf, 6, 15, SOCF_LE },
    { L2MC_PTRf, 10, 9, SOCF_LE },
    { PORT_TGIDf, 6, 9, SOCF_LE },
    { MH_OPCODE_5f, 1, 8, 0 },
    { MIRRORf, 1, 7, 0 },
    { RPEf, 1, 6, 0 },
    { L3f, 1, 5, 0 },
    { DST_DISCARDf, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLYm_fields[] = {
    { BPDUf, 1, 20, 0 },
    { MODULE_IDf, 6, 14, SOCF_LE },
    { PORT_TGIDf, 6, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56218_A0m_fields[] = {
    { BPDUf, 1, 19, 0 },
    { MODULE_IDf, 4, 15, SOCF_LE },
    { PORT_TGIDf, 7, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56224_A0m_fields[] = {
    { DO_NOT_LEARN_MACSAf, 1, 20, 0 },
    { BPDUf, 1, 19, 0 },
    { MODULE_IDf, 4, 15, SOCF_LE },
    { PORT_TGIDf, 7, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56334_A0m_fields[] = {
    { L2_PROTOCOL_PKTf, 1, 31, 0 },
    { CLASS_IDf, 6, 25, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 24, 0 },
    { BPDUf, 1, 23, 0 },
    { Tf, 1, 22, 0 },
    { MODULE_IDf, 7, 15, SOCF_LE },
    { TGIDf, 7, 9, SOCF_LE },
    { PORT_NUMf, 6, 9, SOCF_LE },
    { DST_DISCARDf, 1, 8, 0 },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56514_A0m_fields[] = {
    { DO_NOT_LEARN_MACSAf, 1, 21, 0 },
    { BPDUf, 1, 20, 0 },
    { MODULE_IDf, 6, 14, SOCF_LE },
    { PORT_TGIDf, 6, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56624_A0m_fields[] = {
    { CLASS_IDf, 6, 25, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 24, 0 },
    { BPDUf, 1, 23, 0 },
    { Tf, 1, 22, 0 },
    { MODULE_IDf, 7, 15, SOCF_LE },
    { TGIDf, 7, 9, SOCF_LE },
    { PORT_NUMf, 6, 9, SOCF_LE },
    { DST_DISCARDf, 1, 8, 0 },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 53, 0 },
    { L2_PROTOCOL_PKTf, 1, 52, 0 },
    { EH_QUEUE_TAGf, 16, 36, SOCF_LE },
    { EH_TMf, 1, 35, 0 },
    { EH_TAG_TYPEf, 2, 33, SOCF_LE },
    { CLASS_IDf, 6, 27, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 26, 0 },
    { BPDUf, 1, 25, 0 },
    { Tf, 1, 24, 0 },
    { MODULE_IDf, 7, 17, SOCF_LE },
    { TGIDf, 7, 11, SOCF_LE },
    { PORT_NUMf, 6, 11, SOCF_LE },
    { DST_DISCARDf, 1, 10, 0 },
    { MIRRORf, 4, 6, SOCF_LE },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56800_A0m_fields[] = {
    { BPDUf, 1, 21, 0 },
    { MODULE_IDf, 7, 14, SOCF_LE },
    { PORT_TGIDf, 6, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLY_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 6, 26, SOCF_LE },
    { DO_NOT_LEARN_MACSAf, 1, 25, 0 },
    { BPDUf, 1, 24, 0 },
    { Tf, 1, 23, 0 },
    { MODULE_IDf, 8, 15, SOCF_LE },
    { TGIDf, 7, 9, SOCF_LE },
    { PORT_NUMf, 6, 9, SOCF_LE },
    { DST_DISCARDf, 1, 8, 0 },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L2_USER_ENTRY_ONLYm_fields[] = {
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L2_USER_ENTRY_ONLY_BCM56224_A0m_fields[] = {
    { RESERVED_MASKf, 7, 128, SOCF_LE|SOCF_RES },
    { MASKf, 60, 68, SOCF_LE },
    { RESERVED_KEYf, 7, 61, SOCF_LE|SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L2_USER_ENTRY_ONLY_BCM56334_A0m_fields[] = {
    { MASKf, 61, 62, SOCF_LE },
    { KEY_TYPEf, 1, 61, 0 },
    { RESERVED_VFIf, 1, 60, SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { VFIf, 11, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L2_USER_ENTRY_ONLY_BCM56634_A0m_fields[] = {
    { MASKf, 61, 62, SOCF_LE },
    { KEY_TYPEf, 1, 61, 0 },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L2_USER_ENTRY_ONLY_BCM56820_A0m_fields[] = {
    { RESERVED_MASKf, 5, 126, SOCF_LE|SOCF_RES },
    { MASKf, 60, 66, SOCF_LE },
    { RESERVED_KEYf, 5, 61, SOCF_LE|SOCF_RES },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L2_USER_ENTRY_TCAMm_fields[] = {
    { MASKf, 64, 65, SOCF_LE },
    { SRC_PORTf, 4, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3INTFm_fields[] = {
    { PARITYf, 3, 155, SOCF_LE },
    { URPFf, 1, 154, 0 },
    { L2_SWITCHf, 1, 153, 0 },
    { TUNNEL_INDEXf, 9, 144, SOCF_LE },
    { VLAN_IDf, 12, 132, SOCF_LE },
    { MAC_ADDRf, 48, 84, SOCF_LE },
    { TTL_THRESHOLDf, 8, 76, SOCF_LE },
    { TUNNEL_TYPEf, 4, 72, SOCF_LE },
    { INSERT_L3_MPLS_LABEL1f, 1, 71, 0 },
    { INSERT_L3_MPLS_LABEL2f, 1, 70, 0 },
    { MPLS_TUNNEL_LABEL1f, 20, 50, SOCF_LE },
    { MPLS_TUNNEL_LABEL2f, 20, 30, SOCF_LE },
    { MPLS_TUNNEL_LABEL_QOS_INDEXf, 3, 27, SOCF_LE },
    { QOS_INDEXf, 3, 24, SOCF_LE },
    { TUNNEL_TTLf, 8, 16, SOCF_LE },
    { TTLf, 8, 8, SOCF_LE },
    { ADJ_MAC_INDEXf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3INTF_EGR_FILTER_LISTm_fields[] = {
    { RESERVEDf, 1, 7, SOCF_RES },
    { EGRESS_FILTER_LISTf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3INTF_IGR_FILTER_LISTm_fields[] = {
    { RESERVEDf, 1, 7, SOCF_RES },
    { INGRESS_FILTER_LISTf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3INTF_QOSm_fields[] = {
    { PARITYf, 1, 3, 0 },
    { QOS_INDEXf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_L3Xm_fields[] = {
    { L3_VALIDf, 1, 106, 0 },
    { L3_HITf, 1, 105, 0 },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_L3X_BASEm_fields[] = {
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_L3X_BASE_BCM5665_B0m_fields[] = {
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0)
soc_field_info_t soc_L3X_BASE_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 105, SOCF_SC },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_L3X_BASE_BCM5674_A0m_fields[] = {
    { L3_INTF_NUM_HIf, 3, 107, SOCF_LE },
    { PARITYf, 1, 105, SOCF_SC },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 10, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L3X_BASE_BCM5695_A0m_fields[] = {
    { L3_INTF_NUMf, 12, 96, SOCF_LE },
    { MODULE_IDf, 6, 88, SOCF_LE },
    { IPMC_PTRf, 10, 82, SOCF_LE },
    { TGID_HIf, 2, 88, SOCF_LE },
    { Tf, 1, 87, 0 },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { TGID_LOf, 5, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0)
soc_field_info_t soc_L3X_BCM5665_A0m_fields[] = {
    { L3_PARITYf, 1, 107, 0 },
    { L3_VALIDf, 1, 106, 0 },
    { L3_HITf, 1, 105, 0 },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_L3X_BCM5665_B0m_fields[] = {
    { L3_PARITYf, 1, 107, 0 },
    { L3_VALIDf, 1, 106, 0 },
    { L3_HITf, 1, 105, 0 },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 8, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_L3X_BCM5674_A0m_fields[] = {
    { L3_INTF_NUM_HIf, 3, 107, SOCF_LE },
    { L3_VALIDf, 1, 106, 0 },
    { L3_HITf, 1, 105, 0 },
    { L3_INTF_NUMf, 9, 96, SOCF_LE },
    { MODULE_IDf, 5, 88, SOCF_LE },
    { IPMC_PTRf, 10, 82, SOCF_LE },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L3X_BCM5695_A0m_fields[] = {
    { L3_VALIDf, 1, 109, 0 },
    { L3_HITf, 1, 108, 0 },
    { L3_INTF_NUMf, 12, 96, SOCF_LE },
    { MODULE_IDf, 6, 88, SOCF_LE },
    { IPMC_PTRf, 10, 82, SOCF_LE },
    { TGID_HIf, 2, 88, SOCF_LE },
    { Tf, 1, 87, 0 },
    { TGID_PORTf, 6, 82, SOCF_LE },
    { TGID_LOf, 5, 82, SOCF_LE },
    { UNTAGf, 1, 81, 0 },
    { IPMCf, 1, 80, 0 },
    { MAC_ADDRf, 48, 32, SOCF_LE },
    { VLAN_IDf, 12, 64, SOCF_LE },
    { SRC_IP_ADDRf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_L3X_HITm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_L3X_PARITYm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
soc_field_info_t soc_L3X_VALIDm_fields[] = {
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L3X_VALID_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 8, SOCF_SC },
    { BUCKET_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_BKm_fields[] = {
    { ECCf, 7, 46, SOCF_LE },
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_BPm_fields[] = {
    { ECCf, 7, 36, SOCF_LE },
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIPm_fields[] = {
    { HIT1f, 1, 175, 0 },
    { HIT0f, 1, 174, 0 },
    { RPE0f, 1, 173, 0 },
    { PRI0f, 3, 170, SOCF_LE },
    { ECMP_COUNT0f, 5, 165, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 154, SOCF_LE },
    { ECMP_PTR0f, 11, 154, SOCF_LE },
    { ECMP0f, 1, 153, 0 },
    { RPE1f, 1, 152, 0 },
    { PRI1f, 3, 149, SOCF_LE },
    { ECMP_COUNT1f, 5, 144, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 133, SOCF_LE },
    { ECMP_PTR1f, 11, 133, SOCF_LE },
    { ECMP1f, 1, 132, 0 },
    { MASK1f, 32, 100, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 100, SOCF_LE },
    { MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR1f, 32, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_128m_fields[] = {
    { HITf, 1, 307, 0 },
    { GLOBAL_ROUTEf, 1, 306, 0 },
    { CLASS_IDf, 6, 300, SOCF_LE },
    { SRC_DISCARDf, 1, 299, 0 },
    { DST_DISCARDf, 1, 299, 0 },
    { RPEf, 1, 298, 0 },
    { DEFAULTROUTEf, 1, 298, 0 },
    { PRIf, 3, 295, SOCF_LE },
    { ECMP_UNUSEDf, 3, 292, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 281, SOCF_LE },
    { ECMP_PTRf, 11, 281, SOCF_LE },
    { ECMPf, 1, 280, 0 },
    { VRF_ID_MASKf, 11, 269, SOCF_LE },
    { MASKf, 139, 141, SOCF_LE },
    { IP_ADDR_MASKf, 128, 141, SOCF_LE },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_128_BCM56634_A0m_fields[] = {
    { HITf, 1, 308, 0 },
    { EVEN_PARITYf, 1, 307, 0 },
    { GLOBAL_ROUTEf, 1, 306, 0 },
    { CLASS_IDf, 6, 300, SOCF_LE },
    { SRC_DISCARDf, 1, 299, 0 },
    { DST_DISCARDf, 1, 299, 0 },
    { RPEf, 1, 298, 0 },
    { DEFAULTROUTEf, 1, 298, 0 },
    { PRIf, 3, 295, SOCF_LE },
    { ECMP_UNUSEDf, 4, 291, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 281, SOCF_LE },
    { ECMP_PTRf, 10, 281, SOCF_LE },
    { ECMPf, 1, 280, 0 },
    { VRF_ID_MASKf, 11, 269, SOCF_LE },
    { MASKf, 139, 141, SOCF_LE },
    { IP_ADDR_MASKf, 128, 141, SOCF_LE },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_BCM56820_A0m_fields[] = {
    { HITf, 1, 309, 0 },
    { RESERVED_0f, 1, 308, SOCF_RES },
    { CLASS_IDf, 6, 302, SOCF_LE },
    { SRC_DISCARDf, 1, 301, 0 },
    { DST_DISCARDf, 1, 301, 0 },
    { RPEf, 1, 300, 0 },
    { DEFAULTROUTEf, 1, 300, 0 },
    { PRIf, 3, 297, SOCF_LE },
    { ECMP_UNUSEDf, 3, 294, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 283, SOCF_LE },
    { ECMP_PTRf, 11, 283, SOCF_LE },
    { ECMPf, 1, 282, 0 },
    { RESERVED_MASKf, 1, 281, SOCF_RES },
    { VRF_ID_MASKf, 11, 270, SOCF_LE },
    { MASKf, 139, 142, SOCF_LE },
    { IP_ADDR_MASKf, 128, 142, SOCF_LE },
    { RESERVED_KEYf, 1, 141, SOCF_RES },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_128_DATA_ONLYm_fields[] = {
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_128_DATA_ONLY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 27, 0 },
    { GLOBAL_ROUTEf, 1, 26, 0 },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEXf, 14, 1, SOCF_LE },
    { ECMP_PTRf, 10, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_DATA_ONLY_BCM56820_A0m_fields[] = {
    { RESERVED_0f, 1, 26, SOCF_RES },
    { CLASS_IDf, 6, 20, SOCF_LE },
    { SRC_DISCARDf, 1, 19, 0 },
    { DST_DISCARDf, 1, 19, 0 },
    { RPEf, 1, 18, 0 },
    { DEFAULTROUTEf, 1, 18, 0 },
    { PRIf, 3, 15, SOCF_LE },
    { ECMP_UNUSEDf, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 1, SOCF_LE },
    { ECMP_PTRf, 11, 1, SOCF_LE },
    { ECMPf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_HIT_ONLYm_fields[] = {
    { HITf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_128_ONLYm_fields[] = {
    { MASKf, 139, 141, SOCF_LE },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_128_ONLY_BCM56634_A0m_fields[] = {
    { MASKf, 139, 141, SOCF_LE },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_128_ONLY_BCM56820_A0m_fields[] = {
    { RESERVED_MASKf, 1, 281, SOCF_RES },
    { MASKf, 139, 142, SOCF_LE },
    { RESERVED_KEYf, 1, 141, SOCF_RES },
    { VRF_IDf, 11, 130, SOCF_LE },
    { IP_ADDRf, 128, 2, SOCF_LE },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_DEFIP_ALGm_fields[] = {
    { PAR1f, 1, 129, SOCF_RES },
    { PAR0f, 1, 128, SOCF_RES },
    { VALIDf, 1, 127, 0 },
    { DATA_AGRf, 64, 64, SOCF_LE|SOCF_RES },
    { TOP_BOTTOMf, 1, 126, 0 },
    { DUPf, 1, 125, 0 },
    { PREFIX_LENGTHf, 7, 118, SOCF_LE },
    { MPLS_ACTIONf, 4, 118, SOCF_LE },
    { MPLS_USE_OUTER_TTLf, 1, 117, 0 },
    { DEFAULT_MISSf, 1, 117, 0 },
    { MPLS_USE_OUTER_EXPf, 1, 116, 0 },
    { MPLS_DONT_CHANGE_INNER_EXPf, 1, 115, 0 },
    { MPLS_USE_PRIf, 1, 114, 0 },
    { MPLS_LABEL_PRIf, 3, 111, SOCF_LE },
    { MPLS_IINTFf, 12, 99, SOCF_LE },
    { VC_LABEL_VALIDf, 1, 107, 0 },
    { RPEf, 1, 106, 0 },
    { PRIf, 3, 103, SOCF_LE },
    { ECMPf, 1, 102, 0 },
    { ECMP_COUNTf, 5, 97, SOCF_LE },
    { NHOP_INDEXf, 15, 86, SOCF_LE },
    { PVIDf, 12, 87, SOCF_LE },
    { MPLS_NEW_LABELf, 20, 79, SOCF_LE },
    { ECMP_INDEXf, 11, 86, SOCF_LE },
    { LEARNf, 1, 86, 0 },
    { NO_MPLS_DECAPf, 1, 85, 0 },
    { UDPf, 20, 66, SOCF_LE },
    { MODIDf, 6, 79, SOCF_LE },
    { PORT_TGIDf, 6, 73, SOCF_LE },
    { NEXT_HOP_INDEXf, 15, 64, SOCF_LE },
    { MPLS_DONOT_CHANGE_INNER_L2f, 1, 72, 0 },
    { VRF_IDf, 8, 64, SOCF_LE },
    { VFI_IDf, 8, 64, SOCF_LE },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { FFf, 8, 56, SOCF_LE },
    { IP_ADDR_V6f, 64, 0, SOCF_LE },
    { KEY_TYPEf, 4, 52, SOCF_LE },
    { SRCMODf, 6, 46, SOCF_LE },
    { PADDING_IPV4f, 12, 40, SOCF_LE },
    { SRCPORTf, 6, 40, SOCF_LE },
    { VRFf, 8, 32, SOCF_LE },
    { MPLS_LABEL2f, 20, 20, SOCF_LE },
    { IP_ADDR_V4f, 32, 0, SOCF_LE },
    { MPLS_LABEL1f, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_DEFIP_BCM56224_A0m_fields[] = {
    { HIT1f, 1, 224, 0 },
    { HIT0f, 1, 223, 0 },
    { EVEN_PARITYf, 1, 222, 0 },
    { DST_DISCARD0f, 1, 221, 0 },
    { RPE0f, 1, 220, 0 },
    { DEFAULTROUTE0f, 1, 220, 0 },
    { PRI0f, 3, 217, SOCF_LE },
    { ECMP_COUNT0f, 5, 212, SOCF_LE },
    { NEXT_HOP_INDEX0f, 11, 201, SOCF_LE },
    { ECMP_PTR0f, 11, 201, SOCF_LE },
    { ECMP0f, 1, 200, 0 },
    { DST_DISCARD1f, 1, 199, 0 },
    { RPE1f, 1, 198, 0 },
    { DEFAULTROUTE1f, 1, 198, 0 },
    { PRI1f, 3, 195, SOCF_LE },
    { ECMP_COUNT1f, 5, 190, SOCF_LE },
    { NEXT_HOP_INDEX1f, 11, 179, SOCF_LE },
    { ECMP_PTR1f, 11, 179, SOCF_LE },
    { ECMP1f, 1, 178, 0 },
    { RESERVED_MASK1f, 5, 173, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK1f, 6, 167, SOCF_LE },
    { MASK1f, 38, 135, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { RESERVED_MASK0f, 5, 129, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK0f, 6, 123, SOCF_LE },
    { MASK0f, 38, 91, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { RESERVED_KEY1f, 5, 85, SOCF_LE|SOCF_RES },
    { VRF_ID_1f, 6, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { RESERVED_KEY0f, 5, 41, SOCF_LE|SOCF_RES },
    { VRF_ID_0f, 6, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_BCM56224_B0m_fields[] = {
    { HIT1f, 1, 224, 0 },
    { HIT0f, 1, 223, 0 },
    { EVEN_PARITYf, 1, 222, 0 },
    { DST_DISCARD0f, 1, 221, 0 },
    { RPE0f, 1, 220, 0 },
    { DEFAULTROUTE0f, 1, 220, 0 },
    { PRI0f, 3, 217, SOCF_LE },
    { ECMP_COUNT0f, 5, 212, SOCF_LE },
    { NEXT_HOP_INDEX0f, 12, 201, SOCF_LE },
    { ECMP_PTR0f, 11, 201, SOCF_LE },
    { ECMP0f, 1, 200, 0 },
    { DST_DISCARD1f, 1, 199, 0 },
    { RPE1f, 1, 198, 0 },
    { DEFAULTROUTE1f, 1, 198, 0 },
    { PRI1f, 3, 195, SOCF_LE },
    { ECMP_COUNT1f, 5, 190, SOCF_LE },
    { NEXT_HOP_INDEX1f, 12, 179, SOCF_LE },
    { ECMP_PTR1f, 11, 179, SOCF_LE },
    { ECMP1f, 1, 178, 0 },
    { RESERVED_MASK1f, 5, 173, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK1f, 6, 167, SOCF_LE },
    { MASK1f, 38, 135, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { RESERVED_MASK0f, 5, 129, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK0f, 6, 123, SOCF_LE },
    { MASK0f, 38, 91, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { RESERVED_KEY1f, 5, 85, SOCF_LE|SOCF_RES },
    { VRF_ID_1f, 6, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { RESERVED_KEY0f, 5, 41, SOCF_LE|SOCF_RES },
    { VRF_ID_0f, 6, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_BCM56304_B0m_fields[] = {
    { HIT1f, 1, 177, 0 },
    { HIT0f, 1, 176, 0 },
    { DST_DISCARD0f, 1, 175, 0 },
    { RPE0f, 1, 174, 0 },
    { PRI0f, 3, 171, SOCF_LE },
    { ECMP_COUNT0f, 5, 166, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 155, SOCF_LE },
    { ECMP_PTR0f, 11, 155, SOCF_LE },
    { ECMP0f, 1, 154, 0 },
    { DST_DISCARD1f, 1, 153, 0 },
    { RPE1f, 1, 152, 0 },
    { PRI1f, 3, 149, SOCF_LE },
    { ECMP_COUNT1f, 5, 144, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 133, SOCF_LE },
    { ECMP_PTR1f, 11, 133, SOCF_LE },
    { ECMP1f, 1, 132, 0 },
    { MASK1f, 32, 100, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 100, SOCF_LE },
    { MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR1f, 32, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_DEFIP_BCM56504_B0m_fields[] = {
    { HIT1f, 1, 178, 0 },
    { HIT0f, 1, 177, 0 },
    { EVEN_PARITYf, 1, 176, 0 },
    { DST_DISCARD0f, 1, 175, 0 },
    { RPE0f, 1, 174, 0 },
    { PRI0f, 3, 171, SOCF_LE },
    { ECMP_COUNT0f, 5, 166, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 155, SOCF_LE },
    { ECMP_PTR0f, 11, 155, SOCF_LE },
    { ECMP0f, 1, 154, 0 },
    { DST_DISCARD1f, 1, 153, 0 },
    { RPE1f, 1, 152, 0 },
    { PRI1f, 3, 149, SOCF_LE },
    { ECMP_COUNT1f, 5, 144, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 133, SOCF_LE },
    { ECMP_PTR1f, 11, 133, SOCF_LE },
    { ECMP1f, 1, 132, 0 },
    { MASK1f, 32, 100, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 100, SOCF_LE },
    { MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR1f, 32, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_BCM56514_A0m_fields[] = {
    { HIT1f, 1, 202, 0 },
    { HIT0f, 1, 201, 0 },
    { EVEN_PARITYf, 1, 200, 0 },
    { SRC_DISCARD0f, 1, 199, 0 },
    { DST_DISCARD0f, 1, 199, 0 },
    { RPE0f, 1, 198, 0 },
    { DEFAULTROUTE0f, 1, 198, 0 },
    { PRI0f, 3, 195, SOCF_LE },
    { ECMP_COUNT0f, 5, 190, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 179, SOCF_LE },
    { ECMP_PTR0f, 11, 179, SOCF_LE },
    { ECMP0f, 1, 178, 0 },
    { SRC_DISCARD1f, 1, 177, 0 },
    { DST_DISCARD1f, 1, 177, 0 },
    { RPE1f, 1, 176, 0 },
    { DEFAULTROUTE1f, 1, 176, 0 },
    { PRI1f, 3, 173, SOCF_LE },
    { ECMP_COUNT1f, 5, 168, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 157, SOCF_LE },
    { ECMP_PTR1f, 11, 157, SOCF_LE },
    { ECMP1f, 1, 156, 0 },
    { VRF_ID_MASK1f, 6, 150, SOCF_LE },
    { MASK1f, 38, 118, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 118, SOCF_LE },
    { VRF_ID_MASK0f, 6, 112, SOCF_LE },
    { MASK0f, 38, 80, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 80, SOCF_LE },
    { VRF_ID_1f, 6, 74, SOCF_LE },
    { IP_ADDR1f, 32, 42, SOCF_LE },
    { VRF_ID_0f, 6, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_BCM56624_A0m_fields[] = {
    { HIT1f, 1, 234, 0 },
    { HIT0f, 1, 233, 0 },
    { EVEN_PARITYf, 1, 232, 0 },
    { GLOBAL_ROUTE0f, 1, 231, 0 },
    { CLASS_ID0f, 6, 225, SOCF_LE },
    { SRC_DISCARD0f, 1, 224, 0 },
    { DST_DISCARD0f, 1, 224, 0 },
    { RPE0f, 1, 223, 0 },
    { DEFAULTROUTE0f, 1, 223, 0 },
    { PRI0f, 3, 220, SOCF_LE },
    { ECMP_UNUSED0f, 3, 217, SOCF_LE },
    { NEXT_HOP_INDEX0f, 14, 206, SOCF_LE },
    { ECMP_PTR0f, 11, 206, SOCF_LE },
    { ECMP0f, 1, 205, 0 },
    { GLOBAL_ROUTE1f, 1, 204, 0 },
    { CLASS_ID1f, 6, 198, SOCF_LE },
    { SRC_DISCARD1f, 1, 197, 0 },
    { DST_DISCARD1f, 1, 197, 0 },
    { RPE1f, 1, 196, 0 },
    { DEFAULTROUTE1f, 1, 196, 0 },
    { PRI1f, 3, 193, SOCF_LE },
    { ECMP_UNUSED1f, 3, 190, SOCF_LE },
    { NEXT_HOP_INDEX1f, 14, 179, SOCF_LE },
    { ECMP_PTR1f, 11, 179, SOCF_LE },
    { ECMP1f, 1, 178, 0 },
    { VRF_ID_MASK1f, 11, 167, SOCF_LE },
    { MASK1f, 44, 134, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { VRF_ID_MASK0f, 11, 123, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_BCM56634_A0m_fields[] = {
    { HIT1f, 1, 234, 0 },
    { HIT0f, 1, 233, 0 },
    { EVEN_PARITYf, 1, 232, 0 },
    { GLOBAL_ROUTE0f, 1, 231, 0 },
    { CLASS_ID0f, 6, 225, SOCF_LE },
    { SRC_DISCARD0f, 1, 224, 0 },
    { DST_DISCARD0f, 1, 224, 0 },
    { RPE0f, 1, 223, 0 },
    { DEFAULTROUTE0f, 1, 223, 0 },
    { PRI0f, 3, 220, SOCF_LE },
    { ECMP_UNUSED0f, 4, 216, SOCF_LE },
    { NEXT_HOP_INDEX0f, 14, 206, SOCF_LE },
    { ECMP_PTR0f, 10, 206, SOCF_LE },
    { ECMP0f, 1, 205, 0 },
    { GLOBAL_ROUTE1f, 1, 204, 0 },
    { CLASS_ID1f, 6, 198, SOCF_LE },
    { SRC_DISCARD1f, 1, 197, 0 },
    { DST_DISCARD1f, 1, 197, 0 },
    { RPE1f, 1, 196, 0 },
    { DEFAULTROUTE1f, 1, 196, 0 },
    { PRI1f, 3, 193, SOCF_LE },
    { ECMP_UNUSED1f, 4, 189, SOCF_LE },
    { NEXT_HOP_INDEX1f, 14, 179, SOCF_LE },
    { ECMP_PTR1f, 10, 179, SOCF_LE },
    { ECMP1f, 1, 178, 0 },
    { VRF_ID_MASK1f, 11, 167, SOCF_LE },
    { MASK1f, 44, 134, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { VRF_ID_MASK0f, 11, 123, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_BCM56820_A0m_fields[] = {
    { HIT1f, 1, 230, 0 },
    { HIT0f, 1, 229, 0 },
    { EVEN_PARITYf, 1, 228, 0 },
    { CLASS_ID0f, 6, 222, SOCF_LE },
    { SRC_DISCARD0f, 1, 221, 0 },
    { DST_DISCARD0f, 1, 221, 0 },
    { RPE0f, 1, 220, 0 },
    { DEFAULTROUTE0f, 1, 220, 0 },
    { PRI0f, 3, 217, SOCF_LE },
    { ECMP_UNUSED0f, 2, 215, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 204, SOCF_LE },
    { ECMP_PTR0f, 11, 204, SOCF_LE },
    { ECMP0f, 1, 203, 0 },
    { CLASS_ID1f, 6, 197, SOCF_LE },
    { SRC_DISCARD1f, 1, 196, 0 },
    { DST_DISCARD1f, 1, 196, 0 },
    { RPE1f, 1, 195, 0 },
    { DEFAULTROUTE1f, 1, 195, 0 },
    { PRI1f, 3, 192, SOCF_LE },
    { ECMP_UNUSED1f, 2, 190, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 179, SOCF_LE },
    { ECMP_PTR1f, 11, 179, SOCF_LE },
    { ECMP1f, 1, 178, 0 },
    { VRF_ID_MASK1f, 11, 167, SOCF_LE },
    { MASK1f, 44, 134, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { VRF_ID_MASK0f, 11, 123, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_DEFIP_CAMm_fields[] = {
    { VALIDf, 1, 207, 0 },
    { DATA_AGRf, 64, 144, SOCF_LE|SOCF_RES },
    { TOP_BOTTOMf, 1, 206, 0 },
    { DUPf, 1, 205, 0 },
    { MPLS_ACTIONf, 4, 198, SOCF_LE },
    { MPLS_USE_OUTER_TTLf, 1, 197, 0 },
    { MPLS_USE_OUTER_EXPf, 1, 196, 0 },
    { DEFAULT_MISSf, 1, 196, 0 },
    { MPLS_DONT_CHANGE_INNER_EXPf, 1, 195, 0 },
    { MPLS_USE_PRIf, 1, 194, 0 },
    { MPLS_LABEL_PRIf, 3, 191, SOCF_LE },
    { MPLS_IINTFf, 12, 179, SOCF_LE },
    { VC_LABEL_VALIDf, 1, 187, 0 },
    { RPEf, 1, 186, 0 },
    { PRIf, 3, 183, SOCF_LE },
    { ECMPf, 1, 182, 0 },
    { ECMP_COUNTf, 5, 177, SOCF_LE },
    { NHOP_INDEXf, 15, 166, SOCF_LE },
    { PVIDf, 12, 167, SOCF_LE },
    { MPLS_NEW_LABELf, 20, 159, SOCF_LE },
    { ECMP_INDEXf, 11, 166, SOCF_LE },
    { LEARNf, 1, 166, 0 },
    { NO_MPLS_DECAPf, 1, 165, 0 },
    { UDPf, 20, 146, SOCF_LE },
    { MODIDf, 6, 159, SOCF_LE },
    { PORT_TGIDf, 6, 153, SOCF_LE },
    { NEXT_HOP_INDEXf, 15, 144, SOCF_LE },
    { MPLS_DONOT_CHANGE_INNER_L2f, 1, 152, 0 },
    { VRF_IDf, 8, 144, SOCF_LE },
    { VFI_IDf, 8, 144, SOCF_LE },
    { SRC_DISCARDf, 1, 145, 0 },
    { DST_DISCARDf, 1, 144, 0 },
    { MASKf, 72, 72, SOCF_LE },
    { FFf, 8, 64, SOCF_LE },
    { IP_ADDR_V6f, 64, 8, SOCF_LE },
    { KEY_TYPEf, 4, 60, SOCF_LE },
    { SRCMODf, 6, 54, SOCF_LE },
    { PADDING_IPV4f, 12, 48, SOCF_LE },
    { SRCPORTf, 6, 48, SOCF_LE },
    { VRFf, 8, 40, SOCF_LE },
    { MPLS_LABEL2f, 20, 28, SOCF_LE },
    { IP_ADDR_V4f, 32, 8, SOCF_LE },
    { MPLS_LABEL1f, 20, 8, SOCF_LE },
    { PREFIX_LENGTHf, 6, 2, SOCF_LE },
    { KEY_V6f, 1, 1, 0 },
    { KEY_VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_DEFIP_DATAm_fields[] = {
    { VALIDf, 1, 63, 0 },
    { TOP_BOTTOMf, 1, 62, 0 },
    { DUPf, 1, 61, 0 },
    { PREFIX_LENGTHf, 7, 54, SOCF_LE },
    { MPLS_ACTIONf, 4, 54, SOCF_LE },
    { MPLS_USE_OUTER_TTLf, 1, 53, 0 },
    { DEFAULT_MISSf, 1, 53, 0 },
    { MPLS_USE_OUTER_EXPf, 1, 52, 0 },
    { MPLS_DONT_CHANGE_INNER_EXPf, 1, 51, 0 },
    { MPLS_USE_PRIf, 1, 50, 0 },
    { MPLS_LABEL_PRIf, 3, 47, SOCF_LE },
    { MPLS_IINTFf, 12, 35, SOCF_LE },
    { VC_LABEL_VALIDf, 1, 43, 0 },
    { RPEf, 1, 42, 0 },
    { PRIf, 3, 39, SOCF_LE },
    { ECMPf, 1, 38, 0 },
    { ECMP_COUNTf, 5, 33, SOCF_LE },
    { NHOP_INDEXf, 15, 22, SOCF_LE },
    { PVIDf, 12, 23, SOCF_LE },
    { MPLS_NEW_LABELf, 20, 15, SOCF_LE },
    { ECMP_INDEXf, 11, 22, SOCF_LE },
    { LEARNf, 1, 22, 0 },
    { NO_MPLS_DECAPf, 1, 21, 0 },
    { UDPf, 20, 2, SOCF_LE },
    { MODIDf, 6, 15, SOCF_LE },
    { PORT_TGIDf, 6, 9, SOCF_LE },
    { NEXT_HOP_INDEXf, 15, 0, SOCF_LE },
    { MPLS_DONOT_CHANGE_INNER_L2f, 1, 8, 0 },
    { VRF_IDf, 8, 0, SOCF_LE },
    { VFI_IDf, 8, 0, SOCF_LE },
    { SRC_DISCARDf, 1, 1, 0 },
    { DST_DISCARDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLYm_fields[] = {
    { RPE0f, 1, 41, 0 },
    { PRI0f, 3, 38, SOCF_LE },
    { ECMP_COUNT0f, 5, 33, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 22, SOCF_LE },
    { ECMP_PTR0f, 11, 22, SOCF_LE },
    { ECMP0f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 44, 0 },
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { DEFAULTROUTE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_COUNT0f, 5, 34, SOCF_LE },
    { NEXT_HOP_INDEX0f, 11, 23, SOCF_LE },
    { ECMP_PTR0f, 11, 23, SOCF_LE },
    { ECMP0f, 1, 22, 0 },
    { DST_DISCARD1f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { DEFAULTROUTE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 11, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56224_B0m_fields[] = {
    { EVEN_PARITYf, 1, 44, 0 },
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { DEFAULTROUTE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_COUNT0f, 5, 34, SOCF_LE },
    { NEXT_HOP_INDEX0f, 12, 23, SOCF_LE },
    { ECMP_PTR0f, 11, 23, SOCF_LE },
    { ECMP0f, 1, 22, 0 },
    { DST_DISCARD1f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { DEFAULTROUTE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 12, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56304_B0m_fields[] = {
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_COUNT0f, 5, 34, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 23, SOCF_LE },
    { ECMP_PTR0f, 11, 23, SOCF_LE },
    { ECMP0f, 1, 22, 0 },
    { DST_DISCARD1f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56504_B0m_fields[] = {
    { EVEN_PARITYf, 1, 44, 0 },
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_COUNT0f, 5, 34, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 23, SOCF_LE },
    { ECMP_PTR0f, 11, 23, SOCF_LE },
    { ECMP0f, 1, 22, 0 },
    { DST_DISCARD1f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56514_A0m_fields[] = {
    { EVEN_PARITYf, 1, 44, 0 },
    { SRC_DISCARD0f, 1, 43, 0 },
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { DEFAULTROUTE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_COUNT0f, 5, 34, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 23, SOCF_LE },
    { ECMP_PTR0f, 11, 23, SOCF_LE },
    { ECMP0f, 1, 22, 0 },
    { SRC_DISCARD1f, 1, 21, 0 },
    { DST_DISCARD1f, 1, 21, 0 },
    { RPE1f, 1, 20, 0 },
    { DEFAULTROUTE1f, 1, 20, 0 },
    { PRI1f, 3, 17, SOCF_LE },
    { ECMP_COUNT1f, 5, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { GLOBAL_ROUTE0f, 1, 53, 0 },
    { CLASS_ID0f, 6, 47, SOCF_LE },
    { SRC_DISCARD0f, 1, 46, 0 },
    { DST_DISCARD0f, 1, 46, 0 },
    { RPE0f, 1, 45, 0 },
    { DEFAULTROUTE0f, 1, 45, 0 },
    { PRI0f, 3, 42, SOCF_LE },
    { ECMP_UNUSED0f, 3, 39, SOCF_LE },
    { NEXT_HOP_INDEX0f, 14, 28, SOCF_LE },
    { ECMP_PTR0f, 11, 28, SOCF_LE },
    { ECMP0f, 1, 27, 0 },
    { GLOBAL_ROUTE1f, 1, 26, 0 },
    { CLASS_ID1f, 6, 20, SOCF_LE },
    { SRC_DISCARD1f, 1, 19, 0 },
    { DST_DISCARD1f, 1, 19, 0 },
    { RPE1f, 1, 18, 0 },
    { DEFAULTROUTE1f, 1, 18, 0 },
    { PRI1f, 3, 15, SOCF_LE },
    { ECMP_UNUSED1f, 3, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 14, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { GLOBAL_ROUTE0f, 1, 53, 0 },
    { CLASS_ID0f, 6, 47, SOCF_LE },
    { SRC_DISCARD0f, 1, 46, 0 },
    { DST_DISCARD0f, 1, 46, 0 },
    { RPE0f, 1, 45, 0 },
    { DEFAULTROUTE0f, 1, 45, 0 },
    { PRI0f, 3, 42, SOCF_LE },
    { ECMP_UNUSED0f, 4, 38, SOCF_LE },
    { NEXT_HOP_INDEX0f, 14, 28, SOCF_LE },
    { ECMP_PTR0f, 10, 28, SOCF_LE },
    { ECMP0f, 1, 27, 0 },
    { GLOBAL_ROUTE1f, 1, 26, 0 },
    { CLASS_ID1f, 6, 20, SOCF_LE },
    { SRC_DISCARD1f, 1, 19, 0 },
    { DST_DISCARD1f, 1, 19, 0 },
    { RPE1f, 1, 18, 0 },
    { DEFAULTROUTE1f, 1, 18, 0 },
    { PRI1f, 3, 15, SOCF_LE },
    { ECMP_UNUSED1f, 4, 11, SOCF_LE },
    { NEXT_HOP_INDEX1f, 14, 1, SOCF_LE },
    { ECMP_PTR1f, 10, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_DATA_ONLY_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 50, 0 },
    { CLASS_ID0f, 6, 44, SOCF_LE },
    { DST_DISCARD0f, 1, 43, 0 },
    { RPE0f, 1, 42, 0 },
    { PRI0f, 3, 39, SOCF_LE },
    { ECMP_UNUSED0f, 2, 37, SOCF_LE },
    { NEXT_HOP_INDEX0f, 13, 26, SOCF_LE },
    { ECMP_PTR0f, 11, 26, SOCF_LE },
    { ECMP0f, 1, 25, 0 },
    { CLASS_ID1f, 6, 19, SOCF_LE },
    { DST_DISCARD1f, 1, 18, 0 },
    { RPE1f, 1, 17, 0 },
    { PRI1f, 3, 14, SOCF_LE },
    { ECMP_UNUSED1f, 2, 12, SOCF_LE },
    { NEXT_HOP_INDEX1f, 13, 1, SOCF_LE },
    { ECMP_PTR1f, 11, 1, SOCF_LE },
    { ECMP1f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_HIT_ONLYm_fields[] = {
    { HIT1f, 1, 1, 0 },
    { HIT0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_L3_DEFIP_ONLYm_fields[] = {
    { MASK1f, 32, 100, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 100, SOCF_LE },
    { MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 68, SOCF_LE },
    { IP_ADDR1f, 32, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L3_DEFIP_ONLY_BCM56224_A0m_fields[] = {
    { RESERVED_MASK1f, 5, 173, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK1f, 6, 167, SOCF_LE },
    { MASK1f, 38, 135, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { RESERVED_MASK0f, 5, 129, SOCF_LE|SOCF_RES },
    { VRF_ID_MASK0f, 6, 123, SOCF_LE },
    { MASK0f, 38, 91, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { RESERVED_KEY1f, 5, 85, SOCF_LE|SOCF_RES },
    { VRF_ID_1f, 6, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { RESERVED_KEY0f, 5, 41, SOCF_LE|SOCF_RES },
    { VRF_ID_0f, 6, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_DEFIP_ONLY_BCM56514_A0m_fields[] = {
    { VRF_ID_MASK1f, 6, 150, SOCF_LE },
    { MASK1f, 38, 118, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 118, SOCF_LE },
    { VRF_ID_MASK0f, 6, 112, SOCF_LE },
    { MASK0f, 38, 80, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 80, SOCF_LE },
    { VRF_ID_1f, 6, 74, SOCF_LE },
    { IP_ADDR1f, 32, 42, SOCF_LE },
    { VRF_ID_0f, 6, 36, SOCF_LE },
    { IP_ADDR0f, 32, 4, SOCF_LE },
    { MODE1f, 1, 3, 0 },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_DEFIP_ONLY_BCM56624_A0m_fields[] = {
    { VRF_ID_MASK1f, 11, 167, SOCF_LE },
    { MASK1f, 44, 134, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { VRF_ID_MASK0f, 11, 123, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_DEFIP_ONLY_BCM56634_A0m_fields[] = {
    { VRF_ID_MASK1f, 11, 167, SOCF_LE },
    { MASK1f, 44, 134, SOCF_LE },
    { IP_ADDR_MASK1f, 32, 135, SOCF_LE },
    { MODE_MASK1f, 1, 134, 0 },
    { VRF_ID_MASK0f, 11, 123, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { IP_ADDR_MASK0f, 32, 91, SOCF_LE },
    { MODE_MASK0f, 1, 90, 0 },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_DEFIP_ONLY_BCM56820_A0m_fields[] = {
    { MASK1f, 44, 134, SOCF_LE },
    { MASK0f, 44, 90, SOCF_LE },
    { VRF_ID_1f, 11, 79, SOCF_LE },
    { IP_ADDR1f, 32, 47, SOCF_LE },
    { MODE1f, 1, 46, 0 },
    { VRF_ID_0f, 11, 35, SOCF_LE },
    { IP_ADDR0f, 32, 3, SOCF_LE },
    { MODE0f, 1, 2, 0 },
    { VALID1f, 1, 1, 0 },
    { VALID0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_DEFIP_TCAMm_fields[] = {
    { MASKf, 72, 72, SOCF_LE },
    { FFf, 8, 64, SOCF_LE },
    { IP_ADDR_V6f, 64, 8, SOCF_LE },
    { KEY_TYPEf, 4, 60, SOCF_LE },
    { SRCMODf, 6, 54, SOCF_LE },
    { PADDING_IPV4f, 12, 48, SOCF_LE },
    { SRCPORTf, 6, 48, SOCF_LE },
    { VRFf, 8, 40, SOCF_LE },
    { MPLS_LABEL2f, 20, 28, SOCF_LE },
    { IP_ADDR_V4f, 32, 8, SOCF_LE },
    { MPLS_LABEL1f, 20, 8, SOCF_LE },
    { PREFIX_LENGTHf, 6, 2, SOCF_LE },
    { KEY_V6f, 1, 1, 0 },
    { KEY_VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L3_ECMPm_fields[] = {
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0)
soc_field_info_t soc_L3_ECMP_BCM56224_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 11, 0, SOCF_LE },
    { NEXT_HOPf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_B0)
soc_field_info_t soc_L3_ECMP_BCM56224_B0m_fields[] = {
    { NEXT_HOP_INDEXf, 12, 0, SOCF_LE },
    { NEXT_HOPf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_ECMP_BCM56334_A0m_fields[] = {
    { RESERVEDf, 1, 13, SOCF_RES },
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_L3_ECMP_BCM56504_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_ECMP_BCM56601_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ECMP_BCM56624_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE },
    { NEXT_HOPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_ECMP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 14, 0 },
    { NEXT_HOP_INDEXf, 14, 0, SOCF_LE },
    { NEXT_HOPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ECMP_BCM56820_A0m_fields[] = {
    { NEXT_HOP_INDEXf, 13, 0, SOCF_LE },
    { NEXT_HOPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_L3_ECMP_COUNTm_fields[] = {
    { COUNTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_ECMP_COUNT_BCM56634_A0m_fields[] = {
    { EVEN_PARITY_1f, 1, 133, 0 },
    { L3_OIF_7f, 13, 120, SOCF_LE },
    { L3_OIF_7_TYPEf, 1, 119, 0 },
    { L3_OIF_6f, 13, 106, SOCF_LE },
    { L3_OIF_6_TYPEf, 1, 105, 0 },
    { L3_OIF_5f, 13, 92, SOCF_LE },
    { L3_OIF_5_TYPEf, 1, 91, 0 },
    { L3_OIF_4f, 13, 78, SOCF_LE },
    { L3_OIF_4_TYPEf, 1, 77, 0 },
    { L3_OIF_3f, 13, 64, SOCF_LE },
    { L3_OIF_3_TYPEf, 1, 63, 0 },
    { L3_OIF_2f, 13, 50, SOCF_LE },
    { L3_OIF_2_TYPEf, 1, 49, 0 },
    { L3_OIF_1f, 13, 36, SOCF_LE },
    { L3_OIF_1_TYPEf, 1, 35, 0 },
    { L3_OIF_0f, 13, 22, SOCF_LE },
    { L3_OIF_0_TYPEf, 1, 21, 0 },
    { ECMP_GT8f, 1, 20, 0 },
    { URPF_COUNTf, 3, 17, SOCF_LE },
    { EVEN_PARITY_0f, 1, 16, 0 },
    { BASE_PTRf, 11, 5, SOCF_LE },
    { COUNTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ECMP_COUNT_BCM56820_A0m_fields[] = {
    { COUNTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_HIT_ONLYm_fields[] = {
    { HIT_7f, 1, 7, 0 },
    { HIT_6f, 1, 6, 0 },
    { HIT_5f, 1, 5, 0 },
    { HIT_4f, 1, 4, 0 },
    { HIT_3f, 1, 3, 0 },
    { HIT_2f, 1, 2, 0 },
    { HIT_1f, 1, 1, 0 },
    { HIT_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_HIT_ONLY_BCM56624_A0m_fields[] = {
    { HIT_15f, 1, 15, 0 },
    { HIT_14f, 1, 14, 0 },
    { HIT_13f, 1, 13, 0 },
    { HIT_12f, 1, 12, 0 },
    { HIT_11f, 1, 11, 0 },
    { HIT_10f, 1, 10, 0 },
    { HIT_9f, 1, 9, 0 },
    { HIT_8f, 1, 8, 0 },
    { HIT_7f, 1, 7, 0 },
    { HIT_6f, 1, 6, 0 },
    { HIT_5f, 1, 5, 0 },
    { HIT_4f, 1, 4, 0 },
    { HIT_3f, 1, 3, 0 },
    { HIT_2f, 1, 2, 0 },
    { HIT_1f, 1, 1, 0 },
    { HIT_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICASTm_fields[] = {
    { HITf, 1, 96, 0 },
    { VALIDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_TUNNEL_TYPEf, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSEDf, 1, 88, 0 },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56224_A0m_fields[] = {
    { HITf, 1, 102, 0 },
    { EVEN_PARITYf, 1, 101, 0 },
    { VALIDf, 1, 100, 0 },
    { VRF_IDf, 6, 94, SOCF_LE },
    { DST_DISCARDf, 1, 93, 0 },
    { PRIf, 3, 90, SOCF_LE },
    { RPEf, 1, 89, 0 },
    { RESERVEDf, 1, 88, SOCF_RES },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56224_B0m_fields[] = {
    { HITf, 1, 103, 0 },
    { EVEN_PARITYf, 1, 102, 0 },
    { VALIDf, 1, 101, 0 },
    { VRF_IDf, 6, 95, SOCF_LE },
    { DST_DISCARDf, 1, 94, 0 },
    { PRIf, 3, 91, SOCF_LE },
    { RPEf, 1, 90, 0 },
    { RESERVEDf, 2, 88, SOCF_LE|SOCF_RES },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56304_B0m_fields[] = {
    { HITf, 1, 98, 0 },
    { ODD_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_TUNNEL_TYPEf, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSEDf, 1, 88, 0 },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56504_B0m_fields[] = {
    { HITf, 1, 98, 0 },
    { EVEN_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_MTU_INDEXf, 3, 88, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56514_A0m_fields[] = {
    { HITf, 1, 104, 0 },
    { EVEN_PARITYf, 1, 103, 0 },
    { VALIDf, 1, 102, 0 },
    { VRF_IDf, 6, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { L3MC_INDEXf, 11, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56624_A0m_fields[] = {
    { HIT_1f, 1, 175, 0 },
    { HIT_0f, 1, 174, 0 },
    { EVEN_PARITY_1f, 1, 173, 0 },
    { VLAN_ID_BIT12f, 1, 172, 0 },
    { L3_IIFf, 13, 160, SOCF_LE },
    { VLAN_IDf, 12, 160, SOCF_LE },
    { RESERVED_4f, 5, 155, SOCF_LE|SOCF_RES },
    { VALID_1f, 1, 154, 0 },
    { RESERVED_3f, 1, 153, SOCF_RES },
    { V6_1f, 1, 152, 0 },
    { KEY_TYPE_1f, 2, 151, SOCF_LE },
    { IPMC_1f, 1, 151, 0 },
    { RESERVED_2f, 43, 108, SOCF_LE|SOCF_RES },
    { L3MC_INDEXf, 12, 96, SOCF_LE },
    { RESERVED_1f, 5, 91, SOCF_LE|SOCF_RES },
    { PRIf, 3, 88, SOCF_LE },
    { RPEf, 1, 87, 0 },
    { EVEN_PARITY_0f, 1, 86, 0 },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { VALID_0f, 1, 67, 0 },
    { RESERVED_0f, 1, 66, SOCF_RES },
    { V6_0f, 1, 65, 0 },
    { KEY_TYPE_0f, 2, 64, SOCF_LE },
    { IPMC_0f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56634_A0m_fields[] = {
    { HIT_1f, 1, 175, 0 | SOCF_GLOBAL },
    { HIT_0f, 1, 174, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_1f, 1, 173, 0 | SOCF_GLOBAL },
    { VLAN_ID_BIT12f, 1, 172, 0 },
    { L3_IIFf, 13, 160, SOCF_LE },
    { VLAN_IDf, 12, 160, SOCF_LE },
    { RESERVED_1f, 48, 112, SOCF_LE|SOCF_RES },
    { L3MC_INDEXf, 12, 100, SOCF_LE },
    { RESERVED_0f, 5, 95, SOCF_LE|SOCF_RES },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { DUMMY_1f, 1, 90, 0 | SOCF_GLOBAL },
    { KEY_TYPE_1f, 3, 88, SOCF_LE | SOCF_GLOBAL },
    { V6_1f, 1, 89, 0 | SOCF_GLOBAL },
    { IPMC_1f, 1, 88, 0 | SOCF_GLOBAL },
    { VALID_1f, 1, 87, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_0f, 1, 86, 0 | SOCF_GLOBAL },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { SOURCE_IP_ADDRf, 32, 36, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 4, SOCF_LE },
    { DUMMY_0f, 1, 3, 0 | SOCF_GLOBAL },
    { KEY_TYPE_0f, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { V6_0f, 1, 2, 0 | SOCF_GLOBAL },
    { IPMC_0f, 1, 1, 0 | SOCF_GLOBAL },
    { VALID_0f, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56800_A0m_fields[] = {
    { HITf, 1, 98, 0 },
    { EVEN_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEX_UNUSEDf, 3, 88, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { SOURCE_IP_ADDRf, 32, 32, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_MULTICAST_BCM56820_A0m_fields[] = {
    { HITf, 1, 115, 0 },
    { EVEN_PARITYf, 1, 114, 0 },
    { VALIDf, 1, 113, 0 },
    { CLASS_IDf, 6, 107, SOCF_LE },
    { VRF_IDf, 11, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEX_UNUSEDf, 2, 89, SOCF_LE },
    { L3MC_INDEXf, 11, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { SOURCE_IP_ADDRf, 32, 34, SOCF_LE },
    { GROUP_IP_ADDRf, 32, 2, SOCF_LE },
    { V6f, 1, 1, 0 },
    { KEY_TYPEf, 2, 0, SOCF_LE },
    { IPMCf, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICASTm_fields[] = {
    { HITf, 1, 96, 0 },
    { VALIDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56224_A0m_fields[] = {
    { HITf, 1, 102, 0 },
    { EVEN_PARITYf, 1, 101, 0 },
    { VALIDf, 1, 100, 0 },
    { VRF_IDf, 6, 94, SOCF_LE },
    { DST_DISCARDf, 1, 93, 0 },
    { PRIf, 3, 90, SOCF_LE },
    { RPEf, 1, 89, 0 },
    { NEXT_HOP_INDEXf, 11, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56224_B0m_fields[] = {
    { HITf, 1, 103, 0 },
    { EVEN_PARITYf, 1, 102, 0 },
    { VALIDf, 1, 101, 0 },
    { VRF_IDf, 6, 95, SOCF_LE },
    { DST_DISCARDf, 1, 94, 0 },
    { PRIf, 3, 91, SOCF_LE },
    { RPEf, 1, 90, 0 },
    { NEXT_HOP_INDEXf, 12, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56304_B0m_fields[] = {
    { HITf, 1, 98, 0 },
    { ODD_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56504_B0m_fields[] = {
    { HITf, 1, 98, 0 },
    { EVEN_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56514_A0m_fields[] = {
    { HITf, 1, 104, 0 },
    { EVEN_PARITYf, 1, 103, 0 },
    { VALIDf, 1, 102, 0 },
    { VRF_IDf, 6, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDR_UNUSEDf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56624_A0m_fields[] = {
    { HITf, 1, 87, 0 },
    { EVEN_PARITYf, 1, 86, 0 },
    { NEXT_HOP_INDEXf, 14, 72, SOCF_LE },
    { PRIf, 3, 69, SOCF_LE },
    { RPEf, 1, 68, 0 },
    { VALIDf, 1, 67, 0 },
    { RESERVED_1f, 1, 66, SOCF_RES },
    { V6f, 1, 65, 0 },
    { KEY_TYPEf, 2, 64, SOCF_LE },
    { IPMCf, 1, 64, 0 },
    { RESERVED_2f, 14, 50, SOCF_LE|SOCF_RES },
    { CLASS_IDf, 6, 44, SOCF_LE },
    { DST_DISCARDf, 1, 43, 0 },
    { VRF_IDf, 11, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56634_A0m_fields[] = {
    { HITf, 1, 87, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 86, 0 | SOCF_GLOBAL },
    { NEXT_HOP_INDEXf, 14, 72, SOCF_LE },
    { RMEP__RESERVEDf, 23, 63, SOCF_LE|SOCF_RES },
    { LMEP__RESERVEDf, 34, 52, SOCF_LE|SOCF_RES },
    { PRIf, 3, 69, SOCF_LE },
    { RPEf, 1, 68, 0 },
    { RESERVEDf, 14, 54, SOCF_LE|SOCF_RES },
    { RMEP__CCMf, 3, 60, SOCF_LE },
    { RMEP__RMEP_PTRf, 11, 49, SOCF_LE },
    { CLASS_IDf, 6, 48, SOCF_LE },
    { LMEP__MDL_BITMAPf, 8, 44, SOCF_LE },
    { RMEP__MEPIDf, 16, 33, SOCF_LE },
    { DST_DISCARDf, 1, 47, 0 },
    { VRF_IDf, 11, 36, SOCF_LE },
    { LMEP__MA_BASE_PTRf, 9, 35, SOCF_LE },
    { IP_ADDRf, 32, 4, SOCF_LE },
    { LMEP__DM_ENABLEf, 1, 34, 0 },
    { LMEP__CCM_ENABLEf, 1, 33, 0 },
    { LMEP__LB_ENABLEf, 1, 32, 0 },
    { RMEP__MDLf, 3, 30, SOCF_LE },
    { LMEP__LT_ENABLEf, 1, 31, 0 },
    { LMEP__FWD_LMEP_PKTf, 1, 30, 0 },
    { RMEP__VIDf, 12, 18, SOCF_LE },
    { LMEP__VIDf, 12, 18, SOCF_LE },
    { RMEP__SGLPf, 14, 4, SOCF_LE },
    { LMEP__SGLPf, 14, 4, SOCF_LE },
    { DUMMYf, 1, 3, 0 | SOCF_GLOBAL },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { V6f, 1, 2, 0 | SOCF_GLOBAL },
    { IPMCf, 1, 1, 0 | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_IPV4_UNICAST_BCM56820_A0m_fields[] = {
    { HITf, 1, 115, 0 },
    { EVEN_PARITYf, 1, 114, 0 },
    { VALIDf, 1, 113, 0 },
    { CLASS_IDf, 6, 107, SOCF_LE },
    { VRF_IDf, 11, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IP_ADDR_UNUSEDf, 32, 34, SOCF_LE },
    { IP_ADDRf, 32, 2, SOCF_LE },
    { V6f, 1, 1, 0 },
    { KEY_TYPEf, 2, 0, SOCF_LE },
    { IPMCf, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICASTm_fields[] = {
    { HIT_3f, 1, 387, 0 },
    { HIT_2f, 1, 386, 0 },
    { HIT_1f, 1, 385, 0 },
    { HIT_0f, 1, 384, 0 },
    { VALID_3f, 1, 383, 0 },
    { PRI_3f, 3, 380, SOCF_LE },
    { RPE_3f, 1, 379, 0 },
    { IPMC_TUNNEL_TYPE_3f, 2, 377, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_3f, 1, 376, 0 },
    { L3MC_INDEX_3f, 10, 366, SOCF_LE },
    { VLAN_ID_3f, 12, 354, SOCF_LE },
    { IPMC_3f, 1, 353, 0 },
    { V6_3f, 1, 352, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 288, SOCF_LE },
    { VALID_2f, 1, 287, 0 },
    { PRI_2f, 3, 284, SOCF_LE },
    { RPE_2f, 1, 283, 0 },
    { IPMC_TUNNEL_TYPE_2f, 2, 281, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_2f, 1, 280, 0 },
    { L3MC_INDEX_2f, 10, 270, SOCF_LE },
    { VLAN_ID_2f, 12, 258, SOCF_LE },
    { IPMC_2f, 1, 257, 0 },
    { V6_2f, 1, 256, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 192, SOCF_LE },
    { VALID_1f, 1, 191, 0 },
    { PRI_1f, 3, 188, SOCF_LE },
    { RPE_1f, 1, 187, 0 },
    { IPMC_TUNNEL_TYPE_1f, 2, 185, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_1f, 1, 184, 0 },
    { L3MC_INDEX_1f, 10, 174, SOCF_LE },
    { VLAN_ID_1f, 12, 162, SOCF_LE },
    { IPMC_1f, 1, 161, 0 },
    { V6_1f, 1, 160, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 152, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 96, SOCF_LE },
    { VALID_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { IPMC_TUNNEL_TYPE_0f, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_0f, 1, 88, 0 },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56224_A0m_fields[] = {
    { HIT_3f, 1, 411, 0 },
    { HIT_2f, 1, 410, 0 },
    { HIT_1f, 1, 409, 0 },
    { HIT_0f, 1, 408, 0 },
    { EVEN_PARITY_3f, 1, 407, 0 },
    { VALID_3f, 1, 406, 0 },
    { VRF_ID_3f, 6, 400, SOCF_LE },
    { DST_DISCARD_3f, 1, 399, 0 },
    { PRI_3f, 3, 396, SOCF_LE },
    { RPE_3f, 1, 395, 0 },
    { RESERVED3f, 1, 394, SOCF_RES },
    { L3MC_INDEX_3f, 10, 384, SOCF_LE },
    { VLAN_ID_3f, 12, 372, SOCF_LE },
    { IPMC_3f, 1, 371, 0 },
    { V6_3f, 1, 370, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 306, SOCF_LE },
    { EVEN_PARITY_2f, 1, 305, 0 },
    { VALID_2f, 1, 304, 0 },
    { VRF_ID_2f, 6, 298, SOCF_LE },
    { DST_DISCARD_2f, 1, 297, 0 },
    { PRI_2f, 3, 294, SOCF_LE },
    { RPE_2f, 1, 293, 0 },
    { RESERVED2f, 1, 292, SOCF_RES },
    { L3MC_INDEX_2f, 10, 282, SOCF_LE },
    { VLAN_ID_2f, 12, 270, SOCF_LE },
    { IPMC_2f, 1, 269, 0 },
    { V6_2f, 1, 268, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 204, SOCF_LE },
    { EVEN_PARITY_1f, 1, 203, 0 },
    { VALID_1f, 1, 202, 0 },
    { VRF_ID_1f, 6, 196, SOCF_LE },
    { DST_DISCARD_1f, 1, 195, 0 },
    { PRI_1f, 3, 192, SOCF_LE },
    { RPE_1f, 1, 191, 0 },
    { RESERVED1f, 1, 190, SOCF_RES },
    { L3MC_INDEX_1f, 10, 180, SOCF_LE },
    { VLAN_ID_1f, 12, 168, SOCF_LE },
    { IPMC_1f, 1, 167, 0 },
    { V6_1f, 1, 166, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 158, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 102, SOCF_LE },
    { EVEN_PARITY_0f, 1, 101, 0 },
    { VALID_0f, 1, 100, 0 },
    { VRF_ID_0f, 6, 94, SOCF_LE },
    { DST_DISCARD_0f, 1, 93, 0 },
    { PRI_0f, 3, 90, SOCF_LE },
    { RPE_0f, 1, 89, 0 },
    { RESERVED0f, 1, 88, SOCF_RES },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56224_B0m_fields[] = {
    { HIT_3f, 1, 415, 0 },
    { HIT_2f, 1, 414, 0 },
    { HIT_1f, 1, 413, 0 },
    { HIT_0f, 1, 412, 0 },
    { EVEN_PARITY_3f, 1, 411, 0 },
    { VALID_3f, 1, 410, 0 },
    { VRF_ID_3f, 6, 404, SOCF_LE },
    { DST_DISCARD_3f, 1, 403, 0 },
    { PRI_3f, 3, 400, SOCF_LE },
    { RPE_3f, 1, 399, 0 },
    { RESERVED3f, 2, 397, SOCF_LE|SOCF_RES },
    { L3MC_INDEX_3f, 10, 387, SOCF_LE },
    { VLAN_ID_3f, 12, 375, SOCF_LE },
    { IPMC_3f, 1, 374, 0 },
    { V6_3f, 1, 373, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 309, SOCF_LE },
    { EVEN_PARITY_2f, 1, 308, 0 },
    { VALID_2f, 1, 307, 0 },
    { VRF_ID_2f, 6, 301, SOCF_LE },
    { DST_DISCARD_2f, 1, 300, 0 },
    { PRI_2f, 3, 297, SOCF_LE },
    { RPE_2f, 1, 296, 0 },
    { RESERVED2f, 2, 294, SOCF_LE|SOCF_RES },
    { L3MC_INDEX_2f, 10, 284, SOCF_LE },
    { VLAN_ID_2f, 12, 272, SOCF_LE },
    { IPMC_2f, 1, 271, 0 },
    { V6_2f, 1, 270, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 206, SOCF_LE },
    { EVEN_PARITY_1f, 1, 205, 0 },
    { VALID_1f, 1, 204, 0 },
    { VRF_ID_1f, 6, 198, SOCF_LE },
    { DST_DISCARD_1f, 1, 197, 0 },
    { PRI_1f, 3, 194, SOCF_LE },
    { RPE_1f, 1, 193, 0 },
    { RESERVED1f, 2, 191, SOCF_LE|SOCF_RES },
    { L3MC_INDEX_1f, 10, 181, SOCF_LE },
    { VLAN_ID_1f, 12, 169, SOCF_LE },
    { IPMC_1f, 1, 168, 0 },
    { V6_1f, 1, 167, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 159, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 103, SOCF_LE },
    { EVEN_PARITY_0f, 1, 102, 0 },
    { VALID_0f, 1, 101, 0 },
    { VRF_ID_0f, 6, 95, SOCF_LE },
    { DST_DISCARD_0f, 1, 94, 0 },
    { PRI_0f, 3, 91, SOCF_LE },
    { RPE_0f, 1, 90, 0 },
    { RESERVED0f, 2, 88, SOCF_LE|SOCF_RES },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56304_B0m_fields[] = {
    { HIT_3f, 1, 395, 0 },
    { HIT_2f, 1, 394, 0 },
    { HIT_1f, 1, 393, 0 },
    { HIT_0f, 1, 392, 0 },
    { ODD_PARITY_3f, 1, 391, 0 },
    { VALID_3f, 1, 390, 0 },
    { DST_DISCARD_3f, 1, 389, 0 },
    { PRI_3f, 3, 386, SOCF_LE },
    { RPE_3f, 1, 385, 0 },
    { IPMC_TUNNEL_TYPE_3f, 2, 383, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_3f, 1, 382, 0 },
    { L3MC_INDEX_3f, 10, 372, SOCF_LE },
    { VLAN_ID_3f, 12, 360, SOCF_LE },
    { IPMC_3f, 1, 359, 0 },
    { V6_3f, 1, 358, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 294, SOCF_LE },
    { ODD_PARITY_2f, 1, 293, 0 },
    { VALID_2f, 1, 292, 0 },
    { DST_DISCARD_2f, 1, 291, 0 },
    { PRI_2f, 3, 288, SOCF_LE },
    { RPE_2f, 1, 287, 0 },
    { IPMC_TUNNEL_TYPE_2f, 2, 285, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_2f, 1, 284, 0 },
    { L3MC_INDEX_2f, 10, 274, SOCF_LE },
    { VLAN_ID_2f, 12, 262, SOCF_LE },
    { IPMC_2f, 1, 261, 0 },
    { V6_2f, 1, 260, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 196, SOCF_LE },
    { ODD_PARITY_1f, 1, 195, 0 },
    { VALID_1f, 1, 194, 0 },
    { DST_DISCARD_1f, 1, 193, 0 },
    { PRI_1f, 3, 190, SOCF_LE },
    { RPE_1f, 1, 189, 0 },
    { IPMC_TUNNEL_TYPE_1f, 2, 187, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_1f, 1, 186, 0 },
    { L3MC_INDEX_1f, 10, 176, SOCF_LE },
    { VLAN_ID_1f, 12, 164, SOCF_LE },
    { IPMC_1f, 1, 163, 0 },
    { V6_1f, 1, 162, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 154, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 98, SOCF_LE },
    { ODD_PARITY_0f, 1, 97, 0 },
    { VALID_0f, 1, 96, 0 },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { IPMC_TUNNEL_TYPE_0f, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEX_UNUSED_0f, 1, 88, 0 },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56504_B0m_fields[] = {
    { HIT_3f, 1, 395, 0 },
    { HIT_2f, 1, 394, 0 },
    { HIT_1f, 1, 393, 0 },
    { HIT_0f, 1, 392, 0 },
    { EVEN_PARITY_3f, 1, 391, 0 },
    { VALID_3f, 1, 390, 0 },
    { DST_DISCARD_3f, 1, 389, 0 },
    { PRI_3f, 3, 386, SOCF_LE },
    { RPE_3f, 1, 385, 0 },
    { IPMC_MTU_INDEX_3f, 3, 382, SOCF_LE },
    { L3MC_INDEX_3f, 10, 372, SOCF_LE },
    { VLAN_ID_3f, 12, 360, SOCF_LE },
    { IPMC_3f, 1, 359, 0 },
    { V6_3f, 1, 358, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 294, SOCF_LE },
    { EVEN_PARITY_2f, 1, 293, 0 },
    { VALID_2f, 1, 292, 0 },
    { DST_DISCARD_2f, 1, 291, 0 },
    { PRI_2f, 3, 288, SOCF_LE },
    { RPE_2f, 1, 287, 0 },
    { IPMC_MTU_INDEX_2f, 3, 284, SOCF_LE },
    { L3MC_INDEX_2f, 10, 274, SOCF_LE },
    { VLAN_ID_2f, 12, 262, SOCF_LE },
    { IPMC_2f, 1, 261, 0 },
    { V6_2f, 1, 260, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 196, SOCF_LE },
    { EVEN_PARITY_1f, 1, 195, 0 },
    { VALID_1f, 1, 194, 0 },
    { DST_DISCARD_1f, 1, 193, 0 },
    { PRI_1f, 3, 190, SOCF_LE },
    { RPE_1f, 1, 189, 0 },
    { IPMC_MTU_INDEX_1f, 3, 186, SOCF_LE },
    { L3MC_INDEX_1f, 10, 176, SOCF_LE },
    { VLAN_ID_1f, 12, 164, SOCF_LE },
    { IPMC_1f, 1, 163, 0 },
    { V6_1f, 1, 162, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 154, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 98, SOCF_LE },
    { EVEN_PARITY_0f, 1, 97, 0 },
    { VALID_0f, 1, 96, 0 },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { IPMC_MTU_INDEX_0f, 3, 88, SOCF_LE },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56514_A0m_fields[] = {
    { HIT_3f, 1, 419, 0 },
    { HIT_2f, 1, 418, 0 },
    { HIT_1f, 1, 417, 0 },
    { HIT_0f, 1, 416, 0 },
    { EVEN_PARITY_3f, 1, 415, 0 },
    { VALID_3f, 1, 414, 0 },
    { VRF_ID_3f, 6, 408, SOCF_LE },
    { DST_DISCARD_3f, 1, 407, 0 },
    { PRI_3f, 3, 404, SOCF_LE },
    { RPE_3f, 1, 403, 0 },
    { L3MC_INDEX_3f, 11, 390, SOCF_LE },
    { VLAN_ID_3f, 12, 378, SOCF_LE },
    { IPMC_3f, 1, 377, 0 },
    { V6_3f, 1, 376, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 312, SOCF_LE },
    { EVEN_PARITY_2f, 1, 311, 0 },
    { VALID_2f, 1, 310, 0 },
    { VRF_ID_2f, 6, 304, SOCF_LE },
    { DST_DISCARD_2f, 1, 303, 0 },
    { PRI_2f, 3, 300, SOCF_LE },
    { RPE_2f, 1, 299, 0 },
    { L3MC_INDEX_2f, 11, 286, SOCF_LE },
    { VLAN_ID_2f, 12, 274, SOCF_LE },
    { IPMC_2f, 1, 273, 0 },
    { V6_2f, 1, 272, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 208, SOCF_LE },
    { EVEN_PARITY_1f, 1, 207, 0 },
    { VALID_1f, 1, 206, 0 },
    { VRF_ID_1f, 6, 200, SOCF_LE },
    { DST_DISCARD_1f, 1, 199, 0 },
    { PRI_1f, 3, 196, SOCF_LE },
    { RPE_1f, 1, 195, 0 },
    { L3MC_INDEX_1f, 11, 182, SOCF_LE },
    { VLAN_ID_1f, 12, 170, SOCF_LE },
    { IPMC_1f, 1, 169, 0 },
    { V6_1f, 1, 168, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 160, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 104, SOCF_LE },
    { EVEN_PARITY_0f, 1, 103, 0 },
    { VALID_0f, 1, 102, 0 },
    { VRF_ID_0f, 6, 96, SOCF_LE },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { L3MC_INDEX_0f, 11, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56624_A0m_fields[] = {
    { HIT_3f, 1, 351, 0 },
    { HIT_2f, 1, 350, 0 },
    { HIT_1f, 1, 349, 0 },
    { HIT_0f, 1, 348, 0 },
    { EVEN_PARITY_3f, 1, 347, 0 },
    { RESERVED_7f, 18, 329, SOCF_LE|SOCF_RES },
    { VALID_3f, 1, 328, 0 },
    { RESERVED_6f, 1, 327, SOCF_RES },
    { V6_3f, 1, 326, 0 },
    { KEY_TYPE_3f, 2, 325, SOCF_LE },
    { IPMC_3f, 1, 325, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 261, SOCF_LE },
    { EVEN_PARITY_2f, 1, 260, 0 },
    { RESERVED_5f, 5, 255, SOCF_LE|SOCF_RES },
    { VLAN_ID_BIT12f, 1, 254, 0 },
    { L3_IIFf, 13, 242, SOCF_LE },
    { VLAN_IDf, 12, 242, SOCF_LE },
    { VALID_2f, 1, 241, 0 },
    { RESERVED_4f, 1, 240, SOCF_RES },
    { V6_2f, 1, 239, 0 },
    { KEY_TYPE_2f, 2, 238, SOCF_LE },
    { IPMC_2f, 1, 238, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 174, SOCF_LE },
    { EVEN_PARITY_1f, 1, 173, 0 },
    { L3MC_INDEXf, 12, 161, SOCF_LE },
    { RESERVED_3f, 2, 159, SOCF_LE|SOCF_RES },
    { PRIf, 3, 156, SOCF_LE },
    { RPEf, 1, 155, 0 },
    { VALID_1f, 1, 154, 0 },
    { RESERVED_2f, 1, 153, SOCF_RES },
    { V6_1f, 1, 152, 0 },
    { KEY_TYPE_1f, 2, 151, SOCF_LE },
    { IPMC_1f, 1, 151, 0 },
    { RESERVED_1f, 8, 143, SOCF_LE|SOCF_RES },
    { GROUP_IP_ADDR_UPR_56f, 56, 87, SOCF_LE },
    { EVEN_PARITY_0f, 1, 86, 0 },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { VALID_0f, 1, 67, 0 },
    { RESERVED_0f, 1, 66, SOCF_RES },
    { V6_0f, 1, 65, 0 },
    { KEY_TYPE_0f, 2, 64, SOCF_LE },
    { IPMC_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56634_A0m_fields[] = {
    { HIT_3f, 1, 351, 0 | SOCF_GLOBAL },
    { HIT_2f, 1, 350, 0 | SOCF_GLOBAL },
    { HIT_1f, 1, 349, 0 | SOCF_GLOBAL },
    { HIT_0f, 1, 348, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_3f, 1, 347, 0 | SOCF_GLOBAL },
    { RESERVED_3f, 18, 329, SOCF_LE|SOCF_RES },
    { SOURCE_IP_ADDR_UPR_64f, 64, 265, SOCF_LE },
    { DUMMY_3f, 1, 264, 0 | SOCF_GLOBAL },
    { KEY_TYPE_3f, 3, 262, SOCF_LE | SOCF_GLOBAL },
    { V6_3f, 1, 263, 0 | SOCF_GLOBAL },
    { IPMC_3f, 1, 262, 0 | SOCF_GLOBAL },
    { VALID_3f, 1, 261, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_2f, 1, 260, 0 | SOCF_GLOBAL },
    { RESERVED_2f, 5, 255, SOCF_LE|SOCF_RES },
    { VLAN_ID_BIT12f, 1, 254, 0 },
    { L3_IIFf, 13, 242, SOCF_LE },
    { VLAN_IDf, 12, 242, SOCF_LE },
    { SOURCE_IP_ADDR_LWR_64f, 64, 178, SOCF_LE },
    { DUMMY_2f, 1, 177, 0 | SOCF_GLOBAL },
    { KEY_TYPE_2f, 3, 175, SOCF_LE | SOCF_GLOBAL },
    { V6_2f, 1, 176, 0 | SOCF_GLOBAL },
    { IPMC_2f, 1, 175, 0 | SOCF_GLOBAL },
    { VALID_2f, 1, 174, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_1f, 1, 173, 0 | SOCF_GLOBAL },
    { L3MC_INDEXf, 12, 161, SOCF_LE },
    { RESERVED_1f, 2, 159, SOCF_LE|SOCF_RES },
    { PRIf, 3, 156, SOCF_LE },
    { RPEf, 1, 155, 0 },
    { RESERVED_0f, 8, 147, SOCF_LE|SOCF_RES },
    { GROUP_IP_ADDR_UPR_56f, 56, 91, SOCF_LE },
    { DUMMY_1f, 1, 90, 0 | SOCF_GLOBAL },
    { KEY_TYPE_1f, 3, 88, SOCF_LE | SOCF_GLOBAL },
    { V6_1f, 1, 89, 0 | SOCF_GLOBAL },
    { IPMC_1f, 1, 88, 0 | SOCF_GLOBAL },
    { VALID_1f, 1, 87, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_0f, 1, 86, 0 | SOCF_GLOBAL },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { GROUP_IP_ADDR_LWR_64f, 64, 4, SOCF_LE },
    { DUMMY_0f, 1, 3, 0 | SOCF_GLOBAL },
    { KEY_TYPE_0f, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { V6_0f, 1, 2, 0 | SOCF_GLOBAL },
    { IPMC_0f, 1, 1, 0 | SOCF_GLOBAL },
    { VALID_0f, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56800_A0m_fields[] = {
    { HIT_3f, 1, 395, 0 },
    { HIT_2f, 1, 394, 0 },
    { HIT_1f, 1, 393, 0 },
    { HIT_0f, 1, 392, 0 },
    { EVEN_PARITY_3f, 1, 391, 0 },
    { VALID_3f, 1, 390, 0 },
    { DST_DISCARD_3f, 1, 389, 0 },
    { PRI_3f, 3, 386, SOCF_LE },
    { RPE_3f, 1, 385, 0 },
    { NEXT_HOP_INDEX_UNUSED_3f, 3, 382, SOCF_LE },
    { L3MC_INDEX_3f, 10, 372, SOCF_LE },
    { VLAN_ID_3f, 12, 360, SOCF_LE },
    { IPMC_3f, 1, 359, 0 },
    { V6_3f, 1, 358, 0 },
    { SOURCE_IP_ADDR_UPR_64f, 64, 294, SOCF_LE },
    { EVEN_PARITY_2f, 1, 293, 0 },
    { VALID_2f, 1, 292, 0 },
    { DST_DISCARD_2f, 1, 291, 0 },
    { PRI_2f, 3, 288, SOCF_LE },
    { RPE_2f, 1, 287, 0 },
    { NEXT_HOP_INDEX_UNUSED_2f, 3, 284, SOCF_LE },
    { L3MC_INDEX_2f, 10, 274, SOCF_LE },
    { VLAN_ID_2f, 12, 262, SOCF_LE },
    { IPMC_2f, 1, 261, 0 },
    { V6_2f, 1, 260, 0 },
    { SOURCE_IP_ADDR_LWR_64f, 64, 196, SOCF_LE },
    { EVEN_PARITY_1f, 1, 195, 0 },
    { VALID_1f, 1, 194, 0 },
    { DST_DISCARD_1f, 1, 193, 0 },
    { PRI_1f, 3, 190, SOCF_LE },
    { RPE_1f, 1, 189, 0 },
    { NEXT_HOP_INDEX_UNUSED_1f, 3, 186, SOCF_LE },
    { L3MC_INDEX_1f, 10, 176, SOCF_LE },
    { VLAN_ID_1f, 12, 164, SOCF_LE },
    { IPMC_1f, 1, 163, 0 },
    { V6_1f, 1, 162, 0 },
    { GROUP_IP_ADDR_UNUSEDf, 8, 154, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 98, SOCF_LE },
    { EVEN_PARITY_0f, 1, 97, 0 },
    { VALID_0f, 1, 96, 0 },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_UNUSED_0f, 3, 88, SOCF_LE },
    { L3MC_INDEX_0f, 10, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { GROUP_IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_MULTICAST_BCM56820_A0m_fields[] = {
    { HIT_3f, 1, 463, 0 },
    { HIT_2f, 1, 462, 0 },
    { HIT_1f, 1, 461, 0 },
    { HIT_0f, 1, 460, 0 },
    { EVEN_PARITY_3f, 1, 459, 0 },
    { VALID_3f, 1, 458, 0 },
    { CLASS_ID_3f, 6, 452, SOCF_LE },
    { VRF_ID_3f, 11, 441, SOCF_LE },
    { DST_DISCARD_3f, 1, 440, 0 },
    { PRI_3f, 3, 437, SOCF_LE },
    { RPE_3f, 1, 436, 0 },
    { NEXT_HOP_INDEX_UNUSED_3f, 2, 434, SOCF_LE },
    { L3MC_INDEX_3f, 11, 423, SOCF_LE },
    { VLAN_ID_3f, 12, 411, SOCF_LE },
    { SOURCE_IP_ADDR_UPR_64f, 64, 347, SOCF_LE },
    { V6_3f, 1, 346, 0 },
    { KEY_TYPE_3f, 2, 345, SOCF_LE },
    { IPMC_3f, 1, 345, 0 },
    { EVEN_PARITY_2f, 1, 344, 0 },
    { VALID_2f, 1, 343, 0 },
    { CLASS_ID_2f, 6, 337, SOCF_LE },
    { VRF_ID_2f, 11, 326, SOCF_LE },
    { DST_DISCARD_2f, 1, 325, 0 },
    { PRI_2f, 3, 322, SOCF_LE },
    { RPE_2f, 1, 321, 0 },
    { NEXT_HOP_INDEX_UNUSED_2f, 2, 319, SOCF_LE },
    { L3MC_INDEX_2f, 11, 308, SOCF_LE },
    { VLAN_ID_2f, 12, 296, SOCF_LE },
    { SOURCE_IP_ADDR_LWR_64f, 64, 232, SOCF_LE },
    { V6_2f, 1, 231, 0 },
    { KEY_TYPE_2f, 2, 230, SOCF_LE },
    { IPMC_2f, 1, 230, 0 },
    { EVEN_PARITY_1f, 1, 229, 0 },
    { VALID_1f, 1, 228, 0 },
    { CLASS_ID_1f, 6, 222, SOCF_LE },
    { VRF_ID_1f, 11, 211, SOCF_LE },
    { DST_DISCARD_1f, 1, 210, 0 },
    { PRI_1f, 3, 207, SOCF_LE },
    { RPE_1f, 1, 206, 0 },
    { NEXT_HOP_INDEX_UNUSED_1f, 2, 204, SOCF_LE },
    { L3MC_INDEX_1f, 11, 193, SOCF_LE },
    { VLAN_ID_1f, 12, 181, SOCF_LE },
    { GROUP_IP_ADDR_UNUSEDf, 8, 173, SOCF_LE },
    { GROUP_IP_ADDR_UPR_56f, 56, 117, SOCF_LE },
    { V6_1f, 1, 116, 0 },
    { KEY_TYPE_1f, 2, 115, SOCF_LE },
    { IPMC_1f, 1, 115, 0 },
    { EVEN_PARITY_0f, 1, 114, 0 },
    { VALID_0f, 1, 113, 0 },
    { CLASS_ID_0f, 6, 107, SOCF_LE },
    { VRF_ID_0f, 11, 96, SOCF_LE },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_UNUSED_0f, 2, 89, SOCF_LE },
    { L3MC_INDEX_0f, 11, 78, SOCF_LE },
    { VLAN_ID_0f, 12, 66, SOCF_LE },
    { GROUP_IP_ADDR_LWR_64f, 64, 2, SOCF_LE },
    { V6_0f, 1, 1, 0 },
    { KEY_TYPE_0f, 2, 0, SOCF_LE },
    { IPMC_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICASTm_fields[] = {
    { HIT_1f, 1, 193, 0 },
    { HIT_0f, 1, 192, 0 },
    { VALID_1f, 1, 191, 0 },
    { PRI_1f, 3, 188, SOCF_LE },
    { RPE_1f, 1, 187, 0 },
    { NEXT_HOP_INDEX_1f, 13, 174, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 162, SOCF_LE },
    { IPMC_1f, 1, 161, 0 },
    { V6_1f, 1, 160, 0 },
    { IP_ADDR_UPR_64f, 64, 96, SOCF_LE },
    { VALID_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_0f, 13, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56224_A0m_fields[] = {
    { HIT_1f, 1, 205, 0 },
    { HIT_0f, 1, 204, 0 },
    { EVEN_PARITY_1f, 1, 203, 0 },
    { VALID_1f, 1, 202, 0 },
    { VRF_ID_1f, 6, 196, SOCF_LE },
    { DST_DISCARD_1f, 1, 195, 0 },
    { PRI_1f, 3, 192, SOCF_LE },
    { RPE_1f, 1, 191, 0 },
    { NEXT_HOP_INDEX_1f, 11, 180, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 168, SOCF_LE },
    { IPMC_1f, 1, 167, 0 },
    { V6_1f, 1, 166, 0 },
    { IP_ADDR_UPR_64f, 64, 102, SOCF_LE },
    { EVEN_PARITY_0f, 1, 101, 0 },
    { VALID_0f, 1, 100, 0 },
    { VRF_ID_0f, 6, 94, SOCF_LE },
    { DST_DISCARD_0f, 1, 93, 0 },
    { PRI_0f, 3, 90, SOCF_LE },
    { RPE_0f, 1, 89, 0 },
    { NEXT_HOP_INDEX_0f, 11, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56224_B0m_fields[] = {
    { HIT_1f, 1, 207, 0 },
    { HIT_0f, 1, 206, 0 },
    { EVEN_PARITY_1f, 1, 205, 0 },
    { VALID_1f, 1, 204, 0 },
    { VRF_ID_1f, 6, 198, SOCF_LE },
    { DST_DISCARD_1f, 1, 197, 0 },
    { PRI_1f, 3, 194, SOCF_LE },
    { RPE_1f, 1, 193, 0 },
    { NEXT_HOP_INDEX_1f, 12, 181, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 169, SOCF_LE },
    { IPMC_1f, 1, 168, 0 },
    { V6_1f, 1, 167, 0 },
    { IP_ADDR_UPR_64f, 64, 103, SOCF_LE },
    { EVEN_PARITY_0f, 1, 102, 0 },
    { VALID_0f, 1, 101, 0 },
    { VRF_ID_0f, 6, 95, SOCF_LE },
    { DST_DISCARD_0f, 1, 94, 0 },
    { PRI_0f, 3, 91, SOCF_LE },
    { RPE_0f, 1, 90, 0 },
    { NEXT_HOP_INDEX_0f, 12, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56304_B0m_fields[] = {
    { HIT_1f, 1, 197, 0 },
    { HIT_0f, 1, 196, 0 },
    { ODD_PARITY_1f, 1, 195, 0 },
    { VALID_1f, 1, 194, 0 },
    { DST_DISCARD_1f, 1, 193, 0 },
    { PRI_1f, 3, 190, SOCF_LE },
    { RPE_1f, 1, 189, 0 },
    { NEXT_HOP_INDEX_1f, 13, 176, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 164, SOCF_LE },
    { IPMC_1f, 1, 163, 0 },
    { V6_1f, 1, 162, 0 },
    { IP_ADDR_UPR_64f, 64, 98, SOCF_LE },
    { ODD_PARITY_0f, 1, 97, 0 },
    { VALID_0f, 1, 96, 0 },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_0f, 13, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56504_B0m_fields[] = {
    { HIT_1f, 1, 197, 0 },
    { HIT_0f, 1, 196, 0 },
    { EVEN_PARITY_1f, 1, 195, 0 },
    { VALID_1f, 1, 194, 0 },
    { DST_DISCARD_1f, 1, 193, 0 },
    { PRI_1f, 3, 190, SOCF_LE },
    { RPE_1f, 1, 189, 0 },
    { NEXT_HOP_INDEX_1f, 13, 176, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 164, SOCF_LE },
    { IPMC_1f, 1, 163, 0 },
    { V6_1f, 1, 162, 0 },
    { IP_ADDR_UPR_64f, 64, 98, SOCF_LE },
    { EVEN_PARITY_0f, 1, 97, 0 },
    { VALID_0f, 1, 96, 0 },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_0f, 13, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56514_A0m_fields[] = {
    { HIT_1f, 1, 209, 0 },
    { HIT_0f, 1, 208, 0 },
    { EVEN_PARITY_1f, 1, 207, 0 },
    { VALID_1f, 1, 206, 0 },
    { VRF_ID_1f, 6, 200, SOCF_LE },
    { DST_DISCARD_1f, 1, 199, 0 },
    { PRI_1f, 3, 196, SOCF_LE },
    { RPE_1f, 1, 195, 0 },
    { NEXT_HOP_INDEX_1f, 13, 182, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 170, SOCF_LE },
    { IPMC_1f, 1, 169, 0 },
    { V6_1f, 1, 168, 0 },
    { IP_ADDR_UPR_64f, 64, 104, SOCF_LE },
    { EVEN_PARITY_0f, 1, 103, 0 },
    { VALID_0f, 1, 102, 0 },
    { VRF_ID_0f, 6, 96, SOCF_LE },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_0f, 13, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IPMC_0f, 1, 65, 0 },
    { V6_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56624_A0m_fields[] = {
    { HIT_1f, 1, 175, 0 },
    { HIT_0f, 1, 174, 0 },
    { EVEN_PARITY_1f, 1, 173, 0 },
    { NEXT_HOP_INDEXf, 14, 159, SOCF_LE },
    { PRIf, 3, 156, SOCF_LE },
    { RPEf, 1, 155, 0 },
    { VALID_1f, 1, 154, 0 },
    { RESERVED_1f, 1, 153, SOCF_RES },
    { V6_1f, 1, 152, 0 },
    { KEY_TYPE_1f, 2, 151, SOCF_LE },
    { IPMC_1f, 1, 151, 0 },
    { IP_ADDR_UPR_64f, 64, 87, SOCF_LE },
    { EVEN_PARITY_0f, 1, 86, 0 },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { VALID_0f, 1, 67, 0 },
    { RESERVED_0f, 1, 66, SOCF_RES },
    { V6_0f, 1, 65, 0 },
    { KEY_TYPE_0f, 2, 64, SOCF_LE },
    { IPMC_0f, 1, 64, 0 },
    { IP_ADDR_LWR_64f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56634_A0m_fields[] = {
    { HIT_1f, 1, 175, 0 | SOCF_GLOBAL },
    { HIT_0f, 1, 174, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_1f, 1, 173, 0 | SOCF_GLOBAL },
    { NEXT_HOP_INDEXf, 14, 159, SOCF_LE },
    { PRIf, 3, 156, SOCF_LE },
    { RPEf, 1, 155, 0 },
    { IP_ADDR_UPR_64f, 64, 91, SOCF_LE },
    { DUMMY_1f, 1, 90, 0 | SOCF_GLOBAL },
    { KEY_TYPE_1f, 3, 88, SOCF_LE | SOCF_GLOBAL },
    { V6_1f, 1, 89, 0 | SOCF_GLOBAL },
    { IPMC_1f, 1, 88, 0 | SOCF_GLOBAL },
    { VALID_1f, 1, 87, 0 | SOCF_GLOBAL },
    { EVEN_PARITY_0f, 1, 86, 0 | SOCF_GLOBAL },
    { DST_DISCARDf, 1, 85, 0 },
    { CLASS_IDf, 6, 79, SOCF_LE },
    { VRF_IDf, 11, 68, SOCF_LE },
    { IP_ADDR_LWR_64f, 64, 4, SOCF_LE },
    { DUMMY_0f, 1, 3, 0 | SOCF_GLOBAL },
    { KEY_TYPE_0f, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { V6_0f, 1, 2, 0 | SOCF_GLOBAL },
    { IPMC_0f, 1, 1, 0 | SOCF_GLOBAL },
    { VALID_0f, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_IPV6_UNICAST_BCM56820_A0m_fields[] = {
    { HIT_1f, 1, 231, 0 },
    { HIT_0f, 1, 230, 0 },
    { EVEN_PARITY_1f, 1, 229, 0 },
    { VALID_1f, 1, 228, 0 },
    { CLASS_ID_1f, 6, 222, SOCF_LE },
    { VRF_ID_1f, 11, 211, SOCF_LE },
    { DST_DISCARD_1f, 1, 210, 0 },
    { PRI_1f, 3, 207, SOCF_LE },
    { RPE_1f, 1, 206, 0 },
    { NEXT_HOP_INDEX_1f, 13, 193, SOCF_LE },
    { VLAN_ID_UNUSED_1f, 12, 181, SOCF_LE },
    { IP_ADDR_UPR_64f, 64, 117, SOCF_LE },
    { V6_1f, 1, 116, 0 },
    { KEY_TYPE_1f, 2, 115, SOCF_LE },
    { IPMC_1f, 1, 115, 0 },
    { EVEN_PARITY_0f, 1, 114, 0 },
    { VALID_0f, 1, 113, 0 },
    { CLASS_ID_0f, 6, 107, SOCF_LE },
    { VRF_ID_0f, 11, 96, SOCF_LE },
    { DST_DISCARD_0f, 1, 95, 0 },
    { PRI_0f, 3, 92, SOCF_LE },
    { RPE_0f, 1, 91, 0 },
    { NEXT_HOP_INDEX_0f, 13, 78, SOCF_LE },
    { VLAN_ID_UNUSED_0f, 12, 66, SOCF_LE },
    { IP_ADDR_LWR_64f, 64, 2, SOCF_LE },
    { V6_0f, 1, 1, 0 },
    { KEY_TYPE_0f, 2, 0, SOCF_LE },
    { IPMC_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_L3_ENTRY_ONLYm_fields[] = {
    { VALIDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_TUNNEL_TYPEf, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 101, 0 },
    { VALIDf, 1, 100, 0 },
    { VRF_IDf, 6, 94, SOCF_LE },
    { DST_DISCARDf, 1, 93, 0 },
    { PRIf, 3, 90, SOCF_LE },
    { RPEf, 1, 89, 0 },
    { NEXT_HOP_INDEXf, 11, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56224_B0m_fields[] = {
    { EVEN_PARITYf, 1, 102, 0 },
    { VALIDf, 1, 101, 0 },
    { VRF_IDf, 6, 95, SOCF_LE },
    { DST_DISCARDf, 1, 94, 0 },
    { PRIf, 3, 91, SOCF_LE },
    { RPEf, 1, 90, 0 },
    { NEXT_HOP_INDEXf, 12, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56304_B0m_fields[] = {
    { ODD_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_TUNNEL_TYPEf, 2, 89, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56504_B0m_fields[] = {
    { EVEN_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { IPMC_MTU_INDEXf, 3, 88, SOCF_LE },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56514_A0m_fields[] = {
    { EVEN_PARITYf, 1, 103, 0 },
    { VALIDf, 1, 102, 0 },
    { VRF_IDf, 6, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 11, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 },
    { NEXT_HOP_INDEXf, 14, 72, SOCF_LE },
    { PRIf, 3, 69, SOCF_LE },
    { RPEf, 1, 68, 0 },
    { VALIDf, 1, 67, 0 },
    { RESERVED_1f, 1, 66, SOCF_RES },
    { V6f, 1, 65, 0 },
    { KEY_TYPEf, 2, 64, SOCF_LE },
    { IPMCf, 1, 64, 0 },
    { RESERVED_2f, 14, 50, SOCF_LE|SOCF_RES },
    { CLASS_IDf, 6, 44, SOCF_LE },
    { DST_DISCARDf, 1, 43, 0 },
    { VRF_IDf, 11, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 | SOCF_GLOBAL },
    { NEXT_HOP_INDEXf, 14, 72, SOCF_LE },
    { RMEP__RESERVEDf, 23, 63, SOCF_LE|SOCF_RES },
    { LMEP__RESERVEDf, 34, 52, SOCF_LE|SOCF_RES },
    { PRIf, 3, 69, SOCF_LE },
    { RPEf, 1, 68, 0 },
    { RESERVEDf, 14, 54, SOCF_LE|SOCF_RES },
    { RMEP__CCMf, 3, 60, SOCF_LE },
    { RMEP__RMEP_PTRf, 11, 49, SOCF_LE },
    { CLASS_IDf, 6, 48, SOCF_LE },
    { LMEP__MDL_BITMAPf, 8, 44, SOCF_LE },
    { RMEP__MEPIDf, 16, 33, SOCF_LE },
    { DST_DISCARDf, 1, 47, 0 },
    { VRF_IDf, 11, 36, SOCF_LE },
    { LMEP__MA_BASE_PTRf, 9, 35, SOCF_LE },
    { IP_ADDRf, 32, 4, SOCF_LE },
    { LMEP__DM_ENABLEf, 1, 34, 0 },
    { LMEP__CCM_ENABLEf, 1, 33, 0 },
    { LMEP__LB_ENABLEf, 1, 32, 0 },
    { RMEP__MDLf, 3, 30, SOCF_LE },
    { LMEP__LT_ENABLEf, 1, 31, 0 },
    { LMEP__FWD_LMEP_PKTf, 1, 30, 0 },
    { RMEP__VIDf, 12, 18, SOCF_LE },
    { LMEP__VIDf, 12, 18, SOCF_LE },
    { RMEP__SGLPf, 14, 4, SOCF_LE },
    { LMEP__SGLPf, 14, 4, SOCF_LE },
    { DUMMYf, 1, 3, 0 | SOCF_GLOBAL },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { V6f, 1, 2, 0 | SOCF_GLOBAL },
    { IPMCf, 1, 1, 0 | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 97, 0 },
    { VALIDf, 1, 96, 0 },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 10, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IPMCf, 1, 65, 0 },
    { V6f, 1, 64, 0 },
    { IP_ADDRf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_ONLY_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 114, 0 },
    { VALIDf, 1, 113, 0 },
    { CLASS_IDf, 6, 107, SOCF_LE },
    { VRF_IDf, 11, 96, SOCF_LE },
    { DST_DISCARDf, 1, 95, 0 },
    { PRIf, 3, 92, SOCF_LE },
    { RPEf, 1, 91, 0 },
    { NEXT_HOP_INDEXf, 13, 78, SOCF_LE },
    { L3MC_INDEXf, 11, 78, SOCF_LE },
    { VLAN_IDf, 12, 66, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { V6f, 1, 1, 0 },
    { KEY_TYPEf, 2, 0, SOCF_LE },
    { IPMCf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_ENTRY_V4m_fields[] = {
    { PAR1f, 1, 96, 0 },
    { PAR0f, 1, 95, 0 },
    { RESVD1f, 31, 64, SOCF_LE },
    { HITf, 1, 63, 0 },
    { RESVD0f, 1, 62, 0 },
    { SRC_DISCARDf, 1, 61, 0 },
    { DST_DISCARDf, 1, 60, 0 },
    { VALIDf, 1, 59, 0 },
    { PRIf, 3, 56, SOCF_LE },
    { RPEf, 1, 55, 0 },
    { NHOP_INDXf, 15, 40, SOCF_LE },
    { VRFf, 8, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_ENTRY_V6m_fields[] = {
    { PAR3f, 1, 193, 0 },
    { PAR2f, 1, 192, 0 },
    { PAR1f, 1, 191, 0 },
    { PAR0f, 1, 190, 0 },
    { RESVD1f, 31, 159, SOCF_LE },
    { HITf, 1, 158, 0 },
    { RESVD0f, 8, 150, SOCF_LE },
    { SRC_DISCARDf, 1, 149, 0 },
    { DST_DISCARDf, 1, 148, 0 },
    { VALIDf, 1, 147, 0 },
    { PRIf, 3, 144, SOCF_LE },
    { RPEf, 1, 143, 0 },
    { NHOP_INDXf, 15, 128, SOCF_LE },
    { IP_ADDRf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_ENTRY_VALID_ONLYm_fields[] = {
    { VALID_7f, 1, 7, 0 },
    { VALID_6f, 1, 6, 0 },
    { VALID_5f, 1, 5, 0 },
    { VALID_4f, 1, 4, 0 },
    { VALID_3f, 1, 3, 0 },
    { VALID_2f, 1, 2, 0 },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_ENTRY_VALID_ONLY_BCM56624_A0m_fields[] = {
    { VALID_15f, 1, 15, 0 },
    { VALID_14f, 1, 14, 0 },
    { VALID_13f, 1, 13, 0 },
    { VALID_12f, 1, 12, 0 },
    { VALID_11f, 1, 11, 0 },
    { VALID_10f, 1, 10, 0 },
    { VALID_9f, 1, 9, 0 },
    { VALID_8f, 1, 8, 0 },
    { VALID_7f, 1, 7, 0 },
    { VALID_6f, 1, 6, 0 },
    { VALID_5f, 1, 5, 0 },
    { VALID_4f, 1, 4, 0 },
    { VALID_3f, 1, 3, 0 },
    { VALID_2f, 1, 2, 0 },
    { VALID_1f, 1, 1, 0 },
    { VALID_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_IIFm_fields[] = {
    { EVEN_PARITYf, 1, 26, 0 },
    { TRUST_DSCP_PTRf, 6, 20, SOCF_LE },
    { ALLOW_GLOBAL_ROUTEf, 1, 19, 0 },
    { CLASS_IDf, 8, 11, SOCF_LE },
    { VRFf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_IIF_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 42, 0 },
    { IPMC_L3_IIFf, 13, 29, SOCF_LE },
    { RESERVED0f, 1, 28, SOCF_RES },
    { RESERVED1f, 2, 26, SOCF_LE|SOCF_RES },
    { TRUST_DSCP_PTRf, 6, 20, SOCF_LE },
    { ALLOW_GLOBAL_ROUTEf, 1, 19, 0 },
    { CLASS_IDf, 8, 11, SOCF_LE },
    { VRFf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_IIF_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 55, 0 },
    { IPMC_L3_IIFf, 13, 42, SOCF_LE },
    { VINTF_CTR_IDXf, 13, 29, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 28, 0 },
    { URPF_MODEf, 2, 26, SOCF_LE },
    { TRUST_DSCP_PTRf, 6, 20, SOCF_LE },
    { ALLOW_GLOBAL_ROUTEf, 1, 19, 0 },
    { CLASS_IDf, 8, 11, SOCF_LE },
    { VRFf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
soc_field_info_t soc_L3_INTFm_fields[] = {
    { VLAN_IDf, 12, 48, SOCF_LE },
    { ROUTER_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_L3_INTF_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 60, SOCF_SC },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { ROUTER_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L3_INTF_BCM5695_A0m_fields[] = {
    { VLAN_IDf, 12, 48, SOCF_LE },
    { ROUTER_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_L3_IPMCm_fields[] = {
    { L3_BITMAPf, 14, 64, SOCF_LE },
    { L2_BITMAPf, 14, 32, SOCF_LE },
    { COS_DSTf, 3, 24, SOCF_LE },
    { VALIDf, 1, 23, 0 },
    { MODULE_IDf, 5, 18, SOCF_LE },
    { TGID_PORTf, 6, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L3_IPMC_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 76, 0 },
    { IPMC_TUNNEL_TYPEf, 2, 74, SOCF_LE },
    { L3_BITMAPf, 30, 44, SOCF_LE },
    { L2_BITMAPf, 30, 14, SOCF_LE },
    { VALIDf, 1, 13, 0 },
    { MODULE_IDf, 4, 9, SOCF_LE },
    { PORT_TGIDf, 7, 2, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_IPMC_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 83, 0 },
    { L3_BITMAP_LOf, 30, 53, SOCF_LE },
    { L3_BITMAPf, 30, 53, SOCF_LE },
    { L2_BITMAP_LOf, 30, 23, SOCF_LE },
    { L2_BITMAPf, 30, 23, SOCF_LE },
    { VALIDf, 1, 22, 0 },
    { Tf, 1, 21, 0 },
    { MODULE_IDf, 7, 14, SOCF_LE },
    { TGIDf, 7, 8, SOCF_LE },
    { PORT_NUMf, 6, 8, SOCF_LE },
    { RESERVED0f, 6, 2, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_L3_IPMC_BCM56504_A0m_fields[] = {
    { L3_BITMAPf, 29, 44, SOCF_LE },
    { L2_BITMAPf, 29, 15, SOCF_LE },
    { VALIDf, 1, 14, 0 },
    { MODULE_IDf, 6, 8, SOCF_LE },
    { PORT_TGIDf, 6, 2, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_IPMC_BCM56504_B0m_fields[] = {
    { IPMC_TUNNEL_TYPEf, 2, 73, SOCF_LE },
    { L3_BITMAPf, 29, 44, SOCF_LE },
    { L2_BITMAPf, 29, 15, SOCF_LE },
    { VALIDf, 1, 14, 0 },
    { MODULE_IDf, 6, 8, SOCF_LE },
    { PORT_TGIDf, 6, 2, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_IPMC_BCM56514_A0m_fields[] = {
    { IPMC_MTU_INDEXf, 3, 75, SOCF_LE },
    { IPMC_TUNNEL_TYPEf, 2, 73, SOCF_LE },
    { L3_BITMAPf, 29, 44, SOCF_LE },
    { L2_BITMAPf, 29, 15, SOCF_LE },
    { VALIDf, 1, 14, 0 },
    { MODULE_IDf, 6, 8, SOCF_LE },
    { PORT_TGIDf, 6, 2, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_IPMC_BCM56601_A0m_fields[] = {
    { L3_BITMAPf, 12, 41, SOCF_LE },
    { L2_BITMAPf, 14, 27, SOCF_LE },
    { MODULE_IDf, 6, 21, SOCF_LE },
    { PORT_TGIDf, 6, 15, SOCF_LE },
    { MIN_MTUf, 14, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_L3_IPMC_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 131, 0 },
    { L3_BITMAP_HIf, 22, 109, SOCF_LE },
    { L3_BITMAPf, 54, 77, SOCF_LE },
    { L3_BITMAP_LOf, 32, 77, SOCF_LE },
    { L2_BITMAP_HIf, 22, 55, SOCF_LE },
    { L2_BITMAPf, 54, 23, SOCF_LE },
    { L2_BITMAP_LOf, 32, 23, SOCF_LE },
    { VALIDf, 1, 22, 0 },
    { Tf, 1, 21, 0 },
    { MODULE_IDf, 7, 14, SOCF_LE },
    { TGIDf, 7, 8, SOCF_LE },
    { PORT_NUMf, 6, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_IPMC_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 139, 0 },
    { L3_BITMAP_HIf, 22, 117, SOCF_LE },
    { L3_BITMAPf, 54, 85, SOCF_LE },
    { L3_BITMAP_LOf, 32, 85, SOCF_LE },
    { L2_BITMAP_HIf, 22, 63, SOCF_LE },
    { L2_BITMAPf, 54, 31, SOCF_LE },
    { L2_BITMAP_LOf, 32, 31, SOCF_LE },
    { VALIDf, 1, 30, 0 },
    { RESERVEDf, 14, 16, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0)
soc_field_info_t soc_L3_IPMC_BCM5665_A0m_fields[] = {
    { L3_BITMAP_M1f, 25, 128, SOCF_LE },
    { L3_BITMAP_M0f, 29, 96, SOCF_LE },
    { L2_BITMAP_M1f, 25, 64, SOCF_LE },
    { L2_BITMAP_M0f, 29, 32, SOCF_LE },
    { COS_DSTf, 3, 24, SOCF_LE },
    { VALIDf, 1, 23, 0 },
    { MODULE_IDf, 5, 18, SOCF_LE },
    { TGID_PORTf, 6, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_L3_IPMC_BCM5665_B0m_fields[] = {
    { L3_BITMAP_M1f, 25, 128, SOCF_LE },
    { L3_BITMAP_M0f, 29, 96, SOCF_LE },
    { L2_BITMAP_M1f, 25, 64, SOCF_LE },
    { L2_BITMAP_M0f, 29, 32, SOCF_LE },
    { COS_DSTf, 3, 12, SOCF_LE },
    { VALIDf, 1, 11, 0 },
    { MODULE_IDf, 5, 6, SOCF_LE },
    { TGID_PORTf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0)
soc_field_info_t soc_L3_IPMC_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 38, SOCF_SC },
    { L3_BITMAPf, 3, 35, SOCF_LE },
    { L2_BITMAPf, 3, 32, SOCF_LE },
    { COS_DSTf, 3, 24, SOCF_LE },
    { VALIDf, 1, 23, 0 },
    { MODULE_IDf, 5, 18, SOCF_LE },
    { TGID_PORTf, 6, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5674_A0)
soc_field_info_t soc_L3_IPMC_BCM5674_A0m_fields[] = {
    { PARITYf, 1, 38, SOCF_SC },
    { L3_BITMAPf, 3, 35, SOCF_LE },
    { L2_BITMAPf, 3, 32, SOCF_LE },
    { COS_DSTf, 3, 24, SOCF_LE },
    { VALIDf, 1, 23, 0 },
    { MODULE_IDf, 5, 18, SOCF_LE },
    { TGID_PORTf, 6, 12, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_IPMC_BCM56800_A0m_fields[] = {
    { IPMC_MTU_INDEXf, 3, 66, SOCF_LE },
    { IPMC_TUNNEL_TYPEf, 2, 64, SOCF_LE },
    { L3_BITMAPf, 21, 43, SOCF_LE },
    { L2_BITMAPf, 21, 22, SOCF_LE },
    { VALIDf, 1, 21, 0 },
    { MODULE_IDf, 7, 14, SOCF_LE },
    { PORT_TGIDf, 6, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_IPMC_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 88, 0 },
    { IPMC_MTU_INDEXf, 3, 85, SOCF_LE },
    { IPMC_TUNNEL_TYPEf, 3, 82, SOCF_LE },
    { L3_BITMAPf, 29, 53, SOCF_LE },
    { L2_BITMAPf, 29, 24, SOCF_LE },
    { VALIDf, 1, 23, 0 },
    { Tf, 1, 22, 0 },
    { MODULE_IDf, 8, 14, SOCF_LE },
    { TGIDf, 7, 8, SOCF_LE },
    { PORT_NUMf, 6, 8, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_L3_IPMC_BCM5695_A0m_fields[] = {
    { L3_BITMAPf, 14, 64, SOCF_LE },
    { L2_BITMAPf, 14, 32, SOCF_LE },
    { COS_DSTf, 3, 13, SOCF_LE },
    { VALIDf, 1, 12, 0 },
    { MODULE_IDf, 6, 6, SOCF_LE },
    { TGID_HIf, 2, 6, SOCF_LE },
    { Tf, 1, 5, 0 },
    { TGID_PORTf, 6, 0, SOCF_LE },
    { TGID_LOf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_IPMC_REMAPm_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 },
    { L3MC_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_LAm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_LPM_HITBITm_fields[] = {
    { PARITYf, 1, 32, 0 },
    { HITBITSf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_L3_MTU_VALUESm_fields[] = {
    { EVEN_PARITYf, 1, 14, 0 },
    { MTU_SIZEf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_N0m_fields[] = {
    { ECCf, 16, 208, SOCF_LE },
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_N1m_fields[] = {
    { ECCf, 7, 56, SOCF_LE },
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_N2m_fields[] = {
    { ECCf, 6, 24, SOCF_LE },
    { PARENT_NODEf, 9, 15, SOCF_LE },
    { FIRST_CHILD_NODEf, 12, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_NGm_fields[] = {
    { ECCf, 6, 13, SOCF_LE },
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_NMm_fields[] = {
    { ECCf, 6, 19, SOCF_LE },
    { BUCKET_TABLE_PTRf, 10, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L3_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_TUNNELm_fields[] = {
    { IINTFf, 12, 128, SOCF_LE },
    { VRFf, 8, 120, SOCF_LE },
    { GRE_TUNNELf, 1, 119, 0 },
    { UDP_TUNNELf, 1, 118, 0 },
    { PIM_RPf, 1, 117, 0 },
    { ALLOWED_PORT_BITMAPf, 14, 103, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 102, 0 },
    { USE_OUTER_HDR_TTLf, 1, 101, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 100, 0 },
    { SUB_TUNNEL_TYPEf, 2, 98, SOCF_LE },
    { TUNNEL_TYPEf, 1, 97, 0 },
    { UDP_SRC_PORTf, 16, 81, SOCF_LE },
    { UDP_DST_PORTf, 16, 65, SOCF_LE },
    { SIPf, 32, 33, SOCF_LE },
    { DIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56218_A0m_fields[] = {
    { USE_TUNNEL_DSCPf, 1, 189, 0 },
    { ALLOWED_PORT_BITMAP_HIf, 22, 167, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 54, 135, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 32, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { VALIDf, 1, 128, 0 },
    { DIP_MASKf, 32, 96, SOCF_LE },
    { SIP_MASKf, 32, 64, SOCF_LE },
    { DIPf, 32, 32, SOCF_LE },
    { SIPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_L3_TUNNEL_BCM56224_A0m_fields[] = {
    { TUNNEL_VRF_IDf, 6, 178, SOCF_LE },
    { IINTFf, 12, 166, SOCF_LE },
    { USE_TUNNEL_DSCPf, 1, 165, 0 },
    { ALLOWED_PORT_BITMAP_LOf, 30, 135, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 30, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { VALIDf, 1, 128, 0 },
    { DIP_MASKf, 32, 96, SOCF_LE },
    { SIP_MASKf, 32, 64, SOCF_LE },
    { DIPf, 32, 32, SOCF_LE },
    { SIPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 198, 0 },
    { RESERVEDf, 5, 193, SOCF_LE|SOCF_RES },
    { TUNNEL_CLASS_IDf, 8, 185, SOCF_LE },
    { L3_IIFf, 13, 172, SOCF_LE },
    { IINTFf, 13, 172, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 30, 142, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 30, 142, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 141, 0 },
    { USE_OUTER_HDR_TTLf, 1, 140, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 139, 0 },
    { TUNNEL_TYPEf, 1, 138, 0 },
    { SUB_TUNNEL_TYPEf, 3, 135, SOCF_LE },
    { PAYLOAD_IPV4f, 1, 136, 0 },
    { PAYLOAD_IPV6f, 1, 135, 0 },
    { GRE_PAYLOAD_IPV4f, 1, 134, 0 },
    { GRE_PAYLOAD_IPV6f, 1, 133, 0 },
    { GRE_TUNNEL_MASKf, 1, 132, 0 },
    { MASKf, 66, 67, SOCF_LE },
    { DIP_MASKf, 32, 100, SOCF_LE },
    { IP_ADDR_MASKf, 64, 68, SOCF_LE },
    { SIP_MASKf, 32, 68, SOCF_LE },
    { MODE_MASKf, 1, 67, 0 },
    { GRE_TUNNELf, 1, 66, 0 },
    { DIPf, 32, 34, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { SIPf, 32, 2, SOCF_LE },
    { MODEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56504_A0m_fields[] = {
    { IINTFf, 12, 164, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 29, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { DIP_MASKf, 32, 97, SOCF_LE },
    { SIP_MASKf, 32, 65, SOCF_LE },
    { DIPf, 32, 33, SOCF_LE },
    { SIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_L3_TUNNEL_BCM56504_B0m_fields[] = {
    { USE_TUNNEL_DSCPf, 1, 176, 0 },
    { IINTFf, 12, 164, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 29, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { DIP_MASKf, 32, 97, SOCF_LE },
    { SIP_MASKf, 32, 65, SOCF_LE },
    { DIPf, 32, 33, SOCF_LE },
    { SIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56514_A0m_fields[] = {
    { TUNNEL_VRF_IDf, 6, 177, SOCF_LE },
    { USE_TUNNEL_DSCPf, 1, 176, 0 },
    { IINTFf, 12, 164, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 29, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { DIP_MASKf, 32, 97, SOCF_LE },
    { SIP_MASKf, 32, 65, SOCF_LE },
    { DIPf, 32, 33, SOCF_LE },
    { SIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56624_A0m_fields[] = {
    { RESERVEDf, 6, 217, SOCF_LE|SOCF_RES },
    { TUNNEL_CLASS_IDf, 8, 209, SOCF_LE },
    { L3_IIFf, 13, 196, SOCF_LE },
    { IINTFf, 13, 196, SOCF_LE },
    { ALLOWED_PORT_BITMAP_HIf, 22, 174, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 54, 142, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 32, 142, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 141, 0 },
    { USE_OUTER_HDR_TTLf, 1, 140, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 139, 0 },
    { TUNNEL_TYPEf, 1, 138, 0 },
    { SUB_TUNNEL_TYPEf, 3, 135, SOCF_LE },
    { PAYLOAD_IPV4f, 1, 136, 0 },
    { PAYLOAD_IPV6f, 1, 135, 0 },
    { GRE_PAYLOAD_IPV4f, 1, 134, 0 },
    { GRE_PAYLOAD_IPV6f, 1, 133, 0 },
    { GRE_TUNNEL_MASKf, 1, 132, 0 },
    { MASKf, 66, 67, SOCF_LE },
    { DIP_MASKf, 32, 100, SOCF_LE },
    { IP_ADDR_MASKf, 64, 68, SOCF_LE },
    { SIP_MASKf, 32, 68, SOCF_LE },
    { MODE_MASKf, 1, 67, 0 },
    { GRE_TUNNELf, 1, 66, 0 },
    { DIPf, 32, 34, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { SIPf, 32, 2, SOCF_LE },
    { MODEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 326, 0 },
    { RESERVEDf, 4, 322, SOCF_LE|SOCF_RES },
    { TUNNEL_IDf, 9, 313, SOCF_LE },
    { CTRL_PKTS_TO_CPUf, 1, 312, 0 },
    { IGNORE_UDP_CHECKSUMf, 1, 311, 0 },
    { REMOTE_TERM_GPPf, 14, 297, SOCF_LE },
    { TUNNEL_CLASS_IDf, 8, 289, SOCF_LE },
    { L3_IIFf, 13, 276, SOCF_LE },
    { IINTFf, 13, 276, SOCF_LE },
    { ALLOWED_PORT_BITMAP_HIf, 22, 254, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 54, 222, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 32, 222, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 221, 0 },
    { USE_OUTER_HDR_TTLf, 1, 220, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 219, 0 },
    { UDP_TUNNEL_TYPEf, 2, 217, SOCF_LE },
    { TUNNEL_TYPEf, 1, 216, 0 },
    { SUB_TUNNEL_TYPEf, 3, 213, SOCF_LE },
    { PAYLOAD_IPV4f, 1, 214, 0 },
    { PAYLOAD_IPV6f, 1, 213, 0 },
    { GRE_PAYLOAD_IPV4f, 1, 212, 0 },
    { GRE_PAYLOAD_IPV6f, 1, 211, 0 },
    { L4_SRC_PORT_MASKf, 16, 195, SOCF_LE },
    { L4_DATA_MASKf, 32, 179, SOCF_LE },
    { MASKf, 105, 106, SOCF_LE },
    { L4_DEST_PORT_MASKf, 16, 179, SOCF_LE },
    { PROTOCOL_MASKf, 8, 171, SOCF_LE },
    { DIP_MASKf, 32, 139, SOCF_LE },
    { IP_ADDR_MASKf, 64, 107, SOCF_LE },
    { SIP_MASKf, 32, 107, SOCF_LE },
    { MODE_MASKf, 1, 106, 0 },
    { L4_SRC_PORTf, 16, 90, SOCF_LE },
    { L4_DATAf, 32, 74, SOCF_LE },
    { L4_DEST_PORTf, 16, 74, SOCF_LE },
    { PROTOCOLf, 8, 66, SOCF_LE },
    { DIPf, 32, 34, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { SIPf, 32, 2, SOCF_LE },
    { MODEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56680_B0)
soc_field_info_t soc_L3_TUNNEL_BCM56680_B0m_fields[] = {
    { RESERVEDf, 6, 217, SOCF_LE|SOCF_RES },
    { TUNNEL_CLASS_IDf, 8, 209, SOCF_LE },
    { L3_IIFf, 13, 196, SOCF_LE },
    { IINTFf, 13, 196, SOCF_LE },
    { ALLOWED_PORT_BITMAP_HIf, 23, 173, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 54, 142, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 32, 142, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 141, 0 },
    { USE_OUTER_HDR_TTLf, 1, 140, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 139, 0 },
    { TUNNEL_TYPEf, 1, 138, 0 },
    { SUB_TUNNEL_TYPEf, 3, 135, SOCF_LE },
    { PAYLOAD_IPV4f, 1, 136, 0 },
    { PAYLOAD_IPV6f, 1, 135, 0 },
    { GRE_PAYLOAD_IPV4f, 1, 134, 0 },
    { GRE_PAYLOAD_IPV6f, 1, 133, 0 },
    { GRE_TUNNEL_MASKf, 1, 132, 0 },
    { MASKf, 66, 67, SOCF_LE },
    { DIP_MASKf, 32, 100, SOCF_LE },
    { IP_ADDR_MASKf, 64, 68, SOCF_LE },
    { SIP_MASKf, 32, 68, SOCF_LE },
    { MODE_MASKf, 1, 67, 0 },
    { GRE_TUNNELf, 1, 66, 0 },
    { DIPf, 32, 34, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { SIPf, 32, 2, SOCF_LE },
    { MODEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56800_A0m_fields[] = {
    { USE_TUNNEL_DSCPf, 1, 168, 0 },
    { IINTFf, 12, 156, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 21, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { DIP_MASKf, 32, 97, SOCF_LE },
    { SIP_MASKf, 32, 65, SOCF_LE },
    { DIPf, 32, 33, SOCF_LE },
    { SIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_L3_TUNNEL_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 8, 196, SOCF_LE },
    { TUNNEL_VRF_OVERRIDEf, 1, 195, 0 },
    { TUNNEL_VRF_IDf, 11, 184, SOCF_LE },
    { USE_TUNNEL_DSCPf, 1, 183, 0 },
    { IINTFf, 12, 171, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 29, 142, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 141, 0 },
    { USE_OUTER_HDR_TTLf, 1, 140, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 139, 0 },
    { TUNNEL_TYPEf, 1, 138, 0 },
    { RESERVEDf, 1, 137, SOCF_RES },
    { SUB_TUNNEL_TYPEf, 3, 135, SOCF_LE },
    { PAYLOAD_IPV4f, 1, 136, 0 },
    { PAYLOAD_IPV6f, 1, 135, 0 },
    { GRE_PAYLOAD_IPV4f, 1, 134, 0 },
    { GRE_PAYLOAD_IPV6f, 1, 133, 0 },
    { GRE_TUNNEL_MASKf, 1, 132, 0 },
    { MASKf, 66, 67, SOCF_LE },
    { DIP_MASKf, 32, 100, SOCF_LE },
    { IP_ADDR_MASKf, 64, 68, SOCF_LE },
    { SIP_MASKf, 32, 68, SOCF_LE },
    { MODE_MASKf, 1, 67, 0 },
    { GRE_TUNNELf, 1, 66, 0 },
    { DIPf, 32, 34, SOCF_LE },
    { IP_ADDRf, 64, 2, SOCF_LE },
    { SIPf, 32, 2, SOCF_LE },
    { MODEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_TUNNEL_DATAm_fields[] = {
    { IINTFf, 12, 31, SOCF_LE },
    { VRFf, 8, 23, SOCF_LE },
    { GRE_TUNNELf, 1, 22, 0 },
    { UDP_TUNNELf, 1, 21, 0 },
    { PIM_RPf, 1, 20, 0 },
    { ALLOWED_PORT_BITMAPf, 14, 6, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 5, 0 },
    { USE_OUTER_HDR_TTLf, 1, 4, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 3, 0 },
    { SUB_TUNNEL_TYPEf, 2, 1, SOCF_LE },
    { TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_L3_TUNNEL_TCAMm_fields[] = {
    { UDP_SRC_PORTf, 16, 81, SOCF_LE },
    { UDP_DST_PORTf, 16, 65, SOCF_LE },
    { SIPf, 32, 33, SOCF_LE },
    { DIPf, 32, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_BKm_fields[] = {
    { ECCf, 7, 46, SOCF_LE },
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_BPm_fields[] = {
    { ECCf, 7, 36, SOCF_LE },
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_FLm_fields[] = {
    { STATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_FSm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_N0m_fields[] = {
    { ECCf, 16, 208, SOCF_LE },
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_N1m_fields[] = {
    { ECCf, 7, 56, SOCF_LE },
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_N2m_fields[] = {
    { ECCf, 6, 23, SOCF_LE },
    { RESERVEDf, 2, 21, SOCF_LE|SOCF_RES },
    { PARENT_NODEf, 8, 13, SOCF_LE },
    { FIRST_CHILD_NODEf, 10, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_NGm_fields[] = {
    { ECCf, 6, 13, SOCF_LE },
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_NMm_fields[] = {
    { ECCf, 6, 19, SOCF_LE },
    { BUCKET_TABLE_PTRf, 10, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L4_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_BKm_fields[] = {
    { ECCf, 7, 46, SOCF_LE },
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_BPm_fields[] = {
    { ECCf, 7, 36, SOCF_LE },
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_FLm_fields[] = {
    { STATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_FSm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_N0m_fields[] = {
    { ECCf, 16, 208, SOCF_LE },
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_N1m_fields[] = {
    { ECCf, 7, 56, SOCF_LE },
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_N2m_fields[] = {
    { PARENT_NODEf, 6, 12, SOCF_LE },
    { FIRST_CHILD_NODEf, 9, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_NGm_fields[] = {
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_NMm_fields[] = {
    { BUCKET_TABLE_PTRf, 8, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L5_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_BKm_fields[] = {
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_BPm_fields[] = {
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_FLm_fields[] = {
    { STATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_FSm_fields[] = {
    { UPDATEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_N0m_fields[] = {
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_N1m_fields[] = {
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_N2m_fields[] = {
    { PARENT_NODEf, 3, 11, SOCF_LE },
    { FIRST_CHILD_NODEf, 8, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_NGm_fields[] = {
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_NMm_fields[] = {
    { BUCKET_TABLE_PTRf, 6, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L6_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_BKm_fields[] = {
    { BUCKETf, 46, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_BPm_fields[] = {
    { SHAPER_RATE_MANTf, 8, 28, SOCF_LE },
    { SHAPER_RATE_EXPf, 4, 24, SOCF_LE },
    { SHAPER_MAXBURST_MANTf, 8, 16, SOCF_LE },
    { SHAPER_MAXBURST_EXPf, 4, 12, SOCF_LE },
    { CREDITOR_RATE_MANTf, 8, 4, SOCF_LE },
    { CREDITOR_RATE_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_N0m_fields[] = {
    { CURRENT_CSf, 1, 207, 0 },
    { CURRENT_CHILDf, 3, 204, SOCF_LE },
    { CURRENT_PRIf, 4, 200, SOCF_LE },
    { CHILD_CREDITOR_STATEf, 8, 192, SOCF_LE },
    { CHILD_ALLOWANCE7f, 20, 172, SOCF_LE },
    { CHILD_ALLOWANCE6f, 20, 152, SOCF_LE },
    { CHILD_ALLOWANCE5f, 20, 132, SOCF_LE },
    { CHILD_ALLOWANCE4f, 20, 112, SOCF_LE },
    { CHILD_ALLOWANCE3f, 20, 92, SOCF_LE },
    { CHILD_ALLOWANCE2f, 20, 72, SOCF_LE },
    { CHILD_ALLOWANCE1f, 20, 52, SOCF_LE },
    { CHILD_ALLOWANCE0f, 20, 32, SOCF_LE },
    { CHILD_PRI7f, 4, 28, SOCF_LE },
    { CHILD_PRI6f, 4, 24, SOCF_LE },
    { CHILD_PRI5f, 4, 20, SOCF_LE },
    { CHILD_PRI4f, 4, 16, SOCF_LE },
    { CHILD_PRI3f, 4, 12, SOCF_LE },
    { CHILD_PRI2f, 4, 8, SOCF_LE },
    { CHILD_PRI1f, 4, 4, SOCF_LE },
    { CHILD_PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_N1m_fields[] = {
    { CHILD_WEIGHT7f, 7, 49, SOCF_LE },
    { CHILD_WEIGHT6f, 7, 42, SOCF_LE },
    { CHILD_WEIGHT5f, 7, 35, SOCF_LE },
    { CHILD_WEIGHT4f, 7, 28, SOCF_LE },
    { CHILD_WEIGHT3f, 7, 21, SOCF_LE },
    { CHILD_WEIGHT2f, 7, 14, SOCF_LE },
    { CHILD_WEIGHT1f, 7, 7, SOCF_LE },
    { CHILD_WEIGHT0f, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_N2m_fields[] = {
    { FIRST_CHILD_NODEf, 6, 3, SOCF_LE },
    { LAST_CHILD_OFFSETf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_NGm_fields[] = {
    { MULTI_USEf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_NMm_fields[] = {
    { BUCKET_TABLE_PTRf, 3, 9, SOCF_LE },
    { BUCKET_TYPEf, 2, 7, SOCF_LE },
    { NODE_TYPEf, 2, 5, SOCF_LE },
    { NODE_PROFILE_PTRf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_L7_NPm_fields[] = {
    { CREDITOR_STATE_MAPf, 3, 60, SOCF_LE },
    { ADOPT_PRI_MAPf, 16, 44, SOCF_LE },
    { PRI2f, 4, 40, SOCF_LE },
    { PRI1f, 4, 36, SOCF_LE },
    { PRI0f, 4, 32, SOCF_LE },
    { MULT2f, 16, 16, SOCF_LE },
    { MULT1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_LAST_SENTm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { LS_PRIORITYf, 4, 4, SOCF_LE },
    { LS_NEXTPRIORITYf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_LEAFNODE_TO_QUEUEm_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCf, 5, 14, SOCF_LE },
    { LN2Q_BASE_QUEUEf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_LF_QDm_fields[] = {
    { ECCf, 7, 37, SOCF_LE },
    { SPAREf, 1, 36, 0 },
    { DESTINATION3f, 9, 27, SOCF_LE },
    { DESTINATION2f, 9, 18, SOCF_LE },
    { DESTINATION1f, 9, 9, SOCF_LE },
    { DESTINATION0f, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_LF_QPm_fields[] = {
    { ECCf, 6, 20, SOCF_LE },
    { CREDITOR_STATE3f, 1, 19, 0 },
    { PRI3f, 4, 15, SOCF_LE },
    { CREDITOR_STATE2f, 1, 14, 0 },
    { PRI2f, 4, 10, SOCF_LE },
    { CREDITOR_STATE1f, 1, 9, 0 },
    { PRI1f, 4, 5, SOCF_LE },
    { CREDITOR_STATE0f, 1, 4, 0 },
    { PRI0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_LLA_TRANSm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { LLA_OFFSETf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_LMEPm_fields[] = {
    { EVEN_PARITYf, 1, 503, 0 },
    { MAID_INDEXf, 9, 494, SOCF_LE },
    { SAf, 48, 446, SOCF_LE },
    { MAC_ADDRf, 48, 446, SOCF_LE },
    { MDLf, 3, 443, SOCF_LE },
    { MEPIDf, 16, 427, SOCF_LE },
    { PRIORITYf, 3, 424, SOCF_LE },
    { VLANf, 16, 411, SOCF_LE },
    { CFIf, 1, 423, 0 },
    { VLAN_IDf, 12, 411, SOCF_LE },
    { CCMf, 3, 408, SOCF_LE },
    { RESERVEDf, 1, 407, SOCF_RES },
    { DESTf, 13, 394, SOCF_LE },
    { MH_OPCODEf, 3, 391, SOCF_LE },
    { INT_PRIf, 4, 387, SOCF_LE },
    { INSERT_TLVf, 1, 386, 0 },
    { PORT_TLVf, 1, 385, 0 },
    { INTERFACE_TLVf, 1, 384, 0 },
    { MAIDf, 384, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_LMEP_1m_fields[] = {
    { MAC_ADDRf, 48, 0, SOCF_LE },
    { MACDAf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_LMEP_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 503, 0 },
    { MAID_INDEXf, 9, 494, SOCF_LE },
    { SAf, 48, 446, SOCF_LE },
    { MDLf, 3, 443, SOCF_LE },
    { MEPIDf, 16, 427, SOCF_LE },
    { PRIORITYf, 3, 424, SOCF_LE },
    { VLANf, 16, 411, SOCF_LE },
    { CFIf, 1, 423, 0 },
    { VLAN_IDf, 12, 411, SOCF_LE },
    { CCMf, 3, 408, SOCF_LE },
    { RESERVEDf, 1, 407, SOCF_RES },
    { DESTf, 13, 394, SOCF_LE },
    { MH_OPCODEf, 3, 391, SOCF_LE },
    { INT_PRIf, 4, 387, SOCF_LE },
    { INSERT_TLVf, 1, 386, 0 },
    { PORT_TLVf, 1, 385, 0 },
    { INTERFACE_TLVf, 1, 384, 0 },
    { MAIDf, 384, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_LPORT_TABm_fields[] = {
    { RESERVEDf, 2, 66, SOCF_LE|SOCF_RES },
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 64, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 63, 0 },
    { PORT_BRIDGEf, 1, 62, 0 },
    { VLAN_PRECEDENCEf, 1, 61, 0 },
    { OUTER_TPIDf, 16, 45, SOCF_LE },
    { MY_MODIDf, 6, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_LPORT_TAB_BCM56334_A0m_fields[] = {
    { RESERVED_2f, 18, 196, SOCF_LE|SOCF_RES },
    { OAM_ENABLEf, 1, 195, 0 },
    { VLAN_PROTOCOL_DATA_INDEXf, 5, 190, SOCF_LE },
    { FP_PORT_FIELD_SEL_INDEXf, 7, 183, SOCF_LE|SOCF_RES },
    { USE_PORT_TABLE_GROUP_IDf, 1, 182, 0 },
    { IEEE_802_1AS_ENABLEf, 1, 181, 0 },
    { TRUST_DOT1P_PTRf, 6, 175, SOCF_LE },
    { RESERVED_1f, 6, 169, SOCF_LE|SOCF_RES },
    { CML_BMAC_MOVEf, 2, 167, SOCF_LE },
    { CML_BMAC_NEWf, 2, 165, SOCF_LE },
    { MIM_MC_TERM_ENABLEf, 1, 164, 0 },
    { MIM_TERM_ENABLEf, 1, 163, 0 },
    { USE_IVID_AS_OVIDf, 1, 162, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 161, 0 },
    { REMOTE_CPU_ENf, 1, 160, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 159, 0 },
    { PORT_OPERATIONf, 3, 156, SOCF_LE },
    { MPLS_ENABLEf, 1, 155, 0 },
    { CFI_1_MAPPINGf, 1, 154, 0 },
    { CFI_0_MAPPINGf, 1, 153, 0 },
    { PRI_MAPPINGf, 24, 129, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 125, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 121, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 120, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 119, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 118, 0 },
    { VT_KEY_TYPE_2f, 3, 115, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 114, 0 },
    { VT_KEY_TYPEf, 3, 111, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 110, 0 },
    { IVIDf, 12, 98, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 92, SOCF_LE },
    { PVLAN_ENABLEf, 1, 91, 0 },
    { USE_INCOMING_DOT1Pf, 1, 90, 0 },
    { OUTER_TPID_VERIFYf, 1, 89, 0 },
    { OUTER_TPID_ENABLEf, 4, 85, SOCF_LE },
    { USE_INNER_PRIf, 1, 84, 0 },
    { CFI_AS_CNGf, 4, 80, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 79, 0 },
    { URPF_MODEf, 2, 77, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 69, SOCF_LE },
    { VFP_ENABLEf, 1, 68, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 67, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 66, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 62, 0 },
    { RTAG7_PORT_LBNf, 4, 58, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 57, 0 },
    { ALLOW_SRC_MODf, 1, 56, 0 },
    { HIGIG2f, 1, 55, 0 },
    { RESERVED_0f, 2, 53, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_IDf, 1, 52, 0 },
    { HIGIG_TRUNKf, 1, 51, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 50, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 49, 0 },
    { PORT_BRIDGEf, 1, 48, 0 },
    { VLAN_PRECEDENCEf, 1, 47, 0 },
    { MY_MODIDf, 7, 40, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 39, 0 },
    { DUAL_MODID_ENABLEf, 1, 38, 0 },
    { PORT_TYPEf, 2, 36, SOCF_LE },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_LPORT_TAB_BCM56514_A0m_fields[] = {
    { RESERVEDf, 24, 80, SOCF_LE|SOCF_RES },
    { USE_INCOMING_DOT1Pf, 1, 79, 0 },
    { OUTER_TPID_VERIFYf, 1, 78, 0 },
    { OUTER_TPID_ENABLEf, 4, 74, SOCF_LE },
    { USE_INNER_PRIf, 1, 73, 0 },
    { CFI_AS_CNGf, 4, 69, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 68, 0 },
    { URPF_MODEf, 2, 66, SOCF_LE },
    { MODPORT_MAP_SELf, 1, 65, 0 },
    { VRF_PORT_ENABLEf, 1, 64, 0 },
    { VRF_IDf, 6, 58, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 4, 54, SOCF_LE },
    { VFP_ENABLEf, 1, 53, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 52, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 51, 0 },
    { LOCAL_SW_DISABLEf, 1, 50, 0 },
    { ALLOW_SRC_MODf, 1, 49, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 48, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 47, 0 },
    { PORT_BRIDGEf, 1, 46, 0 },
    { VLAN_PRECEDENCEf, 1, 45, 0 },
    { MY_MODIDf, 6, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_LPORT_TAB_BCM56624_A0m_fields[] = {
    { RESERVEDf, 7, 161, SOCF_LE|SOCF_RES },
    { USE_IVID_AS_OVIDf, 1, 160, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 159, 0 },
    { REMOTE_CPU_ENf, 1, 158, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 157, 0 },
    { PORT_OPERATIONf, 2, 155, SOCF_LE },
    { MPLS_ENABLEf, 1, 154, 0 },
    { CFI_1_MAPPINGf, 1, 153, 0 },
    { CFI_0_MAPPINGf, 1, 152, 0 },
    { PRI_MAPPINGf, 24, 128, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 124, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 120, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 119, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 118, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 117, 0 },
    { VT_KEY_TYPE_2f, 3, 114, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 113, 0 },
    { VT_KEY_TYPEf, 3, 110, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 109, 0 },
    { IVIDf, 12, 97, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 91, SOCF_LE },
    { PVLAN_ENABLEf, 1, 90, 0 },
    { USE_INCOMING_DOT1Pf, 1, 89, 0 },
    { OUTER_TPID_VERIFYf, 1, 88, 0 },
    { OUTER_TPID_ENABLEf, 4, 84, SOCF_LE },
    { USE_INNER_PRIf, 1, 83, 0 },
    { CFI_AS_CNGf, 4, 79, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 78, 0 },
    { URPF_MODEf, 2, 76, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 68, SOCF_LE },
    { VFP_ENABLEf, 1, 67, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 66, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 62, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 61, 0 },
    { RTAG7_PORT_LBNf, 4, 57, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 56, 0 },
    { ALLOW_SRC_MODf, 1, 55, 0 },
    { HIGIG2f, 1, 54, 0 },
    { HIGIG_TRUNK_IDf, 3, 51, SOCF_LE },
    { HIGIG_TRUNKf, 1, 50, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 49, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 48, 0 },
    { PORT_BRIDGEf, 1, 47, 0 },
    { VLAN_PRECEDENCEf, 1, 46, 0 },
    { MY_MODIDf, 7, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { DUAL_MODID_ENABLEf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_LPORT_TAB_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 236, 0 },
    { ECCPf, 9, 228, SOCF_LE },
    { ECCf, 8, 228, SOCF_LE },
    { RESERVEDf, 2, 226, SOCF_LE|SOCF_RES },
    { OAM_ENABLEf, 1, 225, 0 },
    { VLAN_PROTOCOL_DATA_INDEXf, 7, 218, SOCF_LE },
    { FP_PORT_FIELD_SEL_INDEXf, 7, 211, SOCF_LE },
    { USE_PORT_TABLE_GROUP_IDf, 1, 210, 0 },
    { IEEE_802_1AS_ENABLEf, 1, 209, 0 },
    { IPFIX_FLOW_METER_IDf, 7, 202, SOCF_LE },
    { VINTF_CTR_IDXf, 13, 189, SOCF_LE },
    { TRUST_DOT1P_PTRf, 6, 183, SOCF_LE },
    { PROTOCOL_PKT_INDEXf, 6, 177, SOCF_LE },
    { CML_BMAC_MOVEf, 2, 175, SOCF_LE },
    { CML_BMAC_NEWf, 2, 173, SOCF_LE },
    { MIM_MC_TERM_ENABLEf, 1, 172, 0 },
    { MIM_TERM_ENABLEf, 1, 171, 0 },
    { USE_IVID_AS_OVIDf, 1, 170, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 169, 0 },
    { REMOTE_CPU_ENf, 1, 168, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 167, 0 },
    { PORT_OPERATIONf, 3, 164, SOCF_LE },
    { MPLS_ENABLEf, 1, 163, 0 },
    { CFI_1_MAPPINGf, 1, 162, 0 },
    { CFI_0_MAPPINGf, 1, 161, 0 },
    { PRI_MAPPINGf, 24, 137, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 133, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 129, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 128, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 127, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 126, 0 },
    { VT_KEY_TYPE_2f, 3, 123, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 122, 0 },
    { VT_KEY_TYPEf, 3, 119, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 118, 0 },
    { IVIDf, 12, 106, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 100, SOCF_LE },
    { PVLAN_ENABLEf, 1, 99, 0 },
    { USE_INCOMING_DOT1Pf, 1, 98, 0 },
    { OUTER_TPID_VERIFYf, 1, 97, 0 },
    { OUTER_TPID_ENABLEf, 4, 93, SOCF_LE },
    { USE_INNER_PRIf, 1, 92, 0 },
    { CFI_AS_CNGf, 4, 88, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 87, 0 },
    { URPF_MODEf, 2, 85, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 77, SOCF_LE },
    { VFP_ENABLEf, 1, 76, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 75, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 74, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 73, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 72, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 71, 0 },
    { RTAG7_PORT_LBNf, 4, 67, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 66, 0 },
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { HIGIG2f, 1, 64, 0 },
    { HIGIG_TRUNK_IDf, 4, 60, SOCF_LE },
    { HIGIG_TRUNKf, 1, 59, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 58, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 57, 0 },
    { PORT_BRIDGEf, 1, 56, 0 },
    { VLAN_PRECEDENCEf, 1, 55, 0 },
    { MY_MODIDf, 7, 48, SOCF_LE },
    { SRC_SYS_PORT_IDf, 6, 42, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 41, 0 },
    { DUAL_MODID_ENABLEf, 1, 40, 0 },
    { PORT_TYPEf, 2, 38, SOCF_LE },
    { PORT_VIDf, 12, 26, SOCF_LE },
    { OVIDf, 12, 26, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 25, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 24, 0 },
    { PASS_CONTROL_FRAMESf, 1, 23, 0 },
    { PORT_DIS_UNTAGf, 1, 22, 0 },
    { PORT_DIS_TAGf, 1, 21, 0 },
    { DROP_BPDUf, 1, 20, 0 },
    { V4L3_ENABLEf, 1, 19, 0 },
    { V6L3_ENABLEf, 1, 18, 0 },
    { V4IPMC_L2_ENABLEf, 1, 17, 0 },
    { V6IPMC_L2_ENABLEf, 1, 16, 0 },
    { V4IPMC_ENABLEf, 1, 15, 0 },
    { V6IPMC_ENABLEf, 1, 14, 0 },
    { IPMC_DO_VLANf, 1, 13, 0 },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { MIRRORf, 4, 6, SOCF_LE },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_LPORT_TAB_BCM56820_A0m_fields[] = {
    { USE_IVID_AS_OVIDf, 1, 170, 0 },
    { DISABLE_STATIC_MOVE_DROPf, 1, 169, 0 },
    { REMOTE_CPU_ENf, 1, 168, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 167, 0 },
    { CFI_1_MAPPINGf, 1, 165, 0 },
    { CFI_0_MAPPINGf, 1, 164, 0 },
    { PRI_MAPPINGf, 24, 140, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 136, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 132, SOCF_LE },
    { CLASS_BASED_SM_ENABLEf, 1, 131, 0 },
    { MH_INGRESS_TAGGED_SELf, 1, 130, 0 },
    { VT_KEY_TYPE_2_USE_GLPf, 1, 129, 0 },
    { VT_KEY_TYPE_2f, 3, 126, SOCF_LE },
    { VT_KEY_TYPE_USE_GLPf, 1, 125, 0 },
    { VT_KEY_TYPEf, 3, 122, SOCF_LE },
    { TRUST_INCOMING_VIDf, 1, 121, 0 },
    { IVIDf, 12, 109, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 103, SOCF_LE },
    { PVLAN_ENABLEf, 1, 102, 0 },
    { USE_INCOMING_DOT1Pf, 1, 101, 0 },
    { OUTER_TPID_VERIFYf, 1, 100, 0 },
    { OUTER_TPID_ENABLEf, 4, 96, SOCF_LE },
    { USE_INNER_PRIf, 1, 95, 0 },
    { CFI_AS_CNGf, 4, 91, SOCF_LE },
    { URPF_DEFAULTROUTECHECKf, 1, 90, 0 },
    { URPF_MODEf, 2, 88, SOCF_LE },
    { VRF_PORT_ENABLEf, 1, 87, 0 },
    { VRF_IDf, 11, 76, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 68, SOCF_LE },
    { VFP_ENABLEf, 1, 67, 0 },
    { FP_PORT_SELECT_TYPEf, 1, 66, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 65, 0 },
    { RTAG7_HASH_CFG_SEL_LBIDf, 1, 64, 0 },
    { RTAG7_HASH_CFG_SEL_ECMPf, 1, 63, 0 },
    { RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf, 1, 62, 0 },
    { RTAG7_HASH_CFG_SEL_TRUNKf, 1, 61, 0 },
    { RTAG7_PORT_LBNf, 4, 57, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 56, 0 },
    { ALLOW_SRC_MODf, 1, 55, 0 },
    { HIGIG2f, 1, 54, 0 },
    { HIGIG_TRUNK_IDf, 3, 51, SOCF_LE },
    { HIGIG_TRUNKf, 1, 50, 0 },
    { IGNORE_IPMC_L3_BITMAPf, 1, 49, 0 },
    { IGNORE_IPMC_L2_BITMAPf, 1, 48, 0 },
    { PORT_BRIDGEf, 1, 47, 0 },
    { VLAN_PRECEDENCEf, 1, 46, 0 },
    { MY_MODIDf, 8, 38, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { OVIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { V4IPMC_L2_ENABLEf, 1, 15, 0 },
    { V6IPMC_L2_ENABLEf, 1, 14, 0 },
    { V4IPMC_ENABLEf, 1, 13, 0 },
    { V6IPMC_ENABLEf, 1, 12, 0 },
    { IPMC_DO_VLANf, 1, 11, 0 },
    { PORT_PRIf, 3, 8, SOCF_LE },
    { MIRROR1f, 1, 7, 0 },
    { MIRROR0f, 1, 6, 0 },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { VT_ENABLEf, 1, 2, 0 },
    { VT_MISS_DROPf, 1, 1, 0 },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MAC_BLOCKm_fields[] = {
    { MAC_BLOCK_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MAC_BLOCK_BCM53314_A0m_fields[] = {
    { MAC_BLOCK_MASK_LOf, 25, 0, SOCF_LE },
    { MAC_BLOCK_MASKf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MAC_BLOCK_BCM56218_A0m_fields[] = {
    { MAC_BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { MAC_BLOCK_MASKf, 54, 0, SOCF_LE },
    { MAC_BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0)
soc_field_info_t soc_MAC_BLOCK_BCM56224_A0m_fields[] = {
    { MAC_BLOCK_MASK_LOf, 30, 0, SOCF_LE },
    { MAC_BLOCK_MASKf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MAC_BLOCK_BCM56504_A0m_fields[] = {
    { MAC_BLOCK_MASKf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MAC_BLOCK_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { MAC_BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { MAC_BLOCK_MASKf, 54, 0, SOCF_LE },
    { MAC_BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MAC_BLOCK_BCM5665_A0m_fields[] = {
    { MAC_BLOCK_MASK_M1f, 25, 32, SOCF_LE },
    { MAC_BLOCK_MASK_M0f, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MAC_BLOCK_BCM5673_A0m_fields[] = {
    { MAC_BLOCK_MASKf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MAC_BLOCK_BCM56800_A0m_fields[] = {
    { MAC_BLOCK_MASKf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MAC_LIMIT_PORT_MAP_TABLEm_fields[] = {
    { INDEXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MAID_REDUCTIONm_fields[] = {
    { EVEN_PARITYf, 1, 35, 0 },
    { REDUCED_MAIDf, 32, 3, SOCF_LE },
    { COPY_TO_CPUf, 1, 2, 0 },
    { SW_RDIf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MA_INDEXm_fields[] = {
    { EVEN_PARITYf, 1, 18, 0 },
    { DGLPf, 14, 4, SOCF_LE },
    { MA_PTRf, 9, 4, SOCF_LE },
    { INT_PRIf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_MA_STATEm_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { VALIDf, 1, 89, 0 },
    { LOWESTALARMPRIf, 3, 86, SOCF_LE },
    { CURRENT_XCON_CCM_DEFECTf, 1, 85, 0 },
    { CURRENT_ERROR_CCM_DEFECTf, 1, 84, 0 },
    { CURRENT_SOME_RMEP_CCM_DEFECTf, 1, 83, 0 },
    { CURRENT_SOME_RDI_DEFECTf, 1, 82, 0 },
    { STICKY_XCON_CCM_DEFECTf, 1, 81, 0 },
    { STICKY_ERROR_CCM_DEFECTf, 1, 80, 0 },
    { STICKY_SOME_RMEP_CCM_DEFECTf, 1, 79, 0 },
    { STICKY_SOME_RDI_DEFECTf, 1, 78, 0 },
    { XCON_CCM_DEFECT_TIMESTAMPf, 24, 54, SOCF_LE },
    { XCON_CCM_DEFECT_RECEIVE_CCMf, 3, 51, SOCF_LE },
    { ERROR_CCM_DEFECT_TIMESTAMPf, 24, 27, SOCF_LE },
    { ERROR_CCM_DEFECT_RECEIVE_CCMf, 3, 24, SOCF_LE },
    { SOME_RMEP_CCM_DEFECT_COUNTERf, 12, 12, SOCF_LE },
    { SOME_RDI_DEFECT_COUNTERf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MCU_CHANNEL3_DATAm_fields[] = {
    { MEMORY_CELL_DATAf, 640, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_EGR_MODMAPm_fields[] = {
    { PARITYf, 1, 11, SOCF_RES },
    { MODf, 6, 5, SOCF_LE },
    { PORT_OFFf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_INGBUFm_fields[] = {
    { PARITYf, 1, 69, SOCF_RES },
    { FRXERRORf, 1, 68, 0 },
    { FRXENDf, 1, 67, 0 },
    { FRXDVf, 3, 64, SOCF_LE },
    { FRXDf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_INGBUF_BCM5675_A0m_fields[] = {
    { PARITYf, 1, 69, SOCF_RES },
    { FRXERRORf, 1, 68, 0 },
    { FRXENDf, 1, 67, 0 },
    { FRXDVf, 3, 64, SOCF_LE },
    { FRXDf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_ING_MODMAPm_fields[] = {
    { PARITYf, 1, 63, SOCF_RES },
    { MOD_Af, 7, 56, SOCF_LE },
    { MOD_Bf, 7, 49, SOCF_LE },
    { MOD_Cf, 7, 42, SOCF_LE },
    { MOD_Df, 7, 35, SOCF_LE },
    { PORTOFF_Af, 5, 30, SOCF_LE },
    { PORTOFF_Bf, 5, 25, SOCF_LE },
    { PORTOFF_Cf, 5, 20, SOCF_LE },
    { PORTOFF_Df, 5, 15, SOCF_LE },
    { THRESH_Af, 5, 10, SOCF_LE },
    { THRESH_Bf, 5, 5, SOCF_LE },
    { THRESH_Cf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_ING_SRCMODBLKm_fields[] = {
    { PARITYf, 1, 9, SOCF_RES },
    { BITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_IPMCm_fields[] = {
    { PARITYf, 1, 13, SOCF_RES },
    { TRUNK3_OVER_IPMCf, 1, 12, 0 },
    { TRUNK2_OVER_IPMCf, 1, 11, 0 },
    { TRUNK1_OVER_IPMCf, 1, 10, 0 },
    { TRUNK0_OVER_IPMCf, 1, 9, 0 },
    { IPMCBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_LLAm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { NEXTPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_LLA_BCM5675_A0m_fields[] = {
    { REFPARITYf, 1, 19, 0 },
    { REFMULTICOSf, 1, 18, 0 },
    { REFCOUNTf, 2, 16, SOCF_LE },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 12, 0 },
    { NEXTPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_MCm_fields[] = {
    { PARITYf, 1, 18, SOCF_RES },
    { IPMCBITMAPf, 9, 9, SOCF_LE },
    { MCBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_MC_BCM5675_A0m_fields[] = {
    { PARITYf, 1, 13, SOCF_RES },
    { TRUNK3_OVER_MCf, 1, 12, 0 },
    { TRUNK2_OVER_MCf, 1, 11, 0 },
    { TRUNK1_OVER_MCf, 1, 10, 0 },
    { TRUNK0_OVER_MCf, 1, 9, 0 },
    { MCBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_PPm_fields[] = {
    { SYND3f, 9, 667, SOCF_LE },
    { WORD3f, 160, 507, SOCF_LE },
    { SYND2f, 9, 498, SOCF_LE },
    { WORD2f, 160, 338, SOCF_LE },
    { SYND1f, 9, 329, SOCF_LE },
    { WORD1f, 160, 169, SOCF_LE },
    { SYND0f, 9, 160, SOCF_LE },
    { WORD0f, 160, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_PP_BCM5675_A0m_fields[] = {
    { SYND3f, 9, 667, SOCF_LE },
    { WORD3f, 160, 507, SOCF_LE },
    { SYND2f, 9, 498, SOCF_LE },
    { WORD2f, 160, 338, SOCF_LE },
    { SYND1f, 9, 329, SOCF_LE },
    { WORD1f, 160, 169, SOCF_LE },
    { SYND0f, 9, 160, SOCF_LE },
    { WORD0f, 160, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_TRUNK_PORT_POOLm_fields[] = {
    { PORT_NO_3f, 4, 12, SOCF_LE },
    { PORT_NO_2f, 4, 8, SOCF_LE },
    { PORT_NO_1f, 4, 4, SOCF_LE },
    { PORT_NO_0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_UCm_fields[] = {
    { UCBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_UC_BCM5675_A0m_fields[] = {
    { PARITYf, 1, 13, SOCF_RES },
    { TRUNK3_OVER_UCf, 1, 12, 0 },
    { TRUNK2_OVER_UCf, 1, 11, 0 },
    { TRUNK1_OVER_UCf, 1, 10, 0 },
    { TRUNK0_OVER_UCf, 1, 9, 0 },
    { UCBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_VIDm_fields[] = {
    { PARITYf, 1, 9, SOCF_RES },
    { VIDBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_VID_BCM5675_A0m_fields[] = {
    { PARITYf, 1, 13, SOCF_RES },
    { TRUNK3_OVER_VIDf, 1, 12, 0 },
    { TRUNK2_OVER_VIDf, 1, 11, 0 },
    { TRUNK1_OVER_VIDf, 1, 10, 0 },
    { TRUNK0_OVER_VIDf, 1, 9, 0 },
    { VIDBITMAPf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_XQm_fields[] = {
    { PARITYf, 1, 63, 0 },
    { TICKf, 3, 48, SOCF_LE },
    { OFFSETf, 4, 32, SOCF_LE },
    { SIZEf, 14, 16, SOCF_LE },
    { PORTf, 4, 12, SOCF_LE },
    { PKTPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_XQ_BCM5675_A0m_fields[] = {
    { PARITY_XQf, 1, 63, 0 },
    { PARITY_XQTf, 1, 62, 0 },
    { TICKf, 3, 48, SOCF_LE },
    { MIRROR_ENf, 1, 37, 0 },
    { SWITCH_ENf, 1, 36, 0 },
    { OFFSETf, 4, 32, SOCF_LE },
    { SIZEf, 14, 16, SOCF_LE },
    { PORTNUMf, 4, 12, SOCF_LE },
    { PKTPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5670_A0)
soc_field_info_t soc_MEM_XQ_PTRSm_fields[] = {
    { WRPTRWRAPf, 1, 27, 0 },
    { WRPTRf, 11, 16, SOCF_LE },
    { RDPTRWRAPf, 1, 11, 0 },
    { RDPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5675_A0)
soc_field_info_t soc_MEM_XQ_PTRS_BCM5675_A0m_fields[] = {
    { WRPTRWRAPf, 1, 27, 0 },
    { WRPTRf, 11, 16, SOCF_LE },
    { RDPTRWRAPf, 1, 11, 0 },
    { RDPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMU_AGING_CTRm_fields[] = {
    { AGING_CTRf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_AGING_CTR_BCM56800_A0m_fields[] = {
    { PARITYf, 1, 24, 0 },
    { AGING_CTRf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMU_AGING_EXPm_fields[] = {
    { AGING_EXPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_AGING_EXP_BCM56800_A0m_fields[] = {
    { PARITYf, 1, 8, 0 },
    { AGING_EXPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_MMU_CBPCELLHEADERm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { RESERVED_BIT_4f, 1, 34, SOCF_RES },
    { RESERVED_BIT_3f, 1, 33, SOCF_RES },
    { RESERVED_BIT_2f, 1, 32, SOCF_RES },
    { CELL_CRC_SUMf, 16, 16, SOCF_LE },
    { NEXT_CELL_PTRf, 14, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM53314_A0m_fields[] = {
    { PARITYf, 1, 34, 0 },
    { MC_FLAGf, 1, 33, 0 },
    { PBI_RESERVED_BIT_2f, 1, 32, SOCF_RES },
    { CNGf, 2, 30, SOCF_LE },
    { CELL_CRC_SUMf, 16, 14, SOCF_LE },
    { NEXT_CELL_PTRf, 12, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56224_A0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56218_A0m_fields[] = {
    { PARITYf, 1, 35, 0 },
    { PBI_RESERVED_BIT_2f, 1, 34, SOCF_RES },
    { CNGf, 2, 32, SOCF_LE },
    { CELL_CRC_SUMf, 16, 16, SOCF_LE },
    { NEXT_CELL_PTRf, 14, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_B0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56224_B0m_fields[] = {
    { PARITYf, 1, 36, 0 },
    { MC_FLAGf, 1, 35, 0 },
    { PBI_RESERVED_BIT_2f, 1, 34, SOCF_RES },
    { CNGf, 2, 32, SOCF_LE },
    { CELL_CRC_SUMf, 16, 16, SOCF_LE },
    { NEXT_CELL_PTRf, 14, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56504_B0m_fields[] = {
    { PARITYf, 1, 35, 0 },
    { RESERVED_BIT_4f, 1, 34, SOCF_RES },
    { CNGf, 2, 32, SOCF_LE },
    { CELL_CRC_SUMf, 16, 16, SOCF_LE },
    { NEXT_CELL_PTRf, 14, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 5, 0 },
    { ECCPf, 4, 2, SOCF_LE },
    { ECCf, 3, 2, SOCF_LE },
    { SHARED_CELLf, 1, 1, 0 },
    { DATAf, 2, 0, SOCF_LE },
    { END_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56800_A0m_fields[] = {
    { PARITYf, 1, 15, 0 },
    { ECCPf, 5, 11, SOCF_LE },
    { ECCf, 4, 11, SOCF_LE },
    { SHARED_CELLf, 1, 10, 0 },
    { DATAf, 11, 0, SOCF_LE },
    { END_CELLf, 1, 9, 0 },
    { PURGE_CELLf, 1, 8, 0 },
    { CELL_LENGTHf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPCELLHEADER_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 6, 0 },
    { ECCPf, 4, 3, SOCF_LE },
    { ECCf, 3, 3, SOCF_LE },
    { SHARED_CELLf, 1, 2, 0 },
    { DATAf, 3, 0, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CBPDATA0m_fields[] = {
    { CBPDATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_CBPDATA0_BCM56218_A0m_fields[] = {
    { CBPDATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPDATA0_BCM56624_A0m_fields[] = {
    { CBPDATAf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPDATA0_BCM56800_A0m_fields[] = {
    { CBPDATAf, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0m_fields[] = {
    { PARITY_0f, 1, 38, 0 },
    { RESERVED_BIT_1f, 1, 37, SOCF_RES },
    { RESERVED_BIT_0f, 1, 36, SOCF_RES },
    { DSCPf, 6, 30, SOCF_LE },
    { NHOP_INDEXf, 13, 17, SOCF_LE },
    { SRC_MODIDf, 6, 11, SOCF_LE },
    { SRC_PORT_NUMf, 5, 6, SOCF_LE },
    { SRC_PORT_TGIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1m_fields[] = {
    { PARITY_1f, 1, 38, 0 },
    { USE_OUTER_HDR_TTLf, 1, 37, SOCF_RES },
    { COPY_COUNTf, 5, 32, SOCF_LE },
    { L3UCf, 1, 31, 0 },
    { BPDUf, 1, 30, 0 },
    { DECAP_IPTUNNELf, 1, 29, 0 },
    { DST_MODIDf, 6, 23, SOCF_LE },
    { DST_PORTf, 5, 18, SOCF_LE },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER2m_fields[] = {
    { PARITYf, 1, 14, 0 },
    { PKT_LENGTHf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_BCM53314_A0m_fields[] = {
    { PARITY_0f, 1, 33, 0 },
    { L3UCf, 1, 32, 0 },
    { COPY_COUNTf, 6, 26, SOCF_LE },
    { DSCPf, 6, 20, SOCF_LE },
    { NHOP_INDEXf, 6, 14, SOCF_LE },
    { SRC_PORT_NUMf, 6, 8, SOCF_LE },
    { PBI_RESERVED_BIT_0f, 7, 1, SOCF_LE },
    { EAV_DATA_PKTf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_BCM56218_A0m_fields[] = {
    { PARITY_0f, 1, 38, 0 },
    { RESERVEDf, 1, 37, SOCF_RES },
    { DSCPf, 6, 31, SOCF_LE },
    { NHOP_INDEXf, 13, 18, SOCF_LE },
    { HG2_FRC_RESERVEDf, 6, 12, SOCF_LE },
    { SRC_PORT_NUMf, 6, 6, SOCF_LE },
    { PBI_RESERVED_BIT_0f, 1, 5, 0 },
    { SRC_HIGIGf, 1, 4, 0 },
    { MH_PRIORITYf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_BCM56224_A0m_fields[] = {
    { PARITY_0f, 1, 46, 0 },
    { USE_OUTER_HDR_TTLf, 1, 45, 0 },
    { COPY_COUNTf, 6, 39, SOCF_LE },
    { L3UCf, 1, 38, 0 },
    { RESERVEDf, 1, 37, SOCF_RES },
    { DSCPf, 6, 31, SOCF_LE },
    { NHOP_INDEXf, 13, 18, SOCF_LE },
    { HG2_FRC_RESERVEDf, 6, 12, SOCF_LE },
    { SRC_PORT_NUMf, 6, 6, SOCF_LE },
    { PBI_RESERVED_BIT_0f, 1, 5, 0 },
    { SRC_HIGIGf, 1, 4, 0 },
    { MH_PRIORITYf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_BCM56504_B0m_fields[] = {
    { PARITY_0f, 1, 42, 0 },
    { MH_L3f, 1, 41, 0 },
    { RESERVED_BIT_1f, 1, 40, SOCF_RES },
    { RESERVED_BIT_0f, 1, 39, SOCF_RES },
    { MH_PRIORITYf, 3, 36, SOCF_LE },
    { DSCPf, 6, 30, SOCF_LE },
    { NHOP_INDEXf, 13, 17, SOCF_LE },
    { SRC_MODIDf, 6, 11, SOCF_LE },
    { SRC_PORT_NUMf, 5, 6, SOCF_LE },
    { SRC_PORT_TGIDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM0m_fields[] = {
    { PARITYf, 1, 63, 0 },
    { RESERVEDf, 6, 57, SOCF_LE|SOCF_RES },
    { HG2_FRC_RESERVEDf, 6, 51, SOCF_LE },
    { MCf, 1, 50, 0 },
    { HDR_EXT_OVERLAYf, 8, 42, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 41, 0 },
    { ECNf, 2, 39, SOCF_LE },
    { LBIDf, 8, 31, SOCF_LE },
    { DESTINATIONf, 6, 25, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 9, SOCF_LE },
    { CNGf, 2, 7, SOCF_LE },
    { MH_PRIORITYf, 4, 3, SOCF_LE },
    { HEADER_TYPEf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM1m_fields[] = {
    { PARITYf, 1, 63, 0 },
    { RESERVEDf, 6, 57, SOCF_LE|SOCF_RES },
    { MH_OPCODE_OVERLAYf, 8, 49, SOCF_LE },
    { USE_OUTER_HDR_TTLf, 1, 48, 0 },
    { SRC_PORT_TGIDf, 8, 40, SOCF_LE },
    { SRC_MODIDf, 8, 32, SOCF_LE },
    { PKT_VLAN_TAGf, 16, 16, SOCF_LE },
    { VC_LABELf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM2m_fields[] = {
    { PARITYf, 1, 55, 0 },
    { RESERVEDf, 9, 46, SOCF_LE|SOCF_RES },
    { HGIf, 2, 44, SOCF_LE },
    { UNMOD_PKT_VALIDf, 1, 43, 0 },
    { INGRESS_TAGGEDf, 1, 42, 0 },
    { CPU_COSf, 4, 38, SOCF_LE },
    { COSf, 4, 34, SOCF_LE },
    { INPUT_PRIORITYf, 4, 30, SOCF_LE },
    { ADD_VIDf, 1, 29, 0 },
    { DSCPf, 6, 23, SOCF_LE },
    { MTP_INDEXf, 7, 16, SOCF_LE },
    { NHOP_INDEXf, 13, 3, SOCF_LE },
    { DECAP_IPTUNNELf, 1, 2, 0 },
    { L3UCf, 1, 1, 0 },
    { BPDUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM3m_fields[] = {
    { PARITYf, 1, 31, 0 },
    { RESERVEDf, 3, 28, SOCF_LE|SOCF_RES },
    { PBI_RESERVEDf, 7, 21, SOCF_LE },
    { CHANGE_DSCPf, 1, 20, 0 },
    { PKT_HG_LOOKUPf, 1, 19, 0 },
    { INCOMING_TAG_STATUSf, 2, 17, SOCF_LE },
    { ING_OTAG_ACTIONf, 2, 15, SOCF_LE },
    { ING_ITAG_ACTIONf, 2, 13, SOCF_LE },
    { IVID_DVPf, 12, 1, SOCF_LE },
    { IVID_DVP_SELf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM0_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 90, 0 },
    { PARITY0f, 1, 89, 0 },
    { DATAWIDTHf, 1, 89, 0 },
    { OAM_DM_ENf, 1, 88, 0 },
    { DATA1f, 45, 44, SOCF_LE },
    { DATAf, 89, 0, SOCF_LE },
    { OAM_TXf, 1, 87, 0 },
    { OAM_MESSAGEf, 1, 86, 0 },
    { CHANGE_ECNf, 1, 85, 0 },
    { SGPP_SVP_SELf, 1, 84, 0 },
    { OAM_PACKETf, 1, 83, 0 },
    { TUNNEL_DECAP_TYPEf, 4, 79, SOCF_LE },
    { SD_TAG_PRESENTf, 1, 78, 0 },
    { INCOMING_TAG_STATUSf, 2, 76, SOCF_LE },
    { PRESERVE_DSCPf, 1, 75, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 74, 0 },
    { SVP_NETWORK_PORTf, 1, 73, 0 },
    { ING_ITAG_ACTIONf, 2, 71, SOCF_LE },
    { VLAN_COSf, 5, 66, SOCF_LE },
    { PBI_RESERVEDf, 8, 58, SOCF_LE|SOCF_RES },
    { HG2_FRC_RESERVEDf, 6, 52, SOCF_LE },
    { MCf, 1, 51, 0 },
    { HDR_EXT_OVERLAYf, 8, 43, SOCF_LE },
    { DATA0f, 44, 0, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 42, 0 },
    { ECNf, 2, 40, SOCF_LE },
    { LBIDf, 8, 32, SOCF_LE },
    { ING_OTAG_ACTIONf, 2, 30, SOCF_LE },
    { DESTINATIONf, 5, 25, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 9, SOCF_LE },
    { CNGf, 2, 7, SOCF_LE },
    { MH_PRIORITYf, 4, 3, SOCF_LE },
    { HEADER_TYPEf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM0_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 77, 0 },
    { DATAWIDTHf, 1, 77, 0 },
    { INCOMING_TAG_STATUSf, 2, 75, SOCF_LE },
    { DECAP_FCSf, 1, 74, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 73, 0 },
    { SVP_NETWORK_PORTf, 1, 72, 0 },
    { ING_ITAG_ACTIONf, 2, 70, SOCF_LE },
    { VLAN_COSf, 5, 65, SOCF_LE },
    { PBI_RESERVEDf, 8, 57, SOCF_LE|SOCF_RES },
    { HG2_FRC_RESERVEDf, 6, 51, SOCF_LE },
    { MCf, 1, 50, 0 },
    { HDR_EXT_OVERLAYf, 8, 42, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 41, 0 },
    { ECNf, 2, 39, SOCF_LE },
    { LBIDf, 8, 31, SOCF_LE },
    { ING_OTAG_ACTIONf, 2, 29, SOCF_LE },
    { DESTINATIONf, 4, 25, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 9, SOCF_LE },
    { CNGf, 2, 7, SOCF_LE },
    { MH_PRIORITYf, 4, 3, SOCF_LE },
    { HEADER_TYPEf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM0_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { MMU_PASSTHRU_0f, 86, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM0_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 63, 0 },
    { RESERVEDf, 6, 57, SOCF_LE|SOCF_RES },
    { DISABLE_VLAN_CHECKSf, 1, 56, 0 },
    { HG2_FRC_RESERVEDf, 6, 50, SOCF_LE },
    { MCf, 1, 49, 0 },
    { HDR_EXT_OVERLAYf, 8, 41, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 40, 0 },
    { ECNf, 2, 38, SOCF_LE },
    { LBIDf, 8, 30, SOCF_LE },
    { DESTINATIONf, 5, 25, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 9, SOCF_LE },
    { CNGf, 2, 7, SOCF_LE },
    { MH_PRIORITYf, 4, 3, SOCF_LE },
    { HEADER_TYPEf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM1_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 90, 0 },
    { PARITY0f, 1, 89, 0 },
    { DATAWIDTHf, 1, 89, 0 },
    { OAM_LM_ENf, 1, 88, 0 },
    { DATA1f, 45, 44, SOCF_LE },
    { DATAf, 89, 0, SOCF_LE },
    { IVIDf, 12, 76, SOCF_LE },
    { ENCAP_INCOMING_TAG_STATUSf, 2, 74, SOCF_LE },
    { MC_TYPEf, 3, 71, SOCF_LE },
    { MPLS_MODIFY_INNER_TTLf, 1, 70, 0 },
    { MPLS_EXP_SOURCEf, 2, 68, SOCF_LE },
    { PKT_SHAREDf, 1, 67, 0 },
    { DSCPf, 6, 61, SOCF_LE },
    { HGIf, 2, 59, SOCF_LE },
    { UNMOD_PKT_VALIDf, 1, 58, 0 },
    { TCPf, 1, 57, 0 },
    { MH_OPCODE_OVERLAYf, 8, 49, SOCF_LE },
    { CHANGE_DSCPf, 1, 48, 0 },
    { SRC_PORT_TGIDf, 8, 40, SOCF_LE },
    { DATA0f, 44, 0, SOCF_LE },
    { SRC_MODIDf, 8, 32, SOCF_LE },
    { PKT_VLAN_TAGf, 16, 16, SOCF_LE },
    { VC_LABELf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM1_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 77, 0 },
    { DATAWIDTHf, 1, 77, 0 },
    { ENCAP_INCOMING_TAG_STATUSf, 2, 75, SOCF_LE },
    { SD_TAG_PRESENTf, 1, 74, 0 },
    { MC_TYPEf, 3, 71, SOCF_LE },
    { MPLS_MODIFY_INNER_TTLf, 1, 70, 0 },
    { MPLS_EXP_SOURCEf, 2, 68, SOCF_LE },
    { PKT_SHAREDf, 1, 67, 0 },
    { DSCPf, 6, 61, SOCF_LE },
    { HGIf, 2, 59, SOCF_LE },
    { UNMOD_PKT_VALIDf, 1, 58, 0 },
    { IVID_DVP_SELf, 1, 57, 0 },
    { MH_OPCODE_OVERLAYf, 8, 49, SOCF_LE },
    { RESERVEDf, 1, 48, SOCF_RES },
    { SRC_PORT_TGIDf, 8, 40, SOCF_LE },
    { SRC_MODIDf, 8, 32, SOCF_LE },
    { PKT_VLAN_TAGf, 16, 16, SOCF_LE },
    { VC_LABELf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM1_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { MMU_PASSTHRU_1f, 86, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM2_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 90, 0 },
    { PARITY0f, 1, 89, 0 },
    { DATAWIDTHf, 1, 89, 0 },
    { MEM2_RESERVEDf, 1, 88, SOCF_RES },
    { DATA1f, 45, 44, SOCF_LE },
    { DATAf, 89, 0, SOCF_LE },
    { VFI_VALIDf, 1, 87, 0 },
    { VFIf, 12, 75, SOCF_LE },
    { PRESERVE_DOT1Pf, 1, 74, 0 },
    { SGPPf, 13, 61, SOCF_LE },
    { EM1_MTP_INDEXf, 5, 56, SOCF_LE },
    { IM1_MTP_INDEXf, 5, 51, SOCF_LE },
    { EM_MTP_INDEXf, 5, 46, SOCF_LE },
    { CPU_COSf, 6, 40, SOCF_LE },
    { DATA0f, 44, 0, SOCF_LE },
    { HG_COSf, 5, 35, SOCF_LE },
    { COSf, 3, 32, SOCF_LE },
    { INPUT_PRIORITYf, 4, 28, SOCF_LE },
    { SRC_PORT_NUMf, 6, 22, SOCF_LE },
    { PKT_HG_LOOKUPf, 1, 21, 0 },
    { IM_MTP_INDEXf, 5, 16, SOCF_LE },
    { NHOP_INDEXf, 14, 2, SOCF_LE },
    { L3UCf, 1, 1, 0 },
    { BPDUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM2_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 77, 0 },
    { DATAWIDTHf, 1, 77, 0 },
    { CW_PRESENTf, 1, 76, 0 },
    { MPLS_DECAPf, 2, 74, SOCF_LE },
    { IVID_DVPf, 12, 62, SOCF_LE },
    { EM1_MTP_INDEXf, 5, 57, SOCF_LE },
    { IM1_MTP_INDEXf, 5, 52, SOCF_LE },
    { EM_MTP_INDEXf, 5, 47, SOCF_LE },
    { CPU_COSf, 6, 41, SOCF_LE },
    { HG_COSf, 5, 36, SOCF_LE },
    { COSf, 3, 33, SOCF_LE },
    { INPUT_PRIORITYf, 4, 29, SOCF_LE },
    { SRC_PORT_NUMf, 6, 23, SOCF_LE },
    { PKT_HG_LOOKUPf, 1, 22, 0 },
    { IM_MTP_INDEXf, 5, 17, SOCF_LE },
    { NHOP_INDEXf, 14, 3, SOCF_LE },
    { DECAP_IPTUNNELf, 1, 2, 0 },
    { L3UCf, 1, 1, 0 },
    { BPDUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM2_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { SPIDf, 2, 84, SOCF_LE },
    { DESTINATION_MSBf, 4, 80, SOCF_LE },
    { ECNf, 2, 78, SOCF_LE },
    { MMU_PASSTHRU_2f, 78, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM2_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 63, 0 },
    { RESERVEDf, 5, 58, SOCF_LE|SOCF_RES },
    { EM1_MTP_INDEXf, 5, 53, SOCF_LE },
    { IM1_MTP_INDEXf, 5, 48, SOCF_LE },
    { HGIf, 2, 46, SOCF_LE },
    { UNMOD_PKT_VALIDf, 1, 45, 0 },
    { CPU_COSf, 5, 40, SOCF_LE },
    { COSf, 4, 36, SOCF_LE },
    { INPUT_PRIORITYf, 4, 32, SOCF_LE },
    { DSCPf, 6, 26, SOCF_LE },
    { EM0_MTP_INDEXf, 5, 21, SOCF_LE },
    { IM0_MTP_INDEXf, 5, 16, SOCF_LE },
    { NHOP_INDEXf, 13, 3, SOCF_LE },
    { DECAP_IPTUNNELf, 1, 2, 0 },
    { L3UCf, 1, 1, 0 },
    { BPDUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0_MEM3_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { RESERVEDf, 4, 82, SOCF_LE|SOCF_RES },
    { CNGf, 2, 80, SOCF_LE },
    { NHOP_INDEXf, 14, 66, SOCF_LE },
    { PKT_SHAREDf, 1, 65, 0 },
    { INPUT_PRIORITYf, 4, 61, SOCF_LE },
    { EM1_MTP_INDEXf, 5, 56, SOCF_LE },
    { EM_MTP_INDEXf, 5, 51, SOCF_LE },
    { IM1_MTP_INDEXf, 5, 46, SOCF_LE },
    { IM_MTP_INDEXf, 5, 41, SOCF_LE },
    { SRC_PORT_TGIDf, 8, 33, SOCF_LE },
    { SRC_MODIDf, 8, 25, SOCF_LE },
    { SRC_PORT_NUMf, 6, 19, SOCF_LE },
    { CPU_COSf, 6, 13, SOCF_LE },
    { VLAN_COSf, 5, 8, SOCF_LE },
    { HG_COSf, 5, 3, SOCF_LE },
    { COSf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_BCM53314_A0m_fields[] = {
    { PARITY_1f, 1, 33, 0 },
    { RESERVEDf, 7, 26, SOCF_LE|SOCF_RES },
    { TS_PKTf, 1, 25, 0 },
    { BPDUf, 1, 24, 0 },
    { ECNf, 2, 22, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 21, 0 },
    { PBI_RESERVED_BIT_3f, 1, 20, 0 },
    { SOBMHf, 1, 19, 0 },
    { PBI_RESERVED_BIT_1f, 1, 18, 0 },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_BCM56218_A0m_fields[] = {
    { PARITY_1f, 1, 38, 0 },
    { RESERVEDf, 4, 34, SOCF_LE|SOCF_RES },
    { USE_OUTER_HDR_TTLf, 1, 33, 0 },
    { COPY_COUNTf, 6, 27, SOCF_LE },
    { L3UCf, 1, 26, 0 },
    { BPDUf, 1, 25, 0 },
    { DECAP_IPTUNNELf, 1, 24, 0 },
    { ECNf, 2, 22, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 21, 0 },
    { PBI_RESERVED_BIT_3f, 1, 20, 0 },
    { SOBMHf, 1, 19, 0 },
    { PBI_RESERVED_BIT_1f, 1, 18, 0 },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_BCM56224_A0m_fields[] = {
    { PARITY_1f, 1, 46, 0 },
    { RESERVEDf, 4, 42, SOCF_LE|SOCF_RES },
    { DESTINATIONf, 16, 26, SOCF_LE|SOCF_RES },
    { BPDUf, 1, 25, 0 },
    { DECAP_IPTUNNELf, 1, 24, 0 },
    { ECNf, 2, 22, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 21, 0 },
    { PBI_RESERVED_BIT_3f, 1, 20, 0 },
    { SOBMHf, 1, 19, 0 },
    { PBI_RESERVED_BIT_1f, 1, 18, 0 },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_BCM56504_B0m_fields[] = {
    { PARITY_1f, 1, 42, 0 },
    { RESERVED_BIT_3f, 1, 41, SOCF_RES },
    { ECNf, 2, 39, SOCF_LE },
    { PKT_HG_LOOKUPf, 1, 38, 0 },
    { USE_OUTER_HDR_TTLf, 1, 37, 0 },
    { COPY_COUNTf, 5, 32, SOCF_LE },
    { L3UCf, 1, 31, 0 },
    { BPDUf, 1, 30, 0 },
    { DECAP_IPTUNNELf, 1, 29, 0 },
    { DST_MODIDf, 6, 23, SOCF_LE },
    { DST_PORTf, 5, 18, SOCF_LE },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM0m_fields[] = {
    { RESERVED_BITSf, 2, 36, SOCF_LE|SOCF_RES },
    { SRC_PORT_NUMf, 5, 31, SOCF_LE },
    { IM_LOCAL_MTPf, 5, 26, SOCF_LE },
    { EM_LOCAL_MTPf, 5, 21, SOCF_LE },
    { PORT_BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM1m_fields[] = {
    { ECCPf, 8, 32, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { DATAf, 32, 0, SOCF_LE },
    { MC_INDEXf, 10, 21, SOCF_LE },
    { L3_BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM2m_fields[] = {
    { ECCPf, 9, 47, SOCF_LE },
    { DATAf, 47, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM0_BCM56334_A0m_fields[] = {
    { DATAf, 60, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM0_BCM56624_A0m_fields[] = {
    { DATAf, 56, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM0_BCM56634_A0m_fields[] = {
    { DATAf, 57, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM0_BCM56820_A0m_fields[] = {
    { RESERVED_BITSf, 1, 49, SOCF_RES },
    { IM1_LOCAL_MTPf, 5, 44, SOCF_LE },
    { EM1_LOCAL_MTPf, 5, 39, SOCF_LE },
    { IM0_LOCAL_MTPf, 5, 34, SOCF_LE },
    { EM0_LOCAL_MTPf, 5, 29, SOCF_LE },
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM1_BCM56334_A0m_fields[] = {
    { ECCPf, 8, 52, SOCF_LE },
    { DATAf, 52, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM1_BCM56820_A0m_fields[] = {
    { ECCPf, 8, 46, SOCF_LE },
    { RESERVEDf, 1, 45, SOCF_RES },
    { DATAf, 46, 0, SOCF_LE },
    { SRC_PORT_NUMf, 5, 40, SOCF_LE },
    { MC_INDEXf, 11, 29, SOCF_LE },
    { L3_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1_MEM2_BCM56634_A0m_fields[] = {
    { ECCPf, 9, 48, SOCF_LE },
    { DATAf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_CBPPKTHEADERCPUm_fields[] = {
    { PARITYf, 1, 37, 0 },
    { RESERVED_BITSf, 1, 36, SOCF_RES },
    { MATCHED_RULEf, 11, 25, SOCF_LE },
    { CPU_OPCODEf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CBPPKTHEADERCPU_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 59, 0 },
    { DATAWIDTHf, 1, 58, 0 },
    { MATCHED_RULEf, 11, 48, SOCF_LE },
    { OPCODEWIDTHf, 1, 48, 0 },
    { CPU_OPCODEf, 48, 0, SOCF_LE },
    { RULEWIDTHf, 1, 11, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTHEADERCPU_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 47, 0 },
    { RESERVED_BITSf, 7, 40, SOCF_LE|SOCF_RES },
    { MATCHED_RULEf, 8, 32, SOCF_LE },
    { CPU_OPCODEf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CBPPKTLENGTHm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { DATAf, 14, 0, SOCF_LE },
    { CELL_PKT_LENGTHf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CCPm_fields[] = {
    { PARITYf, 1, 6, 0 },
    { COPYCOUNTf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CCPTRm_fields[] = {
    { PARITYf, 1, 13, 0 },
    { COPYCOUNTPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CCPTR_BCM56601_A0m_fields[] = {
    { PARITYf, 1, 14, 0 },
    { COPYCOUNTPOINTERf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CCP_BCM56218_A0m_fields[] = {
    { PARITYf, 1, 6, 0 },
    { CCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CCP_BCM56504_A0m_fields[] = {
    { PARITYf, 1, 5, 0 },
    { CCPf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CCP_BCM56601_A0m_fields[] = {
    { PARITYf, 1, 4, 0 },
    { COPYCOUNTf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CCP_MEMm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { PTR_1f, 5, 5, SOCF_LE },
    { PTR_0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CCP_MEM_BCM56334_A0m_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { PTR_1f, 5, 5, SOCF_LE },
    { ECCPBITSf, 1, 5, 0 },
    { PTR_0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CCP_MEM_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 17, 0 },
    { ECCf, 5, 12, SOCF_LE },
    { PTR_1f, 6, 6, SOCF_LE },
    { ECCPBITSf, 1, 6, 0 },
    { PTR_0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CCP_MEM_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCf, 5, 14, SOCF_LE },
    { DATAWIDTHf, 1, 14, 0 },
    { PTR_1f, 7, 7, SOCF_LE },
    { PTR_DONEf, 1, 6, 0 },
    { ECCPBITSf, 1, 6, 0 },
    { PTR_RANGEf, 7, 0, SOCF_LE },
    { PTR_0f, 7, 0, SOCF_LE },
    { CCPRANGEf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CCP_RELEASE_FIFOm_fields[] = {
    { PARITYf, 1, 77, 0 },
    { DATAf, 1, 77, 0 },
    { RESERVEDf, 1, 76, SOCF_RES },
    { CCP_DONEf, 1, 75, 0 },
    { REDIRECTEDf, 1, 74, 0 },
    { WLANf, 1, 73, 0 },
    { SPIDf, 2, 71, SOCF_LE },
    { CELL_PTRf, 15, 56, SOCF_LE },
    { SRC_Tf, 1, 55, 0 },
    { SRC_PORT_TGIDf, 8, 47, SOCF_LE },
    { SRC_MODIDf, 8, 39, SOCF_LE },
    { PKT_PTRf, 14, 25, SOCF_LE },
    { SHARED_PKTf, 1, 24, 0 },
    { EOPf, 1, 23, 0 },
    { SHARED_CELLf, 1, 22, 0 },
    { COSf, 6, 16, SOCF_LE },
    { DST_PORT_NUMf, 6, 10, SOCF_LE },
    { PRIORITYf, 4, 6, SOCF_LE },
    { SRC_PORT_NUMf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CELLCHKm_fields[] = {
    { PARITYf, 1, 11, 0 },
    { ECCf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CELLLINKm_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCPf, 6, 14, SOCF_LE },
    { ECCf, 5, 14, SOCF_LE },
    { NEXT_PKTf, 14, 0, SOCF_LE },
    { DATAf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_CELLLINK_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 20, 0 },
    { ECCPf, 6, 15, SOCF_LE },
    { ECCf, 5, 15, SOCF_LE },
    { NEXT_PKTf, 15, 0, SOCF_LE },
    { DATAf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CELLLINK_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ECCPf, 6, 17, SOCF_LE },
    { ECCf, 5, 17, SOCF_LE },
    { NEXT_CELL_ENDf, 1, 16, 0 },
    { DATAf, 17, 0, SOCF_LE },
    { NEXT_CELL_SHAREDf, 1, 15, 0 },
    { NEXT_PKTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG0_CH0_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG0_CH0_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG0_CH1_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG0_CH1_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG1_CH0_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG1_CH0_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CG1_CH1_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CH0_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CH0_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CH1_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_CELLPTRSWAP_CH1_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_CFAPm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { FREE_PTRf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_CFAP_BCM53314_A0m_fields[] = {
    { PARITYf, 1, 12, 0 },
    { FREE_PTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_MMU_CFAP_MEMm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { PTR_1f, 14, 14, SOCF_LE },
    { PTR_0f, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_CFAP_MEM_BCM56334_A0m_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { PTR_1f, 14, 14, SOCF_LE },
    { PTR_0f, 14, 0, SOCF_LE },
    { ECCPBITSf, 1, 7, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_CFAP_MEM_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 36, 0 },
    { ECCf, 6, 30, SOCF_LE },
    { PTR_1f, 15, 15, SOCF_LE },
    { PTR_0f, 15, 0, SOCF_LE },
    { ECCPBITSf, 1, 7, 0 }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_FIRSTCELLPTR_CG0m_fields[] = {
    { DATAf, 17, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_FIRSTCELLPTR_CG1m_fields[] = {
    { DATAf, 17, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_IBPSTATUSm_fields[] = {
    { CELLDISCARDSTATUSf, 1, 3, SOCF_RO },
    { PKTDISCARDSTATUSf, 1, 2, SOCF_RO },
    { CELLIBPSTATUSf, 1, 1, SOCF_RO },
    { PKTIBPSTATUSf, 1, 0, SOCF_RO }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IBS_CG0_CH0m_fields[] = {
    { DATAf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IBS_CG0_CH1m_fields[] = {
    { DATAf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IBS_CG1_CH0m_fields[] = {
    { DATAf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IBS_CG1_CH1m_fields[] = {
    { DATAf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_INGPKTCELLLIMITIBPm_fields[] = {
    { PTRf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_INGPKTCELLUSEm_fields[] = {
    { CNTf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IPMCBITMAP_CG0m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { DATAf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_IPMCBITMAP_CG1m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { DATAf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0)
soc_field_info_t soc_MMU_IPMCBITMAP_CG0_BCM5650_C0m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { DATAf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0m_fields[] = {
    { PORT5_1STPTRf, 11, 55, SOCF_LE },
    { PORT4_1STPTRf, 11, 44, SOCF_LE },
    { PORT3_1STPTRf, 11, 33, SOCF_LE },
    { PORT2_1STPTRf, 11, 22, SOCF_LE },
    { PORT1_1STPTRf, 11, 11, SOCF_LE },
    { PORT0_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1m_fields[] = {
    { PORT11_1STPTRf, 11, 55, SOCF_LE },
    { PORT10_1STPTRf, 11, 44, SOCF_LE },
    { PORT9_1STPTRf, 11, 33, SOCF_LE },
    { PORT8_1STPTRf, 11, 22, SOCF_LE },
    { PORT7_1STPTRf, 11, 11, SOCF_LE },
    { PORT6_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2m_fields[] = {
    { PORT17_1STPTRf, 11, 55, SOCF_LE },
    { PORT16_1STPTRf, 11, 44, SOCF_LE },
    { PORT15_1STPTRf, 11, 33, SOCF_LE },
    { PORT14_1STPTRf, 11, 22, SOCF_LE },
    { PORT13_1STPTRf, 11, 11, SOCF_LE },
    { PORT12_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3m_fields[] = {
    { PORT23_1STPTRf, 11, 55, SOCF_LE },
    { PORT22_1STPTRf, 11, 44, SOCF_LE },
    { PORT21_1STPTRf, 11, 33, SOCF_LE },
    { PORT20_1STPTRf, 11, 22, SOCF_LE },
    { PORT19_1STPTRf, 11, 11, SOCF_LE },
    { PORT18_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL4m_fields[] = {
    { PORT24_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL5m_fields[] = {
    { PORT25_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL6m_fields[] = {
    { PORT26_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL7m_fields[] = {
    { PORT27_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL8m_fields[] = {
    { PARITY1f, 1, 71, 0 },
    { PARITY0f, 1, 70, 0 },
    { DATAWIDTHf, 1, 70, 0 },
    { PORT53_LASTf, 1, 69, 0 },
    { DATA1f, 38, 32, SOCF_LE },
    { DATAf, 70, 0, SOCF_LE },
    { PORT53_1STPTRf, 13, 56, SOCF_LE },
    { PORT52_LASTf, 1, 55, 0 },
    { PORT52_1STPTRf, 13, 42, SOCF_LE },
    { PORT51_LASTf, 1, 41, 0 },
    { PORT51_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT50_LASTf, 1, 27, 0 },
    { PORT50_1STPTRf, 13, 14, SOCF_LE },
    { PORT49_LASTf, 1, 13, 0 },
    { PORT49_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56224_A0m_fields[] = {
    { PORT10_1STPTRf, 11, 99, SOCF_LE },
    { PORT9_1STPTRf, 11, 88, SOCF_LE },
    { PORT8_1STPTRf, 11, 77, SOCF_LE },
    { PORT7_1STPTRf, 11, 66, SOCF_LE },
    { PORT6_1STPTRf, 11, 55, SOCF_LE },
    { PORT5_1STPTRf, 11, 44, SOCF_LE },
    { PORT4_1STPTRf, 11, 33, SOCF_LE },
    { PORT3_1STPTRf, 11, 22, SOCF_LE },
    { PORT2_1STPTRf, 11, 11, SOCF_LE },
    { PORT1_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 92, 0 },
    { PARITY0f, 1, 91, 0 },
    { DATAWIDTHf, 1, 91, 0 },
    { PORT8_LASTf, 1, 90, 0 },
    { DATA1f, 59, 32, SOCF_LE },
    { DATAf, 91, 0, SOCF_LE },
    { PORT8_1STPTRf, 12, 78, SOCF_LE },
    { PORT7_LASTf, 1, 77, 0 },
    { PORT7_1STPTRf, 12, 65, SOCF_LE },
    { PORT6_LASTf, 1, 64, 0 },
    { PORT6_1STPTRf, 12, 52, SOCF_LE },
    { PORT5_LASTf, 1, 51, 0 },
    { PORT5_1STPTRf, 12, 39, SOCF_LE },
    { PORT4_LASTf, 1, 38, 0 },
    { PORT4_1STPTRf, 12, 26, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT3_LASTf, 1, 25, 0 },
    { PORT3_1STPTRf, 12, 13, SOCF_LE },
    { PORT2_LASTf, 1, 12, 0 },
    { PORT2_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56514_A0m_fields[] = {
    { PORT5_1STPTRf, 12, 60, SOCF_LE },
    { PORT4_1STPTRf, 12, 48, SOCF_LE },
    { PORT3_1STPTRf, 12, 36, SOCF_LE },
    { PORT2_1STPTRf, 12, 24, SOCF_LE },
    { PORT1_1STPTRf, 12, 12, SOCF_LE },
    { PORT0_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT6_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT6_1STPTRf, 13, 70, SOCF_LE },
    { PORT5_LASTf, 1, 69, 0 },
    { PORT5_1STPTRf, 13, 56, SOCF_LE },
    { PORT4_LASTf, 1, 55, 0 },
    { PORT4_1STPTRf, 13, 42, SOCF_LE },
    { PORT3_LASTf, 1, 41, 0 },
    { PORT3_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT2_LASTf, 1, 27, 0 },
    { PORT2_1STPTRf, 13, 14, SOCF_LE },
    { PORT1_LASTf, 1, 13, 0 },
    { PORT1_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56800_A0m_fields[] = {
    { PARITY1f, 1, 61, 0 },
    { PARITY0f, 1, 60, 0 },
    { PORT4_LASTf, 1, 59, 0 },
    { DATA1f, 28, 32, SOCF_LE },
    { PORT4_1STPTRf, 11, 48, SOCF_LE },
    { PORT3_LASTf, 1, 47, 0 },
    { PORT3_1STPTRf, 11, 36, SOCF_LE },
    { PORT2_LASTf, 1, 35, 0 },
    { PORT2_1STPTRf, 11, 24, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT1_LASTf, 1, 23, 0 },
    { PORT1_1STPTRf, 11, 12, SOCF_LE },
    { PORT0_LASTf, 1, 11, 0 },
    { PORT0_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL0_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT4_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT4_1STPTRf, 12, 39, SOCF_LE },
    { PORT3_LASTf, 1, 38, 0 },
    { PORT3_1STPTRf, 12, 26, SOCF_LE },
    { PORT2_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT2_1STPTRf, 12, 13, SOCF_LE },
    { PORT1_LASTf, 1, 12, 0 },
    { PORT1_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56224_A0m_fields[] = {
    { PORT20_1STPTRf, 11, 99, SOCF_LE },
    { PORT19_1STPTRf, 11, 88, SOCF_LE },
    { PORT18_1STPTRf, 11, 77, SOCF_LE },
    { PORT17_1STPTRf, 11, 66, SOCF_LE },
    { PORT16_1STPTRf, 11, 55, SOCF_LE },
    { PORT15_1STPTRf, 11, 44, SOCF_LE },
    { PORT14_1STPTRf, 11, 33, SOCF_LE },
    { PORT13_1STPTRf, 11, 22, SOCF_LE },
    { PORT12_1STPTRf, 11, 11, SOCF_LE },
    { PORT11_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 92, 0 },
    { PARITY0f, 1, 91, 0 },
    { DATAWIDTHf, 1, 91, 0 },
    { PORT15_LASTf, 1, 90, 0 },
    { DATA1f, 59, 32, SOCF_LE },
    { DATAf, 91, 0, SOCF_LE },
    { PORT15_1STPTRf, 12, 78, SOCF_LE },
    { PORT14_LASTf, 1, 77, 0 },
    { PORT14_1STPTRf, 12, 65, SOCF_LE },
    { PORT13_LASTf, 1, 64, 0 },
    { PORT13_1STPTRf, 12, 52, SOCF_LE },
    { PORT12_LASTf, 1, 51, 0 },
    { PORT12_1STPTRf, 12, 39, SOCF_LE },
    { PORT11_LASTf, 1, 38, 0 },
    { PORT11_1STPTRf, 12, 26, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT10_LASTf, 1, 25, 0 },
    { PORT10_1STPTRf, 12, 13, SOCF_LE },
    { PORT9_LASTf, 1, 12, 0 },
    { PORT9_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56514_A0m_fields[] = {
    { PORT11_1STPTRf, 12, 60, SOCF_LE },
    { PORT10_1STPTRf, 12, 48, SOCF_LE },
    { PORT9_1STPTRf, 12, 36, SOCF_LE },
    { PORT8_1STPTRf, 12, 24, SOCF_LE },
    { PORT7_1STPTRf, 12, 12, SOCF_LE },
    { PORT6_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT12_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT12_1STPTRf, 13, 70, SOCF_LE },
    { PORT11_LASTf, 1, 69, 0 },
    { PORT11_1STPTRf, 13, 56, SOCF_LE },
    { PORT10_LASTf, 1, 55, 0 },
    { PORT10_1STPTRf, 13, 42, SOCF_LE },
    { PORT9_LASTf, 1, 41, 0 },
    { PORT9_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT8_LASTf, 1, 27, 0 },
    { PORT8_1STPTRf, 13, 14, SOCF_LE },
    { PORT7_LASTf, 1, 13, 0 },
    { PORT7_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56800_A0m_fields[] = {
    { PARITY1f, 1, 61, 0 },
    { PARITY0f, 1, 60, 0 },
    { PORT9_LASTf, 1, 59, 0 },
    { DATA1f, 28, 32, SOCF_LE },
    { PORT9_1STPTRf, 11, 48, SOCF_LE },
    { PORT8_LASTf, 1, 47, 0 },
    { PORT8_1STPTRf, 11, 36, SOCF_LE },
    { PORT7_LASTf, 1, 35, 0 },
    { PORT7_1STPTRf, 11, 24, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT6_LASTf, 1, 23, 0 },
    { PORT6_1STPTRf, 11, 12, SOCF_LE },
    { PORT5_LASTf, 1, 11, 0 },
    { PORT5_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL1_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT8_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT8_1STPTRf, 12, 39, SOCF_LE },
    { PORT7_LASTf, 1, 38, 0 },
    { PORT7_1STPTRf, 12, 26, SOCF_LE },
    { PORT6_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT6_1STPTRf, 12, 13, SOCF_LE },
    { PORT5_LASTf, 1, 12, 0 },
    { PORT5_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56224_A0m_fields[] = {
    { PORT29_1STPTRf, 11, 88, SOCF_LE },
    { PORT28_1STPTRf, 11, 77, SOCF_LE },
    { PORT27_1STPTRf, 11, 66, SOCF_LE },
    { PORT26_1STPTRf, 11, 55, SOCF_LE },
    { PORT25_1STPTRf, 11, 44, SOCF_LE },
    { PORT24_1STPTRf, 11, 33, SOCF_LE },
    { PORT23_1STPTRf, 11, 22, SOCF_LE },
    { PORT22_1STPTRf, 11, 11, SOCF_LE },
    { PORT21_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 92, 0 },
    { PARITY0f, 1, 91, 0 },
    { DATAWIDTHf, 1, 91, 0 },
    { PORT22_LASTf, 1, 90, 0 },
    { DATA1f, 59, 32, SOCF_LE },
    { DATAf, 91, 0, SOCF_LE },
    { PORT22_1STPTRf, 12, 78, SOCF_LE },
    { PORT21_LASTf, 1, 77, 0 },
    { PORT21_1STPTRf, 12, 65, SOCF_LE },
    { PORT20_LASTf, 1, 64, 0 },
    { PORT20_1STPTRf, 12, 52, SOCF_LE },
    { PORT19_LASTf, 1, 51, 0 },
    { PORT19_1STPTRf, 12, 39, SOCF_LE },
    { PORT18_LASTf, 1, 38, 0 },
    { PORT18_1STPTRf, 12, 26, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT17_LASTf, 1, 25, 0 },
    { PORT17_1STPTRf, 12, 13, SOCF_LE },
    { PORT16_LASTf, 1, 12, 0 },
    { PORT16_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56514_A0m_fields[] = {
    { PORT17_1STPTRf, 12, 60, SOCF_LE },
    { PORT16_1STPTRf, 12, 48, SOCF_LE },
    { PORT15_1STPTRf, 12, 36, SOCF_LE },
    { PORT14_1STPTRf, 12, 24, SOCF_LE },
    { PORT13_1STPTRf, 12, 12, SOCF_LE },
    { PORT12_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT18_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT18_1STPTRf, 13, 70, SOCF_LE },
    { PORT17_LASTf, 1, 69, 0 },
    { PORT17_1STPTRf, 13, 56, SOCF_LE },
    { PORT16_LASTf, 1, 55, 0 },
    { PORT16_1STPTRf, 13, 42, SOCF_LE },
    { PORT15_LASTf, 1, 41, 0 },
    { PORT15_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT14_LASTf, 1, 27, 0 },
    { PORT14_1STPTRf, 13, 14, SOCF_LE },
    { PORT13_LASTf, 1, 13, 0 },
    { PORT13_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56800_A0m_fields[] = {
    { PARITY1f, 1, 61, 0 },
    { PARITY0f, 1, 60, 0 },
    { PORT14_LASTf, 1, 59, 0 },
    { DATA1f, 28, 32, SOCF_LE },
    { PORT14_1STPTRf, 11, 48, SOCF_LE },
    { PORT13_LASTf, 1, 47, 0 },
    { PORT13_1STPTRf, 11, 36, SOCF_LE },
    { PORT12_LASTf, 1, 35, 0 },
    { PORT12_1STPTRf, 11, 24, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT11_LASTf, 1, 23, 0 },
    { PORT11_1STPTRf, 11, 12, SOCF_LE },
    { PORT10_LASTf, 1, 11, 0 },
    { PORT10_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL2_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT12_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT12_1STPTRf, 12, 39, SOCF_LE },
    { PORT11_LASTf, 1, 38, 0 },
    { PORT11_1STPTRf, 12, 26, SOCF_LE },
    { PORT10_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT10_1STPTRf, 12, 13, SOCF_LE },
    { PORT9_LASTf, 1, 12, 0 },
    { PORT9_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3_BCM56334_A0m_fields[] = {
    { PARITY1f, 1, 92, 0 },
    { PARITY0f, 1, 91, 0 },
    { DATAWIDTHf, 1, 91, 0 },
    { PORT29_LASTf, 1, 90, 0 },
    { DATA1f, 59, 32, SOCF_LE },
    { DATAf, 91, 0, SOCF_LE },
    { PORT29_1STPTRf, 12, 78, SOCF_LE },
    { PORT28_LASTf, 1, 77, 0 },
    { PORT28_1STPTRf, 12, 65, SOCF_LE },
    { PORT27_LASTf, 1, 64, 0 },
    { PORT27_1STPTRf, 12, 52, SOCF_LE },
    { PORT26_LASTf, 1, 51, 0 },
    { PORT26_1STPTRf, 12, 39, SOCF_LE },
    { PORT25_LASTf, 1, 38, 0 },
    { PORT25_1STPTRf, 12, 26, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT24_LASTf, 1, 25, 0 },
    { PORT24_1STPTRf, 12, 13, SOCF_LE },
    { PORT23_LASTf, 1, 12, 0 },
    { PORT23_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3_BCM56514_A0m_fields[] = {
    { PORT23_1STPTRf, 12, 60, SOCF_LE },
    { PORT22_1STPTRf, 12, 48, SOCF_LE },
    { PORT21_1STPTRf, 12, 36, SOCF_LE },
    { PORT20_1STPTRf, 12, 24, SOCF_LE },
    { PORT19_1STPTRf, 12, 12, SOCF_LE },
    { PORT18_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT24_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT24_1STPTRf, 13, 70, SOCF_LE },
    { PORT23_LASTf, 1, 69, 0 },
    { PORT23_1STPTRf, 13, 56, SOCF_LE },
    { PORT22_LASTf, 1, 55, 0 },
    { PORT22_1STPTRf, 13, 42, SOCF_LE },
    { PORT21_LASTf, 1, 41, 0 },
    { PORT21_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT20_LASTf, 1, 27, 0 },
    { PORT20_1STPTRf, 13, 14, SOCF_LE },
    { PORT19_LASTf, 1, 13, 0 },
    { PORT19_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3_BCM56800_A0m_fields[] = {
    { PARITY1f, 1, 61, 0 },
    { PARITY0f, 1, 60, 0 },
    { PORT19_LASTf, 1, 59, 0 },
    { DATA1f, 28, 32, SOCF_LE },
    { PORT19_1STPTRf, 11, 48, SOCF_LE },
    { PORT18_LASTf, 1, 47, 0 },
    { PORT18_1STPTRf, 11, 36, SOCF_LE },
    { PORT17_LASTf, 1, 35, 0 },
    { PORT17_1STPTRf, 11, 24, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT16_LASTf, 1, 23, 0 },
    { PORT16_1STPTRf, 11, 12, SOCF_LE },
    { PORT15_LASTf, 1, 11, 0 },
    { PORT15_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL3_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT16_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT16_1STPTRf, 12, 39, SOCF_LE },
    { PORT15_LASTf, 1, 38, 0 },
    { PORT15_1STPTRf, 12, 26, SOCF_LE },
    { PORT14_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT14_1STPTRf, 12, 13, SOCF_LE },
    { PORT13_LASTf, 1, 12, 0 },
    { PORT13_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL4_BCM56514_A0m_fields[] = {
    { PORT24_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL4_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT30_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT30_1STPTRf, 13, 70, SOCF_LE },
    { PORT29_LASTf, 1, 69, 0 },
    { PORT29_1STPTRf, 13, 56, SOCF_LE },
    { PORT28_LASTf, 1, 55, 0 },
    { PORT28_1STPTRf, 13, 42, SOCF_LE },
    { PORT27_LASTf, 1, 41, 0 },
    { PORT27_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT26_LASTf, 1, 27, 0 },
    { PORT26_1STPTRf, 13, 14, SOCF_LE },
    { PORT25_LASTf, 1, 13, 0 },
    { PORT25_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL4_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT20_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT20_1STPTRf, 12, 39, SOCF_LE },
    { PORT19_LASTf, 1, 38, 0 },
    { PORT19_1STPTRf, 12, 26, SOCF_LE },
    { PORT18_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT18_1STPTRf, 12, 13, SOCF_LE },
    { PORT17_LASTf, 1, 12, 0 },
    { PORT17_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL5_BCM56514_A0m_fields[] = {
    { PORT25_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL5_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT36_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT36_1STPTRf, 13, 70, SOCF_LE },
    { PORT35_LASTf, 1, 69, 0 },
    { PORT35_1STPTRf, 13, 56, SOCF_LE },
    { PORT34_LASTf, 1, 55, 0 },
    { PORT34_1STPTRf, 13, 42, SOCF_LE },
    { PORT33_LASTf, 1, 41, 0 },
    { PORT33_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT32_LASTf, 1, 27, 0 },
    { PORT32_1STPTRf, 13, 14, SOCF_LE },
    { PORT31_LASTf, 1, 13, 0 },
    { PORT31_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL5_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT24_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT24_1STPTRf, 12, 39, SOCF_LE },
    { PORT23_LASTf, 1, 38, 0 },
    { PORT23_1STPTRf, 12, 26, SOCF_LE },
    { PORT22_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT22_1STPTRf, 12, 13, SOCF_LE },
    { PORT21_LASTf, 1, 12, 0 },
    { PORT21_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL6_BCM56514_A0m_fields[] = {
    { PORT26_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL6_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT42_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT42_1STPTRf, 13, 70, SOCF_LE },
    { PORT41_LASTf, 1, 69, 0 },
    { PORT41_1STPTRf, 13, 56, SOCF_LE },
    { PORT40_LASTf, 1, 55, 0 },
    { PORT40_1STPTRf, 13, 42, SOCF_LE },
    { PORT39_LASTf, 1, 41, 0 },
    { PORT39_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT38_LASTf, 1, 27, 0 },
    { PORT38_1STPTRf, 13, 14, SOCF_LE },
    { PORT37_LASTf, 1, 13, 0 },
    { PORT37_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL6_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 53, 0 },
    { PARITY0f, 1, 52, 0 },
    { PORT28_LASTf, 1, 51, 0 },
    { DATA1f, 26, 26, SOCF_LE },
    { PORT28_1STPTRf, 12, 39, SOCF_LE },
    { PORT27_LASTf, 1, 38, 0 },
    { PORT27_1STPTRf, 12, 26, SOCF_LE },
    { PORT26_LASTf, 1, 25, 0 },
    { DATA0f, 26, 0, SOCF_LE },
    { PORT26_1STPTRf, 12, 13, SOCF_LE },
    { PORT25_LASTf, 1, 12, 0 },
    { PORT25_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL7_BCM56514_A0m_fields[] = {
    { PORT27_1STPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_GROUP_TBL7_BCM56624_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { PARITY0f, 1, 84, 0 },
    { DATAWIDTHf, 1, 84, 0 },
    { PORT48_LASTf, 1, 83, 0 },
    { DATA1f, 52, 32, SOCF_LE },
    { DATAf, 84, 0, SOCF_LE },
    { PORT48_1STPTRf, 13, 70, SOCF_LE },
    { PORT47_LASTf, 1, 69, 0 },
    { PORT47_1STPTRf, 13, 56, SOCF_LE },
    { PORT46_LASTf, 1, 55, 0 },
    { PORT46_1STPTRf, 13, 42, SOCF_LE },
    { PORT45_LASTf, 1, 41, 0 },
    { PORT45_1STPTRf, 13, 28, SOCF_LE },
    { DATA0f, 32, 0, SOCF_LE },
    { PORT44_LASTf, 1, 27, 0 },
    { PORT44_1STPTRf, 13, 14, SOCF_LE },
    { PORT43_LASTf, 1, 13, 0 },
    { PORT43_1STPTRf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_IPMC_INDEXm_fields[] = {
    { PARITYf, 1, 83, 0 },
    { NXT_PTRf, 13, 70, SOCF_LE },
    { LSBf, 64, 6, SOCF_LE },
    { MSBf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_IPMC_PTRm_fields[] = {
    { PARITYf, 1, 156, 0 },
    { IPMC_PTR_P11f, 13, 143, SOCF_LE },
    { IPMC_PTR_P10f, 13, 130, SOCF_LE },
    { IPMC_PTR_P9f, 13, 117, SOCF_LE },
    { IPMC_PTR_P8f, 13, 104, SOCF_LE },
    { IPMC_PTR_P7f, 13, 91, SOCF_LE },
    { IPMC_PTR_P6f, 13, 78, SOCF_LE },
    { IPMC_PTR_P5f, 13, 65, SOCF_LE },
    { IPMC_PTR_P4f, 13, 52, SOCF_LE },
    { IPMC_PTR_P3f, 13, 39, SOCF_LE },
    { IPMC_PTR_P2f, 13, 26, SOCF_LE },
    { IPMC_PTR_P1f, 13, 13, SOCF_LE },
    { IPMC_PTR_P0f, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_IPMC_REP_10G_MEMORYm_fields[] = {
    { REPLICATIONSf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBLm_fields[] = {
    { MSB_VLANf, 6, 75, SOCF_LE },
    { LSB_VLAN_BMf, 64, 11, SOCF_LE },
    { NEXTPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56334_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { IPMC_INTF_NUM_MODEf, 1, 85, 0 },
    { DATAf, 86, 0, SOCF_LE },
    { LSB_VLAN_BMf, 64, 21, SOCF_LE },
    { INTF_NUM_3f, 14, 67, SOCF_LE },
    { INTF_NUM_2f, 14, 53, SOCF_LE },
    { INTF_NUM_1f, 14, 39, SOCF_LE },
    { INTF_NUM_0f, 14, 25, SOCF_LE },
    { MODE_1_BITMAPf, 4, 21, SOCF_LE },
    { MSB_VLANf, 8, 13, SOCF_LE },
    { NEXTPTRf, 12, 1, SOCF_LE },
    { LASTf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56514_A0m_fields[] = {
    { MSB_VLANf, 6, 76, SOCF_LE },
    { LSB_VLAN_BMf, 64, 12, SOCF_LE },
    { NEXTPTRf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 86, 0 },
    { LSB_VLAN_BMf, 64, 22, SOCF_LE },
    { DATAf, 86, 0, SOCF_LE },
    { MSB_VLANf, 8, 14, SOCF_LE },
    { NEXTPTRf, 13, 1, SOCF_LE },
    { LASTf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 88, 0 },
    { MODEf, 1, 87, 0 },
    { DATAf, 88, 0, SOCF_LE },
    { MSB_VLANf, 9, 78, SOCF_LE },
    { INTF_NUM_3f, 15, 63, SOCF_LE },
    { LSB_VLAN_BMf, 64, 14, SOCF_LE },
    { INTF_NUM_2f, 15, 48, SOCF_LE },
    { INTF_NUM_1f, 15, 33, SOCF_LE },
    { INTF_NUM_0f, 15, 18, SOCF_LE },
    { MODE_1_BITMAPf, 4, 14, SOCF_LE },
    { NEXTPTRf, 13, 1, SOCF_LE },
    { LASTf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56800_A0m_fields[] = {
    { PARITY1f, 1, 83, 0 },
    { DATA1f, 41, 42, SOCF_LE },
    { LSB_VLAN_BMf, 64, 19, SOCF_LE },
    { DATA0f, 41, 1, SOCF_LE },
    { MSB_VLANf, 6, 13, SOCF_LE },
    { NEXTPTRf, 11, 2, SOCF_LE },
    { LASTf, 1, 1, 0 },
    { PARITY0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_BCM56820_A0m_fields[] = {
    { PARITY1f, 1, 85, 0 },
    { RESERVEDf, 1, 84, SOCF_RES },
    { DATA1f, 42, 43, SOCF_LE },
    { LSB_VLAN_BMf, 64, 20, SOCF_LE },
    { DATA0f, 42, 1, SOCF_LE },
    { MSB_VLANf, 6, 14, SOCF_LE },
    { NEXTPTRf, 12, 2, SOCF_LE },
    { LASTf, 1, 1, 0 },
    { PARITY0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_MEM0m_fields[] = {
    { LSB_VLAN_BM_LOWERf, 23, 19, SOCF_LE },
    { DATAf, 41, 1, SOCF_LE },
    { MSB_VLANf, 6, 13, SOCF_LE },
    { NEXTPTRf, 11, 2, SOCF_LE },
    { LASTf, 1, 1, 0 },
    { PARITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_MEM1m_fields[] = {
    { PARITYf, 1, 41, 0 },
    { LSB_VLAN_BM_UPPERf, 41, 0, SOCF_LE },
    { DATAf, 41, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_MEM0_BCM56820_A0m_fields[] = {
    { LSB_VLAN_BM_LOWERf, 23, 20, SOCF_LE },
    { DATAf, 42, 1, SOCF_LE },
    { MSB_VLANf, 6, 14, SOCF_LE },
    { NEXTPTRf, 12, 2, SOCF_LE },
    { LASTf, 1, 1, 0 },
    { PARITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_IPMC_VLAN_TBL_MEM1_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 42, 0 },
    { RESERVEDf, 1, 41, SOCF_RES },
    { DATAf, 42, 0, SOCF_LE },
    { LSB_VLAN_BM_UPPERf, 41, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_MAX_BUCKET_GPORTm_fields[] = {
    { RESERVEDf, 1, 59, SOCF_RES },
    { BUCKETf, 29, 30, SOCF_LE },
    { REFRESHf, 18, 12, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_MMU_MAX_BUCKET_GPORT_BCM56224_A0m_fields[] = {
    { RESERVEDf, 1, 59, SOCF_RES },
    { BUCKETf, 29, 30, SOCF_LE },
    { REFRESHf, 18, 12, SOCF_LE },
    { THD_SELf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_AGING_CTRm_fields[] = {
    { AGING_CTRf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_AGING_EXPm_fields[] = {
    { AGING_EXPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPDATA0m_fields[] = {
    { CBPDATA0f, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPDATA1m_fields[] = {
    { CBPDATA1f, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPDATA2m_fields[] = {
    { CBPDATA2f, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPDATA3m_fields[] = {
    { CBPDATA3f, 256, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPHEADERm_fields[] = {
    { CBPHEADERf, 142, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPHEADER_BCM5673_A0m_fields[] = {
    { CBPHEADERf, 145, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CBPHEADER_BCM5695_A0m_fields[] = {
    { CELLCRCf, 16, 66, SOCF_LE },
    { FIRSTSTARTf, 1, 65, 0 },
    { FIRSTENDf, 1, 64, 0 },
    { SECONDENDf, 1, 63, 0 },
    { ENDCELLLENGTHf, 7, 56, SOCF_LE },
    { LOCALCOPYCOUNTf, 4, 52, SOCF_LE },
    { NEXTCELLPOINTERf, 13, 39, SOCF_LE },
    { HEADERPARITYf, 1, 38, 0 },
    { REGEN_CRCf, 1, 37, 0 },
    { CPU_COSf, 3, 34, SOCF_LE },
    { COSf, 3, 31, SOCF_LE },
    { SOURCEf, 4, 27, SOCF_LE },
    { SMPf, 1, 26, 0 },
    { INGRESS_TAGGEDf, 1, 25, 0 },
    { IPf, 1, 24, 0 },
    { CNGf, 1, 23, 0 },
    { SRC_MODIDf, 6, 17, SOCF_LE },
    { SRC_PORT_TGIDf, 6, 11, SOCF_LE },
    { DST_MODIDf, 6, 5, SOCF_LE },
    { DST_PORTf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CCPm_fields[] = {
    { CCPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES1_CCP_BCM5673_A0m_fields[] = {
    { CCP_PARITYf, 1, 4, 0 },
    { CCPf, 5, 0, SOCF_LE },
    { CCP_DATAf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_CFAPm_fields[] = {
    { CFAPf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES1_CFAP_BCM5673_A0m_fields[] = {
    { CFAP_PARITYf, 1, 13, 0 },
    { CFAPf, 14, 0, SOCF_LE },
    { CFAP_DATAf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_E2EHOL_BM_0m_fields[] = {
    { E2EHOL_BM_0f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_E2EHOL_BM_1m_fields[] = {
    { E2EHOL_BM_1f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_E2EHOL_BM_2m_fields[] = {
    { E2EHOL_BM_2f, 64, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_MEMORIES1_IPMCREPm_fields[] = {
    { IPMCREPf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_IPMC_GROUP_TBLm_fields[] = {
    { PORT11_1STPTRf, 11, 121, SOCF_LE },
    { PORT10_1STPTRf, 11, 110, SOCF_LE },
    { PORT9_1STPTRf, 11, 99, SOCF_LE },
    { PORT8_1STPTRf, 11, 88, SOCF_LE },
    { PORT7_1STPTRf, 11, 77, SOCF_LE },
    { PORT6_1STPTRf, 11, 66, SOCF_LE },
    { PORT5_1STPTRf, 11, 55, SOCF_LE },
    { PORT4_1STPTRf, 11, 44, SOCF_LE },
    { PORT3_1STPTRf, 11, 33, SOCF_LE },
    { PORT2_1STPTRf, 11, 22, SOCF_LE },
    { PORT1_1STPTRf, 11, 11, SOCF_LE },
    { PORT0_1STPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_IPMC_VLAN_TBLm_fields[] = {
    { MSB_VLANf, 6, 75, SOCF_LE },
    { LSB_VLAN_BMf, 64, 11, SOCF_LE },
    { NEXTPTRf, 11, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_MSTP_TBLm_fields[] = {
    { MSTP_TBLf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES1_ST_PORT_TBLm_fields[] = {
    { ST_PORT_TBLf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_EGR_TRUNK_MAPm_fields[] = {
    { MSTP_PKT_DROP_CTRf, 18, 14, SOCF_LE },
    { MY_MODIDf, 6, 8, SOCF_LE },
    { TRUNKf, 1, 7, 0 },
    { TGIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_SRC_TRUNK_MAPm_fields[] = {
    { SRC_Tf, 1, 7, 0 },
    { SRC_TGIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ0m_fields[] = {
    { XQ0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ1m_fields[] = {
    { XQ1f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ2m_fields[] = {
    { XQ2f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ3m_fields[] = {
    { XQ3f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ4m_fields[] = {
    { XQ4f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ5m_fields[] = {
    { XQ5f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ6m_fields[] = {
    { XQ6f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ7m_fields[] = {
    { XQ7f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ8m_fields[] = {
    { XQ8f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ9m_fields[] = {
    { XQ9f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ10m_fields[] = {
    { XQ10f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ11m_fields[] = {
    { XQ11f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ12m_fields[] = {
    { XQ12f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ13m_fields[] = {
    { XQ13f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ0_BCM5673_A0m_fields[] = {
    { XQ0_PARITYf, 1, 16, 0 },
    { XQ0f, 17, 0, SOCF_LE },
    { XQ0_DATAf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ0_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ10_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ11_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ12_BCM5695_A0m_fields[] = {
    { MH_PRIORITYf, 3, 39, SOCF_LE },
    { PFMf, 2, 37, SOCF_LE },
    { HEADER_TYPEf, 2, 35, SOCF_LE },
    { MH_OPCODEf, 3, 32, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 16, SOCF_LE },
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ13_BCM5695_A0m_fields[] = {
    { CPU_OPCODEf, 16, 49, SOCF_LE },
    { MATCHED_RULEf, 7, 42, SOCF_LE },
    { MH_PRIORITYf, 3, 39, SOCF_LE },
    { PFMf, 2, 37, SOCF_LE },
    { HEADER_TYPEf, 2, 35, SOCF_LE },
    { MH_OPCODEf, 3, 32, SOCF_LE },
    { CLASSIFICATION_TAGf, 16, 16, SOCF_LE },
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ1_BCM5673_A0m_fields[] = {
    { XQ1_PARITYf, 1, 16, 0 },
    { XQ1f, 17, 0, SOCF_LE },
    { XQ1_DATAf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ1_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ2_BCM5673_A0m_fields[] = {
    { XQ2_PARITYf, 1, 16, 0 },
    { XQ2f, 17, 0, SOCF_LE },
    { XQ2_DATAf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ2_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ3_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ4_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ5_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ6_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ7_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ8_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_MMU_MEMORIES2_XQ9_BCM5695_A0m_fields[] = {
    { PURGEf, 1, 15, 0 },
    { L3f, 1, 14, 0 },
    { UNTAGf, 1, 13, 0 },
    { CELLPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PBM_COS_CCPTR_STATUS_CG0m_fields[] = {
    { PBMf, 55, 19, SOCF_LE },
    { XQ_CPU_COSf, 3, 16, SOCF_LE },
    { XQ_COSf, 3, 13, SOCF_LE },
    { COPYCOUNTPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PBM_COS_CCPTR_STATUS_CG1m_fields[] = {
    { PBMf, 55, 19, SOCF_LE },
    { XQ_CPU_COSf, 3, 16, SOCF_LE },
    { XQ_COSf, 3, 13, SOCF_LE },
    { COPYCOUNTPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0)
soc_field_info_t soc_MMU_PBM_COS_CCPTR_STATUS_CG0_BCM5650_C0m_fields[] = {
    { RESERVEDf, 26, 48, SOCF_LE|SOCF_RES },
    { PBMf, 29, 19, SOCF_LE },
    { XQ_CPU_COSf, 3, 16, SOCF_LE },
    { XQ_COSf, 3, 13, SOCF_LE },
    { COPYCOUNTPOINTERf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_PFAP_MEMm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { PTR_1f, 14, 14, SOCF_LE },
    { PTR_0f, 14, 0, SOCF_LE },
    { ECCPBITSf, 1, 7, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_PFAP_MEM_BCM56334_A0m_fields[] = {
    { PARITYf, 1, 31, 0 },
    { ECCf, 5, 26, SOCF_LE },
    { PTR_1f, 13, 13, SOCF_LE },
    { PTR_0f, 13, 0, SOCF_LE },
    { ECCPBITSf, 1, 6, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MMU_PKTLINK0m_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCPf, 6, 14, SOCF_LE },
    { ECCf, 5, 14, SOCF_LE },
    { NEXT_PKTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_PKTLINK54m_fields[] = {
    { PARITYf, 1, 35, 0 },
    { ECCPf, 7, 29, SOCF_LE },
    { ECCf, 6, 29, SOCF_LE },
    { FRAG_VALIDf, 1, 28, 0 },
    { DATAf, 29, 0, SOCF_LE },
    { NEXT_FRAG_PKTf, 14, 14, SOCF_LE },
    { NEXT_PKTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_PKTLINK0_BCM56334_A0m_fields[] = {
    { PARITYf, 1, 18, 0 },
    { ECCPf, 6, 13, SOCF_LE },
    { ECCf, 5, 13, SOCF_LE },
    { NEXT_PKTf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_PKTLINK0_BCM56624_A0m_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCPf, 6, 14, SOCF_LE },
    { ECCf, 5, 14, SOCF_LE },
    { NEXT_PKTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_PKTLINK0_BCM56820_A0m_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCPf, 6, 14, SOCF_LE },
    { ECCf, 5, 14, SOCF_LE },
    { NEXT_PKTf, 14, 0, SOCF_LE },
    { DATAf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_PQE_MEMm_fields[] = {
    { PARITYf, 1, 47, 0 },
    { ECCf, 6, 41, SOCF_LE },
    { DATAWIDTHf, 1, 41, 0 },
    { REVERSED_BITSf, 1, 40, SOCF_RES },
    { E2EFC_VLDf, 1, 39, 0 },
    { E2ESRC_PIDf, 6, 33, SOCF_LE },
    { E2EMOD_PTRf, 2, 31, SOCF_LE },
    { E2ECNT_PTRf, 6, 25, SOCF_LE },
    { CELL_SOPf, 1, 24, 0 },
    { CELL_HDRf, 3, 22, SOCF_LE },
    { FRAGM_DISCf, 1, 23, 0 },
    { CELL_EOPf, 1, 22, 0 },
    { CELL_PTRf, 15, 7, SOCF_LE },
    { ECCPBITSf, 1, 7, 0 },
    { WLANf, 1, 6, 0 },
    { SPIDf, 2, 4, SOCF_LE },
    { PRIORITYf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PTRCACHE_CG0_CH0m_fields[] = {
    { PARITYf, 1, 64, 0 },
    { PTR_3f, 16, 48, SOCF_LE },
    { PTR_2f, 16, 32, SOCF_LE },
    { PTR_1f, 16, 16, SOCF_LE },
    { PTR_0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PTRCACHE_CG0_CH1m_fields[] = {
    { PARITYf, 1, 64, 0 },
    { PTR_3f, 16, 48, SOCF_LE },
    { PTR_2f, 16, 32, SOCF_LE },
    { PTR_1f, 16, 16, SOCF_LE },
    { PTR_0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PTRCACHE_CG1_CH0m_fields[] = {
    { PARITYf, 1, 64, 0 },
    { PTR_3f, 16, 48, SOCF_LE },
    { PTR_2f, 16, 32, SOCF_LE },
    { PTR_1f, 16, 16, SOCF_LE },
    { PTR_0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_PTRCACHE_CG1_CH1m_fields[] = {
    { PARITYf, 1, 64, 0 },
    { PTR_3f, 16, 48, SOCF_LE },
    { PTR_2f, 16, 32, SOCF_LE },
    { PTR_1f, 16, 16, SOCF_LE },
    { PTR_0f, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_PTRCACHE_CH0m_fields[] = {
    { PARITYf, 1, 68, 0 },
    { PTR_3f, 17, 51, SOCF_LE },
    { PTR_2f, 17, 34, SOCF_LE },
    { PTR_1f, 17, 17, SOCF_LE },
    { PTR_0f, 17, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_PTRCACHE_CH1m_fields[] = {
    { PARITYf, 1, 68, 0 },
    { PTR_3f, 17, 51, SOCF_LE },
    { PTR_2f, 17, 34, SOCF_LE },
    { PTR_1f, 17, 17, SOCF_LE },
    { PTR_0f, 17, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDEHEADER_MEM0m_fields[] = {
    { PARITYf, 1, 81, 0 },
    { MMU_PASSTHRU_0f, 81, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDEHEADER_MEM1m_fields[] = {
    { PARITYf, 1, 81, 0 },
    { RESERVEDf, 6, 75, SOCF_LE|SOCF_RES },
    { MMU_PASSTHRU_1f, 75, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDE_COSPCP_MEMm_fields[] = {
    { PARITYf, 1, 87, 0 },
    { ECCf, 7, 80, SOCF_LE },
    { MEMCNTWIDTHf, 1, 80, 0 },
    { PG1f, 8, 72, SOCF_LE },
    { PG0f, 8, 64, SOCF_LE },
    { COSCNT7f, 8, 56, SOCF_LE },
    { COSCNT6f, 8, 48, SOCF_LE },
    { COSCNT5f, 8, 40, SOCF_LE },
    { COSCNT4f, 8, 32, SOCF_LE },
    { COSCNT3f, 8, 24, SOCF_LE },
    { COSCNT2f, 8, 16, SOCF_LE },
    { COSCNT1f, 8, 8, SOCF_LE },
    { ECCPBITSf, 1, 8, 0 },
    { CNTWIDTHf, 1, 8, 0 },
    { COSCNT0f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDE_DESCP_MEMm_fields[] = {
    { PARITYf, 1, 38, 0 },
    { ECCf, 6, 32, SOCF_LE },
    { DATA_WIDTHf, 1, 32, 0 },
    { COPY_TO_CPUf, 1, 31, 0 },
    { REDIRECT_EGRf, 1, 30, 0 },
    { EOP_CELLf, 1, 29, 0 },
    { PKT_PTRf, 14, 15, SOCF_LE },
    { PKT_SOP_PTRf, 15, 0, SOCF_LE },
    { ECCPBITSf, 1, 7, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDE_FREELIST_MEMm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { DATA_WIDTHf, 1, 10, 0 },
    { FREELISTf, 10, 0, SOCF_LE },
    { ECCPBITSf, 1, 5, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDE_PKTLINK_MEMm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { DATA_WIDTHf, 1, 10, 0 },
    { PKTLINKf, 10, 0, SOCF_LE },
    { ECCPBITSf, 1, 5, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_RDE_PRCP_MEMm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { DATAWIDTHf, 1, 16, 0 },
    { PTR_1f, 8, 8, SOCF_LE },
    { PRCPWIDTHf, 1, 8, 0 },
    { PTR_0f, 8, 0, SOCF_LE },
    { ECCPBITSf, 1, 6, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_TOQRDEm_fields[] = {
    { PARITYf, 1, 45, 0 },
    { EP_RDE_INFO_INDEXf, 10, 35, SOCF_LE },
    { DATAf, 45, 0, SOCF_LE },
    { COSf, 3, 32, SOCF_LE },
    { EOPf, 1, 31, 0 },
    { REDIRECT_TYPEf, 1, 30, 0 },
    { LAST_COPYf, 1, 29, 0 },
    { PKT_PTRf, 14, 15, SOCF_LE },
    { SOP_CELL_PTRf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG0_CH0m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG0_CH1m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG0_CH0_BCM5650_C0m_fields[] = {
    { RESERVEDf, 36, 29, SOCF_LE|SOCF_RES },
    { BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG0_CH1_BCM5650_C0m_fields[] = {
    { RESERVEDf, 36, 29, SOCF_LE|SOCF_RES },
    { BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG1_CH0m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_BITMAP_CG1_CH1m_fields[] = {
    { RESERVEDf, 11, 54, SOCF_LE|SOCF_RES },
    { BITMAPf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG0_CH0_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG0_CH0_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG0_CH1_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG0_CH1_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG1_CH0_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG1_CH0_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG1_CH1_HIm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_WAIT_QUEUE_CG1_CH1_LOm_fields[] = {
    { DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_WAMU_MEM0m_fields[] = {
    { VALIDf, 1, 85, 0 },
    { FRAGM_IDf, 16, 69, SOCF_LE },
    { TYPEf, 1, 68, 0 },
    { OFFSETf, 14, 54, SOCF_LE },
    { PKT_PRIf, 4, 50, SOCF_LE },
    { PKT_PTRf, 14, 36, SOCF_LE },
    { PKT_LENGTHf, 7, 29, SOCF_LE },
    { COSf, 5, 24, SOCF_LE },
    { CELL_PTRf, 15, 9, SOCF_LE },
    { CELL_HDRf, 2, 7, SOCF_LE },
    { PORT_CNTf, 6, 1, SOCF_LE },
    { HITf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_WAMU_MEM3m_fields[] = {
    { PARITYf, 1, 95, 0 },
    { ECCf, 9, 86, SOCF_LE },
    { DATAWIDTHf, 1, 86, 0 },
    { VALIDf, 1, 85, 0 },
    { FRAGM_IDf, 16, 69, SOCF_LE },
    { TYPEf, 1, 68, 0 },
    { OFFSETf, 14, 54, SOCF_LE },
    { PKT_PRIf, 4, 50, SOCF_LE },
    { PKT_PTRf, 14, 36, SOCF_LE },
    { PKT_LENGTHf, 7, 29, SOCF_LE },
    { COSf, 5, 24, SOCF_LE },
    { CELL_PTRf, 15, 9, SOCF_LE },
    { CELL_HDRf, 2, 7, SOCF_LE },
    { PORT_CNTf, 6, 1, SOCF_LE },
    { HITf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_WRED_CFG_CELLm_fields[] = {
    { PARITY_1f, 1, 53, 0 },
    { ENABLEf, 1, 52, 0 },
    { CAP_AVERAGEf, 1, 51, 0 },
    { WEIGHTf, 4, 47, SOCF_LE },
    { NONTCP_MAXDROPRATEf, 4, 43, SOCF_LE },
    { RED_MAXDROPRATEf, 4, 39, SOCF_LE },
    { YELLOW_MAXDROPRATEf, 4, 35, SOCF_LE },
    { GREEN_MAXDROPRATEf, 4, 31, SOCF_LE },
    { PARITY_0f, 1, 30, 0 },
    { AVGQSIZEf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_0_CELLm_fields[] = {
    { PARITY_1f, 1, 61, 0 },
    { YELLOW_DROPENDPOINTf, 15, 46, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 15, 31, SOCF_LE },
    { PARITY_0f, 1, 30, 0 },
    { GREEN_DROPENDPOINTf, 15, 15, SOCF_LE },
    { GREEN_DROPSTARTPOINTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_0_PACKETm_fields[] = {
    { PARITY_1f, 1, 57, 0 },
    { YELLOW_DROPENDPOINTf, 14, 43, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 14, 29, SOCF_LE },
    { PARITY_0f, 1, 28, 0 },
    { GREEN_DROPENDPOINTf, 14, 14, SOCF_LE },
    { GREEN_DROPSTARTPOINTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_0_PACKET_BCM56334_A0m_fields[] = {
    { PARITY_1f, 1, 53, 0 },
    { YELLOW_DROPENDPOINTf, 13, 40, SOCF_LE },
    { YELLOW_DROPSTARTPOINTf, 13, 27, SOCF_LE },
    { PARITY_0f, 1, 26, 0 },
    { GREEN_DROPENDPOINTf, 13, 13, SOCF_LE },
    { GREEN_DROPSTARTPOINTf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_1_CELLm_fields[] = {
    { PARITY_1f, 1, 61, 0 },
    { NONTCP_DROPENDPOINTf, 15, 46, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 15, 31, SOCF_LE },
    { PARITY_0f, 1, 30, 0 },
    { RED_DROPENDPOINTf, 15, 15, SOCF_LE },
    { RED_DROPSTARTPOINTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_1_PACKETm_fields[] = {
    { PARITY_1f, 1, 57, 0 },
    { NONTCP_DROPENDPOINTf, 14, 43, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 14, 29, SOCF_LE },
    { PARITY_0f, 1, 28, 0 },
    { RED_DROPENDPOINTf, 14, 14, SOCF_LE },
    { RED_DROPSTARTPOINTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MMU_WRED_PORT_THD_1_PACKET_BCM56334_A0m_fields[] = {
    { PARITY_1f, 1, 53, 0 },
    { NONTCP_DROPENDPOINTf, 13, 40, SOCF_LE },
    { NONTCP_DROPSTARTPOINTf, 13, 27, SOCF_LE },
    { PARITY_0f, 1, 26, 0 },
    { RED_DROPENDPOINTf, 13, 13, SOCF_LE },
    { RED_DROPSTARTPOINTf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ0m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ1m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ2m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ3m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ4m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ5m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ6m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ7m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ8m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ9m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ10m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ11m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ12m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ13m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ14m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ15m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ16m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ17m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ18m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ19m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ20m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ21m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ22m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ23m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ24m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ25m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ26m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ27m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ28m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ29m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ30m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ31m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ32m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ33m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ34m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ35m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ36m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ37m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ38m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ39m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ40m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ41m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ42m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ43m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ44m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ45m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ46m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ47m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ48m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ49m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ50m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ51m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ52m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ53m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ54m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
soc_field_info_t soc_MMU_XQ55m_fields[] = {
    { PARITYf, 1, 23, 0 },
    { L3f, 1, 22, 0 },
    { UNTAGf, 1, 21, 0 },
    { PURGEf, 1, 20, 0 },
    { SINGLECELLf, 1, 19, 0 },
    { IPMCf, 1, 18, 0 },
    { PTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_XQ0_BCM53314_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 9, 70, SOCF_LE },
    { NEXT_POINTERf, 14, 65, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 65, SOCF_LE },
    { L3_MTU_FAILEDf, 1, 64, 0 },
    { PARITY0_DATAf, 64, 1, SOCF_LE },
    { DATAf, 65, 0, SOCF_LE },
    { COSf, 3, 61, SOCF_LE },
    { CPU_OPCODEf, 28, 33, SOCF_LE },
    { MATCHED_RULEf, 11, 22, SOCF_LE },
    { RESERVED_0f, 5, 17, SOCF_LE|SOCF_RES },
    { EMIRRORf, 1, 16, 0 },
    { IMIRRORf, 1, 15, 0 },
    { PKT_PTRf, 12, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ0_BCM56218_A0m_fields[] = {
    { HDR_EXT_OVERLAYf, 8, 155, SOCF_LE },
    { PARITY1_DATAf, 71, 92, SOCF_LE },
    { MODULE_HEADERf, 71, 92, SOCF_LE },
    { L3_MTU_FAILEDf, 1, 154, 0 },
    { LBIDf, 8, 146, SOCF_LE },
    { VC_LABELf, 16, 130, SOCF_LE },
    { MCSTf, 1, 129, 0 },
    { SRC_PORT_TGIDf, 18, 111, SOCF_LE },
    { DESTINATIONf, 16, 105, SOCF_LE },
    { SRC_MODIDf, 8, 97, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 92, SOCF_LE },
    { PARITY_1f, 1, 91, 0 },
    { COSf, 3, 88, SOCF_LE },
    { PARITY0_DATAf, 90, 1, SOCF_LE },
    { CPU_OPCODEf, 26, 62, SOCF_LE },
    { MATCHED_RULEf, 11, 51, SOCF_LE },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_XQ0_BCM56224_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 11, 152, SOCF_LE },
    { NEXT_POINTERf, 16, 147, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 147, SOCF_LE },
    { HDR_EXT_OVERLAYf, 8, 139, SOCF_LE },
    { PARITY1_DATAf, 55, 92, SOCF_LE },
    { MODULE_HEADERf, 55, 92, SOCF_LE },
    { DATAf, 147, 0, SOCF_LE },
    { L3_MTU_FAILEDf, 1, 138, 0 },
    { LBIDf, 8, 130, SOCF_LE },
    { VC_LABELf, 16, 114, SOCF_LE },
    { MCSTf, 1, 113, 0 },
    { SRC_PORT_TGIDf, 8, 105, SOCF_LE },
    { SRC_MODIDf, 8, 97, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 92, SOCF_LE },
    { PARITY_1f, 1, 91, 0 },
    { COSf, 3, 88, SOCF_LE },
    { PARITY0_DATAf, 90, 1, SOCF_LE },
    { CPU_OPCODEf, 26, 62, SOCF_LE },
    { MATCHED_RULEf, 11, 51, SOCF_LE },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MMU_XQ0_BCM56504_A0m_fields[] = {
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ0_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ10_BCM56218_A0m_fields[] = {
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_XQ10_BCM56224_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 10, 25, SOCF_LE },
    { NEXT_POINTERf, 15, 20, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { PARITY_DATAf, 19, 1, SOCF_LE },
    { DATAf, 20, 0, SOCF_LE },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ10_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ11_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ12_BCM56601_A0m_fields[] = {
    { RESERVEDf, 81, 47, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 46, 0 },
    { NEXTPTRf, 13, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ13_BCM56601_A0m_fields[] = {
    { RESERVEDf, 24, 104, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 103, 0 },
    { NEXTPTRf, 12, 91, SOCF_LE },
    { RULEf, 18, 73, SOCF_LE },
    { OPCODEf, 40, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_MMU_XQ1_BCM53314_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 9, 22, SOCF_LE },
    { NEXT_POINTERf, 14, 17, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 17, SOCF_LE },
    { EMIRRORf, 1, 16, 0 },
    { PARITY_DATAf, 16, 1, SOCF_LE },
    { DATAf, 17, 0, SOCF_LE },
    { IMIRRORf, 1, 15, 0 },
    { PKT_PTRf, 12, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ1_BCM56218_A0m_fields[] = {
    { HDR_EXT_OVERLAYf, 8, 115, SOCF_LE },
    { PARITY1_DATAf, 71, 52, SOCF_LE },
    { MODULE_HEADERf, 71, 52, SOCF_LE },
    { RESERVED_2f, 1, 114, SOCF_RES },
    { LBIDf, 8, 106, SOCF_LE },
    { VC_LABELf, 16, 90, SOCF_LE },
    { MCSTf, 1, 89, 0 },
    { SRC_PORT_TGIDf, 8, 81, SOCF_LE },
    { DESTINATIONf, 16, 65, SOCF_LE },
    { SRC_MODIDf, 8, 57, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 52, SOCF_LE },
    { PARITY_1f, 1, 51, 0 },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { PARITY0_DATAf, 50, 1, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_XQ1_BCM56224_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 11, 112, SOCF_LE },
    { NEXT_POINTERf, 16, 107, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 107, SOCF_LE },
    { HDR_EXT_OVERLAYf, 8, 99, SOCF_LE },
    { PARITY1_DATAf, 55, 52, SOCF_LE },
    { MODULE_HEADERf, 55, 52, SOCF_LE },
    { DATAf, 107, 0, SOCF_LE },
    { RESERVED_2f, 1, 98, SOCF_RES },
    { LBIDf, 8, 90, SOCF_LE },
    { VC_LABELf, 16, 74, SOCF_LE },
    { MCSTf, 1, 73, 0 },
    { SRC_PORT_TGIDf, 8, 65, SOCF_LE },
    { SRC_MODIDf, 8, 57, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 52, SOCF_LE },
    { PARITY_1f, 1, 51, 0 },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { PARITY0_DATAf, 50, 1, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ1_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_MMU_XQ24_BCM56304_B0m_fields[] = {
    { MODULE_HEADERf, 28, 57, SOCF_LE },
    { PARITY_1f, 1, 56, 0 },
    { IPMC_VLAN_TBL_PTRf, 10, 46, SOCF_LE },
    { HEADER_TYPEf, 2, 44, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 33, SOCF_LE },
    { MH_OPCODEf, 3, 30, SOCF_LE },
    { MH_PRIORITYf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_MMU_XQ24_BCM56504_A0m_fields[] = {
    { PARITY_1f, 1, 58, 0 },
    { IPMC_VLAN_TBL_PTRf, 10, 48, SOCF_LE },
    { CNGf, 2, 46, SOCF_LE },
    { HEADER_TYPEf, 2, 44, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 33, SOCF_LE },
    { MH_OPCODEf, 3, 30, SOCF_LE },
    { MH_PRIORITYf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_MMU_XQ24_BCM56504_B0m_fields[] = {
    { MODULE_HEADERf, 28, 54, SOCF_LE },
    { PARITY_1f, 1, 53, 0 },
    { IPMC_VLAN_TBL_PTRf, 10, 43, SOCF_LE },
    { HEADER_TYPEf, 2, 41, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 30, SOCF_LE },
    { MH_OPCODEf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_MMU_XQ24_BCM56514_A0m_fields[] = {
    { MODULE_HEADERf, 28, 55, SOCF_LE },
    { PARITY_1f, 1, 54, 0 },
    { IPMC_INDEXf, 11, 43, SOCF_LE },
    { HEADER_TYPEf, 2, 41, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 30, SOCF_LE },
    { MH_OPCODEf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_MMU_XQ28_BCM56304_B0m_fields[] = {
    { MODULE_HEADERf, 28, 86, SOCF_LE },
    { PARITY_1f, 1, 85, 0 },
    { COSf, 3, 82, SOCF_LE },
    { CPU_OPCODEf, 25, 57, SOCF_LE },
    { MATCHED_RULEf, 11, 46, SOCF_LE },
    { HEADER_TYPEf, 2, 44, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 33, SOCF_LE },
    { MH_OPCODEf, 3, 30, SOCF_LE },
    { MH_PRIORITYf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56504_A0)
soc_field_info_t soc_MMU_XQ28_BCM56504_A0m_fields[] = {
    { PARITY_1f, 1, 87, 0 },
    { COSf, 3, 84, SOCF_LE },
    { CPU_OPCODEf, 25, 59, SOCF_LE },
    { MATCHED_RULEf, 11, 48, SOCF_LE },
    { CNGf, 2, 46, SOCF_LE },
    { HEADER_TYPEf, 2, 44, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 33, SOCF_LE },
    { MH_OPCODEf, 3, 30, SOCF_LE },
    { MH_PRIORITYf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_MMU_XQ28_BCM56504_B0m_fields[] = {
    { MODULE_HEADERf, 28, 83, SOCF_LE },
    { PARITY_1f, 1, 82, 0 },
    { COSf, 3, 79, SOCF_LE },
    { CPU_OPCODEf, 25, 54, SOCF_LE },
    { MATCHED_RULEf, 11, 43, SOCF_LE },
    { HEADER_TYPEf, 2, 41, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 30, SOCF_LE },
    { MH_OPCODEf, 3, 27, SOCF_LE },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ2_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_MMU_XQ3_BCM56224_A0m_fields[] = {
    { NEXT_XQ_POINTERf, 11, 25, SOCF_LE },
    { NEXT_POINTERf, 16, 20, SOCF_LE },
    { NEXT_XQ_POINTER_ECCf, 5, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { PARITY_DATAf, 19, 1, SOCF_LE },
    { DATAf, 20, 0, SOCF_LE },
    { IMIRRORf, 1, 18, 0 },
    { L3IPMCf, 1, 17, 0 },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ3_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ4_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ5_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ6_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ7_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ8_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MMU_XQ9_BCM56601_A0m_fields[] = {
    { RESERVEDf, 82, 46, SOCF_LE|SOCF_RES },
    { PARITYf, 1, 45, 0 },
    { NEXTPTRf, 12, 33, SOCF_LE },
    { ENGMRf, 1, 32, 0 },
    { INGMRf, 1, 31, 0 },
    { SWITCHf, 1, 30, 0 },
    { PURGEf, 1, 29, 0 },
    { IPMCf, 1, 28, 0 },
    { ECNf, 1, 27, 0 },
    { CELLSIZEf, 9, 18, SOCF_LE },
    { CELLPTRf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_MODPORT_MAPm_fields[] = {
    { HIGIG_TRUNK_OVERRIDEf, 2, 4, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MODPORT_MAP_BCM56218_A0m_fields[] = {
    { HIGIG_PORT_BITMAPf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_MODPORT_MAP_BCM56224_A0m_fields[] = {
    { HIGIG_TRUNK_OVERRIDEf, 2, 6, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MODPORT_MAP_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 7, 0 },
    { RESERVEDf, 1, 6, SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 2, 4, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MODPORT_MAP_BCM56624_A0m_fields[] = {
    { HIGIG_TRUNK_OVERRIDEf, 8, 8, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MODPORT_MAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 70, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 16, 54, SOCF_LE },
    { HIGIG_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 54, 0, SOCF_LE },
    { HIGIG_PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_MODPORT_MAP_BCM56800_A0m_fields[] = {
    { HIGIG_TRUNK_OVERRIDEf, 8, 21, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_MODPORT_MAP_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 37, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 8, 29, SOCF_LE },
    { HIGIG_PORT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_MPLS_ENTRYm_fields[] = {
    { EVEN_PARITYf, 1, 87, 0 },
    { PW_TERM_NUM_VALIDf, 1, 86, 0 },
    { PW_TERM_NUMf, 12, 74, SOCF_LE },
    { TRUST_OUTER_DOT1P_PTRf, 6, 68, SOCF_LE },
    { V6_ENABLEf, 1, 70, 0 },
    { V4_ENABLEf, 1, 69, 0 },
    { DECAP_USE_EXP_FOR_INNERf, 1, 68, 0 },
    { NEXT_HOP_INDEXf, 14, 54, SOCF_LE },
    { SOURCE_VPf, 13, 54, SOCF_LE },
    { L3_IIFf, 13, 54, SOCF_LE },
    { ECMP_PTRf, 11, 54, SOCF_LE },
    { NEW_PRIf, 4, 50, SOCF_LE },
    { EXP_MAPPING_PTRf, 5, 45, SOCF_LE },
    { DECAP_USE_EXP_FOR_PRIf, 2, 43, SOCF_LE },
    { DECAP_USE_TTLf, 1, 42, 0 },
    { CW_CHECK_CTRLf, 2, 40, SOCF_LE },
    { MPLS_ACTION_IF_NOT_BOSf, 2, 38, SOCF_LE },
    { MPLS_ACTION_IF_BOSf, 3, 35, SOCF_LE },
    { MPLS_LABELf, 20, 15, SOCF_LE },
    { Tf, 1, 14, 0 },
    { MODULE_IDf, 7, 7, SOCF_LE },
    { TGIDf, 7, 1, SOCF_LE },
    { PORT_NUMf, 6, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_MPLS_ENTRY_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 92, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 1, 91, SOCF_RES },
    { MIM_NVP__ISID_LOOKUP_TYPEf, 1, 91, 0 },
    { DATAf, 54, 38, SOCF_LE },
    { USE_VINTF_CTR_IDXf, 1, 90, 0 },
    { MIM_NVP__SVPf, 13, 78, SOCF_LE },
    { MIM_ISID__SVPf, 13, 78, SOCF_LE },
    { PW_TERM_NUM_VALIDf, 1, 89, 0 },
    { VINTF_CTR_IDXf, 13, 77, SOCF_LE },
    { PW_TERM_NUMf, 12, 77, SOCF_LE },
    { MIM_NVP__BVIDf, 12, 66, SOCF_LE },
    { MIM_ISID__RESERVED_1f, 25, 53, SOCF_LE },
    { TRUST_OUTER_DOT1P_PTRf, 6, 71, SOCF_LE },
    { V6_ENABLEf, 1, 73, 0 },
    { V4_ENABLEf, 1, 72, 0 },
    { DECAP_USE_EXP_FOR_INNERf, 1, 71, 0 },
    { NEXT_HOP_INDEXf, 14, 57, SOCF_LE },
    { SOURCE_VPf, 13, 57, SOCF_LE },
    { L3_IIFf, 13, 57, SOCF_LE },
    { ECMP_PTRf, 10, 57, SOCF_LE },
    { MIM_NVP__BMACSAf, 48, 18, SOCF_LE },
    { NEW_PRIf, 4, 53, SOCF_LE },
    { EXP_MAPPING_PTRf, 5, 48, SOCF_LE },
    { MIM_ISID__VFIf, 12, 41, SOCF_LE },
    { DECAP_USE_EXP_FOR_PRIf, 2, 46, SOCF_LE },
    { DECAP_USE_TTLf, 1, 45, 0 },
    { CW_CHECK_CTRLf, 2, 43, SOCF_LE },
    { MPLS_ACTION_IF_NOT_BOSf, 2, 41, SOCF_LE },
    { MPLS_ACTION_IF_BOSf, 3, 38, SOCF_LE },
    { MIM_ISID__ISIDf, 24, 17, SOCF_LE },
    { MPLS_LABELf, 20, 18, SOCF_LE },
    { KEYf, 34, 4, SOCF_LE },
    { Tf, 1, 17, 0 },
    { MIM_NVP__Tf, 1, 17, 0 },
    { MODULE_IDf, 7, 10, SOCF_LE },
    { MIM_NVP__MODULE_IDf, 7, 10, SOCF_LE },
    { MIM_ISID__RESERVED_0f, 13, 4, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { MIM_NVP__TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { MIM_NVP__PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_MPLS_ENTRY_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 92, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 1, 91, SOCF_RES },
    { MIM_NVP__ISID_LOOKUP_TYPEf, 1, 91, 0 },
    { WLAN_MAC__RESERVED_0f, 15, 77, SOCF_LE },
    { DATAf, 54, 38, SOCF_LE },
    { USE_VINTF_CTR_IDXf, 1, 90, 0 },
    { MIM_NVP__SVPf, 13, 78, SOCF_LE },
    { MIM_ISID__SVPf, 13, 78, SOCF_LE },
    { PW_TERM_NUM_VALIDf, 1, 89, 0 },
    { VINTF_CTR_IDXf, 13, 77, SOCF_LE },
    { PW_TERM_NUMf, 12, 77, SOCF_LE },
    { MIM_NVP__BVIDf, 12, 66, SOCF_LE },
    { MIM_ISID__RESERVED_1f, 25, 53, SOCF_LE },
    { WLAN_MAC__DOT1X_STATEf, 1, 76, 0 },
    { TRUST_OUTER_DOT1P_PTRf, 6, 71, SOCF_LE },
    { WLAN_MAC__RICf, 1, 75, 0 },
    { WLAN_MAC__ROCf, 1, 74, 0 },
    { V6_ENABLEf, 1, 73, 0 },
    { WLAN_MAC__RIC_HA_VPf, 11, 63, SOCF_LE },
    { V4_ENABLEf, 1, 72, 0 },
    { DECAP_USE_EXP_FOR_INNERf, 1, 71, 0 },
    { NEXT_HOP_INDEXf, 14, 57, SOCF_LE },
    { SOURCE_VPf, 13, 57, SOCF_LE },
    { L3_IIFf, 13, 57, SOCF_LE },
    { ECMP_PTRf, 10, 57, SOCF_LE },
    { MIM_NVP__BMACSAf, 48, 18, SOCF_LE },
    { WLAN_MAC__RIC_WTP_VPf, 11, 52, SOCF_LE },
    { NEW_PRIf, 4, 53, SOCF_LE },
    { EXP_MAPPING_PTRf, 5, 48, SOCF_LE },
    { MIM_ISID__VFIf, 12, 41, SOCF_LE },
    { WLAN_MAC__MAC_ADDRf, 48, 4, SOCF_LE },
    { DECAP_USE_EXP_FOR_PRIf, 2, 46, SOCF_LE },
    { DECAP_USE_TTLf, 1, 45, 0 },
    { CW_CHECK_CTRLf, 2, 43, SOCF_LE },
    { MPLS_ACTION_IF_NOT_BOSf, 2, 41, SOCF_LE },
    { MPLS_ACTION_IF_BOSf, 3, 38, SOCF_LE },
    { MIM_ISID__ISIDf, 24, 17, SOCF_LE },
    { MPLS_LABELf, 20, 18, SOCF_LE },
    { KEYf, 34, 4, SOCF_LE },
    { Tf, 1, 17, 0 },
    { MIM_NVP__Tf, 1, 17, 0 },
    { MODULE_IDf, 7, 10, SOCF_LE },
    { MIM_NVP__MODULE_IDf, 7, 10, SOCF_LE },
    { MIM_ISID__RESERVED_0f, 13, 4, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { MIM_NVP__TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { MIM_NVP__PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MPLS_EXPm_fields[] = {
    { CNGf, 2, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_MPLS_STATION_TCAMm_fields[] = {
    { VLAN_ID_MASKf, 12, 109, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { MAC_ADDR_MASKf, 48, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_MY_STATIONm_fields[] = {
    { VALIDf, 1, 63, 0 },
    { RESERVEDf, 3, 60, SOCF_LE|SOCF_RES },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_NEXT_HOP_EXTm_fields[] = {
    { RESERVEDf, 4, 92, SOCF_LE|SOCF_RES },
    { FASTREROUTE_LABELf, 20, 72, SOCF_LE },
    { MAC_ADDRf, 48, 24, SOCF_LE },
    { MODIDf, 6, 18, SOCF_LE },
    { PORT_TGIDf, 6, 12, SOCF_LE },
    { L3_INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_NEXT_HOP_INTm_fields[] = {
    { PARITYf, 4, 96, SOCF_LE },
    { RESERVEDf, 4, 92, SOCF_LE|SOCF_RES },
    { MODID_3f, 6, 90, SOCF_LE },
    { FASTREROUTE_LABELf, 20, 72, SOCF_LE },
    { PORT_TGID_3f, 6, 84, SOCF_LE },
    { L3_INTF_NUM_3f, 12, 72, SOCF_LE },
    { MODID_2f, 6, 66, SOCF_LE },
    { MAC_ADDRf, 48, 24, SOCF_LE },
    { PORT_TGID_2f, 6, 60, SOCF_LE },
    { L3_INTF_NUM_2f, 12, 48, SOCF_LE },
    { MODID_1f, 6, 42, SOCF_LE },
    { PORT_TGID_1f, 6, 36, SOCF_LE },
    { L3_INTF_NUM_1f, 12, 24, SOCF_LE },
    { MODID_0f, 6, 18, SOCF_LE },
    { MODIDf, 6, 18, SOCF_LE },
    { PORT_TGID_0f, 6, 12, SOCF_LE },
    { PORT_TGIDf, 6, 12, SOCF_LE },
    { L3_INTF_NUM_0f, 12, 0, SOCF_LE },
    { L3_INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASKm_fields[] = {
    { BLOCK_MASKf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM53314_A0m_fields[] = {
    { BLOCK_MASK_LOf, 25, 0, SOCF_LE },
    { BLOCK_MASKf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56218_A0m_fields[] = {
    { BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { BLOCK_MASKf, 54, 0, SOCF_LE },
    { BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56224_A0m_fields[] = {
    { BLOCK_MASK_LOf, 30, 0, SOCF_LE },
    { BLOCK_MASKf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { BLOCK_MASKf, 54, 0, SOCF_LE },
    { BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56800_A0m_fields[] = {
    { BLOCK_MASKf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_OAM_LM_COUNTERSm_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_PBI_DEBUG_TABLEm_fields[] = {
    { PBI_CAPTUREDf, 200, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_PHB2_COS_MAPm_fields[] = {
    { COSf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_PORT_CBL_TABLEm_fields[] = {
    { VIRTUAL_PORT_LEARNING_CLASSf, 2, 2, SOCF_LE },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_PORT_CBL_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 },
    { VIRTUAL_PORT_LEARNING_CLASSf, 2, 2, SOCF_LE },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_PORT_COS_MAPm_fields[] = {
    { HG_COSf, 5, 3, SOCF_LE },
    { COSf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_COS_MAP_BCM56820_A0m_fields[] = {
    { COSf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_PORT_LAG_FAILOVER_SETm_fields[] = {
    { FAILOVER_SET_SIZEf, 3, 99, SOCF_LE },
    { RTAGf, 3, 96, SOCF_LE },
    { MODULE7f, 7, 89, SOCF_LE },
    { PORT7f, 5, 84, SOCF_LE },
    { MODULE6f, 7, 77, SOCF_LE },
    { PORT6f, 5, 72, SOCF_LE },
    { MODULE5f, 7, 65, SOCF_LE },
    { PORT5f, 5, 60, SOCF_LE },
    { MODULE4f, 7, 53, SOCF_LE },
    { PORT4f, 5, 48, SOCF_LE },
    { MODULE3f, 7, 41, SOCF_LE },
    { PORT3f, 5, 36, SOCF_LE },
    { MODULE2f, 7, 29, SOCF_LE },
    { PORT2f, 5, 24, SOCF_LE },
    { MODULE1f, 7, 17, SOCF_LE },
    { PORT1f, 5, 12, SOCF_LE },
    { MODULE0f, 7, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_LAG_FAILOVER_SET_BCM56624_A0m_fields[] = {
    { FAILOVER_SET_SIZEf, 3, 107, SOCF_LE },
    { RTAGf, 3, 104, SOCF_LE },
    { MODULE7f, 7, 97, SOCF_LE },
    { PORT7f, 6, 91, SOCF_LE },
    { MODULE6f, 7, 84, SOCF_LE },
    { PORT6f, 6, 78, SOCF_LE },
    { MODULE5f, 7, 71, SOCF_LE },
    { PORT5f, 6, 65, SOCF_LE },
    { MODULE4f, 7, 58, SOCF_LE },
    { PORT4f, 6, 52, SOCF_LE },
    { MODULE3f, 7, 45, SOCF_LE },
    { PORT3f, 6, 39, SOCF_LE },
    { MODULE2f, 7, 32, SOCF_LE },
    { PORT2f, 6, 26, SOCF_LE },
    { MODULE1f, 7, 19, SOCF_LE },
    { PORT1f, 6, 13, SOCF_LE },
    { MODULE0f, 7, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_LAG_FAILOVER_SET_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 110, 0 },
    { FAILOVER_SET_SIZEf, 3, 107, SOCF_LE },
    { RTAGf, 3, 104, SOCF_LE },
    { MODULE7f, 7, 97, SOCF_LE },
    { PORT7f, 6, 91, SOCF_LE },
    { MODULE6f, 7, 84, SOCF_LE },
    { PORT6f, 6, 78, SOCF_LE },
    { MODULE5f, 7, 71, SOCF_LE },
    { PORT5f, 6, 65, SOCF_LE },
    { MODULE4f, 7, 58, SOCF_LE },
    { PORT4f, 6, 52, SOCF_LE },
    { MODULE3f, 7, 45, SOCF_LE },
    { PORT3f, 6, 39, SOCF_LE },
    { MODULE2f, 7, 32, SOCF_LE },
    { PORT2f, 6, 26, SOCF_LE },
    { MODULE1f, 7, 19, SOCF_LE },
    { PORT1f, 6, 13, SOCF_LE },
    { MODULE0f, 7, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_PORT_LAG_FAILOVER_SET_BCM56820_A0m_fields[] = {
    { FAILOVER_SET_SIZEf, 3, 115, SOCF_LE },
    { RTAGf, 3, 112, SOCF_LE },
    { MODULE7f, 8, 104, SOCF_LE },
    { PORT7f, 6, 98, SOCF_LE },
    { MODULE6f, 8, 90, SOCF_LE },
    { PORT6f, 6, 84, SOCF_LE },
    { MODULE5f, 8, 76, SOCF_LE },
    { PORT5f, 6, 70, SOCF_LE },
    { MODULE4f, 8, 62, SOCF_LE },
    { PORT4f, 6, 56, SOCF_LE },
    { MODULE3f, 8, 48, SOCF_LE },
    { PORT3f, 6, 42, SOCF_LE },
    { MODULE2f, 8, 34, SOCF_LE },
    { PORT2f, 6, 28, SOCF_LE },
    { MODULE1f, 8, 20, SOCF_LE },
    { PORT1f, 6, 14, SOCF_LE },
    { MODULE0f, 8, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_ACTIONm_fields[] = {
    { OVER_LIMIT_DROPf, 1, 1, 0 },
    { OVER_LIMIT_TOCPUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNTm_fields[] = {
    { PORT_TRUNK_MAC_COUNTf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNT_BCM53314_A0m_fields[] = {
    { PORT_TRUNK_MAC_COUNTf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNT_BCM56224_A0m_fields[] = {
    { PORT_TRUNK_MAC_COUNTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNT_BCM56624_A0m_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNT_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 },
    { COUNTf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_LIMITm_fields[] = {
    { PORT_TRUNK_MAC_LIMITf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_LIMIT_BCM56224_A0m_fields[] = {
    { PORT_TRUNK_MAC_LIMITf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_LIMIT_BCM56624_A0m_fields[] = {
    { LIMITf, 15, 2, SOCF_LE },
    { OVER_LIMIT_DROPf, 1, 1, 0 },
    { OVER_LIMIT_TOCPUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_LIMIT_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 17, 0 },
    { LIMITf, 15, 2, SOCF_LE },
    { OVER_LIMIT_DROPf, 1, 1, 0 },
    { OVER_LIMIT_TOCPUf, 1, 0, 0 }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_PORT_TABm_fields[] = {
    { PFMf, 2, 26, SOCF_LE },
    { EN_IFILTERf, 1, 25, 0 },
    { MIRRORf, 1, 24, 0 },
    { CMLf, 3, 21, SOCF_LE },
    { DSCPf, 6, 15, SOCF_LE },
    { DSE_MODEf, 2, 13, SOCF_LE },
    { RPEf, 1, 12, 0 },
    { NEW_PRIf, 3, 9, SOCF_LE },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_5665_A0)
soc_field_info_t soc_PORT_TAB1m_fields[] = {
    { IPMC_ENABLEf, 1, 34, 0 },
    { JAM_ENf, 1, 33, 0 },
    { ST_SIMPLEXf, 1, 32, 0 },
    { FLOOD_BPDUf, 1, 31, 0 },
    { PRESERVE_FMTf, 1, 30, 0 },
    { SPEED_SELECTf, 2, 28, SOCF_LE },
    { PORT_TYPEf, 2, 26, SOCF_LE },
    { PFMf, 2, 24, SOCF_LE },
    { EN_IFILTERf, 1, 23, 0 },
    { MIRRORf, 1, 22, 0 },
    { CMLf, 3, 19, SOCF_LE },
    { TRUST_DSCPf, 1, 18, 0 },
    { DSCPf, 6, 12, SOCF_LE },
    { DSE_MODEf, 2, 10, SOCF_LE },
    { RPEf, 1, 9, 0 },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_PORT_TAB1_BCM5665_B0m_fields[] = {
    { IPMC_DO_VLANf, 1, 35, 0 },
    { IPMC_ENABLEf, 1, 34, 0 },
    { JAM_ENf, 1, 33, 0 },
    { ST_SIMPLEXf, 1, 32, 0 },
    { FLOOD_BPDUf, 1, 31, 0 },
    { PRESERVE_FMTf, 1, 30, 0 },
    { SPEED_SELECTf, 2, 28, SOCF_LE },
    { PORT_TYPEf, 2, 26, SOCF_LE },
    { PFMf, 2, 24, SOCF_LE },
    { EN_IFILTERf, 1, 23, 0 },
    { MIRRORf, 1, 22, 0 },
    { CMLf, 3, 19, SOCF_LE },
    { TRUST_DSCPf, 1, 18, 0 },
    { DSCPf, 6, 12, SOCF_LE },
    { DSE_MODEf, 2, 10, SOCF_LE },
    { RPEf, 1, 9, 0 },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_PORT_TAB_BCM56601_A0m_fields[] = {
    { RESERVED_HIGIGf, 1, 81, SOCF_RES },
    { RESERVED_NNIf, 1, 80, SOCF_RES },
    { RESERVED_MY_MODIDf, 6, 74, SOCF_LE|SOCF_RES },
    { VLAN_PRECEDENCEf, 1, 73, 0 },
    { IGNORE_PORT_IDf, 1, 72, 0 },
    { QOS_INDEXf, 3, 69, SOCF_LE },
    { THREE_MPLS_LABELf, 1, 68, 0 },
    { MPLS_ENABLEf, 1, 67, 0 },
    { MPLS_PORT_CHECKf, 1, 66, 0 },
    { FILTER_ENABLEf, 1, 65, 0 },
    { VT_MISS_DROPf, 1, 64, 0 },
    { VT_ENABLEf, 1, 63, 0 },
    { TRUST_DSCP_V4f, 1, 62, 0 },
    { TRUST_DSCP_V6f, 1, 61, 0 },
    { EN_IFILTERf, 1, 60, 0 },
    { MIRRORf, 1, 59, 0 },
    { CMLf, 3, 56, SOCF_LE },
    { PORT_PRIf, 3, 53, SOCF_LE },
    { IPMC_DO_VLANf, 1, 52, 0 },
    { V6IPMC_ENABLEf, 1, 51, 0 },
    { V4IPMC_ENABLEf, 1, 50, 0 },
    { V6L3_ENABLEf, 1, 49, 0 },
    { V4L3_ENABLEf, 1, 48, 0 },
    { DROP_BPDUf, 1, 47, 0 },
    { PORT_DIS_TAGf, 1, 46, 0 },
    { PORT_DIS_UNTAGf, 1, 45, 0 },
    { PASS_CONTROL_FRAMESf, 1, 44, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 43, 0 },
    { MAC_BASED_VID_ENABLEf, 1, 42, 0 },
    { PORT_VIDf, 12, 30, SOCF_LE },
    { PORT_VFIf, 8, 22, SOCF_LE },
    { PORT_VRFf, 8, 14, SOCF_LE },
    { PORT_L3_INTFf, 12, 2, SOCF_LE },
    { PORT_BRIDGEf, 1, 1, 0 },
    { MAP_TAG_PKT_PRIORITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_5665_A0)
soc_field_info_t soc_PORT_TAB_BCM5665_A0m_fields[] = {
    { IPMC_ENABLEf, 1, 34, 0 },
    { JAM_ENf, 1, 33, 0 },
    { ST_SIMPLEXf, 1, 32, 0 },
    { FLOOD_BPDUf, 1, 31, 0 },
    { PRESERVE_FMTf, 1, 30, 0 },
    { SPEED_SELECTf, 2, 28, SOCF_LE },
    { PORT_TYPEf, 2, 26, SOCF_LE },
    { PFMf, 2, 24, SOCF_LE },
    { EN_IFILTERf, 1, 23, 0 },
    { MIRRORf, 1, 22, 0 },
    { CMLf, 3, 19, SOCF_LE },
    { TRUST_DSCPf, 1, 18, 0 },
    { DSCPf, 6, 12, SOCF_LE },
    { DSE_MODEf, 2, 10, SOCF_LE },
    { RPEf, 1, 9, 0 },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
soc_field_info_t soc_PORT_TAB_BCM5665_B0m_fields[] = {
    { IPMC_DO_VLANf, 1, 35, 0 },
    { IPMC_ENABLEf, 1, 34, 0 },
    { JAM_ENf, 1, 33, 0 },
    { ST_SIMPLEXf, 1, 32, 0 },
    { FLOOD_BPDUf, 1, 31, 0 },
    { PRESERVE_FMTf, 1, 30, 0 },
    { SPEED_SELECTf, 2, 28, SOCF_LE },
    { PORT_TYPEf, 2, 26, SOCF_LE },
    { PFMf, 2, 24, SOCF_LE },
    { EN_IFILTERf, 1, 23, 0 },
    { MIRRORf, 1, 22, 0 },
    { CMLf, 3, 19, SOCF_LE },
    { TRUST_DSCPf, 1, 18, 0 },
    { DSCPf, 6, 12, SOCF_LE },
    { DSE_MODEf, 2, 10, SOCF_LE },
    { RPEf, 1, 9, 0 },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_PORT_TAB_BCM5673_A0m_fields[] = {
    { PFMf, 2, 26, SOCF_LE },
    { EN_IFILTERf, 1, 25, 0 },
    { MIRRORf, 1, 24, 0 },
    { CMLf, 3, 21, SOCF_LE },
    { DSCPf, 6, 15, SOCF_LE },
    { DSE_MODEf, 2, 13, SOCF_LE },
    { RPEf, 1, 12, 0 },
    { L3_ENABLEf, 1, 8, 0 },
    { BPDUf, 1, 7, 0 },
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_DIS_UNTAGf, 1, 1, 0 },
    { PORT_DIS_ALLf, 1, 0, 0 }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_PORT_TAB_BCM5695_A0m_fields[] = {
    { IP_SEC_CHECKf, 1, 31, 0 },
    { VT_MISS_DROPf, 1, 30, 0 },
    { VT_ENABLEf, 1, 29, 0 },
    { L3_UC_VLAN_DISABLEf, 1, 28, 0 },
    { L3_UC_TTL_DISABLEf, 1, 27, 0 },
    { L3_UC_DA_DISABLEf, 1, 26, 0 },
    { L3_UC_SA_DISABLEf, 1, 25, 0 },
    { TRUST_DSCPf, 1, 24, 0 },
    { PFMf, 2, 22, SOCF_LE },
    { EN_IFILTERf, 1, 21, 0 },
    { MIRRORf, 1, 20, 0 },
    { CMLf, 3, 17, SOCF_LE },
    { RPEf, 1, 16, 0 },
    { NEW_PRIf, 3, 13, SOCF_LE },
    { IPMC_DO_VLANf, 1, 12, 0 },
    { IPMC_ENABLEf, 1, 11, 0 },
    { L3_ENABLEf, 1, 10, 0 },
    { BPDUf, 1, 9, 0 },
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_DIS_TAGf, 1, 1, 0 },
    { PORT_DIS_UNTAGf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_PRI_LUTm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { PRIf, 4, 4, SOCF_LE },
    { NEXT_PRIf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_PR_TABm_fields[] = {
    { PRIf, 3, 32, SOCF_LE },
    { FRAMETYPEf, 3, 28, SOCF_LE },
    { ETHERTYPEf, 16, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_PUPFIFO_HIm_fields[] = {
    { PARITYf, 1, 18, 0 },
    { ECCf, 5, 13, SOCF_LE },
    { MCASTf, 1, 12, 0 },
    { SYSPORTf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_PUPFIFO_LOm_fields[] = {
    { PARITYf, 1, 18, 0 },
    { ECCf, 5, 13, SOCF_LE },
    { MCASTf, 1, 12, 0 },
    { SYSPORTf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QBUFFSPROFILEm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { ECCf, 4, 10, SOCF_LE },
    { ENABLEf, 1, 9, 0 },
    { BUFF_TEMPLATEf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QDEPTH_THRESH0m_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { THRESH3f, 4, 12, SOCF_LE },
    { THRESH2f, 4, 8, SOCF_LE },
    { THRESH1f, 4, 4, SOCF_LE },
    { THRESH0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QDEPTH_THRESH1m_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { THRESH3f, 4, 12, SOCF_LE },
    { THRESH2f, 4, 8, SOCF_LE },
    { THRESH1f, 4, 4, SOCF_LE },
    { THRESH0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_MAPm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { COS_PROFILEf, 2, 16, SOCF_LE },
    { QID_BASEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_PARAMETER_HIm_fields[] = {
    { PARITYf, 1, 13, 0 },
    { ECCf, 4, 9, SOCF_LE },
    { HOLD_TSf, 4, 5, SOCF_LE },
    { QTYPEf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_PARAMETER_LOm_fields[] = {
    { PARITYf, 1, 13, 0 },
    { ECCf, 4, 9, SOCF_LE },
    { HOLD_TSf, 4, 5, SOCF_LE },
    { QTYPEf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_STATE_HIm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { PKTLENGTHf, 4, 4, SOCF_LE },
    { QLENGTHf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_STATE_LOm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { PKTLENGTHf, 4, 4, SOCF_LE },
    { QLENGTHf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_TO_SC_0m_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ECCf, 5, 17, SOCF_LE },
    { MULTICASTf, 1, 16, 0 },
    { SYSPORTf, 12, 4, SOCF_LE },
    { COSf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_TO_SC_1m_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ECCf, 5, 17, SOCF_LE },
    { MULTICASTf, 1, 16, 0 },
    { SYSPORTf, 12, 4, SOCF_LE },
    { COSf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_TO_SC_2m_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ECCf, 5, 17, SOCF_LE },
    { MULTICASTf, 1, 16, 0 },
    { SYSPORTf, 12, 4, SOCF_LE },
    { COSf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_QUEUE_TO_SC_3m_fields[] = {
    { PARITYf, 1, 22, 0 },
    { ECCf, 5, 17, SOCF_LE },
    { MULTICASTf, 1, 16, 0 },
    { SYSPORTf, 12, 4, SOCF_LE },
    { COSf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_MAX_BUFFSm_fields[] = {
    { PARITYf, 1, 27, 0 },
    { ECCf, 5, 22, SOCF_LE },
    { GAINf, 4, 18, SOCF_LE },
    { MAX_BUFFSf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_Q_MIN_BUFFSm_fields[] = {
    { PARITYf, 1, 23, 0 },
    { ECCf, 5, 18, SOCF_LE },
    { MIN_BUFFSf, 18, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RANDGENm_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { RAND_ENTRYf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RATE_DELTA_MAXm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { RATE_MAX_DELTAf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_RMEPm_fields[] = {
    { EVEN_PARITYf, 1, 48, 0 },
    { VALIDf, 1, 47, 0 },
    { RMEP_TIMESTAMPf, 24, 23, SOCF_LE },
    { RMEP_TIMESTAMP_VALIDf, 1, 22, 0 },
    { RMEP_RECEIVED_CCMf, 3, 19, SOCF_LE },
    { CURRENT_RMEP_PORT_STATUS_DEFECTf, 1, 18, 0 },
    { CURRENT_RMEP_INTERFACE_STATUS_DEFECTf, 1, 17, 0 },
    { CURRENT_RMEP_CCM_DEFECTf, 1, 16, 0 },
    { CURRENT_RMEP_LAST_RDIf, 1, 15, 0 },
    { STICKY_RMEP_CCM_DEFECTf, 1, 14, 0 },
    { STICKY_RMEP_LAST_RDIf, 1, 13, 0 },
    { STICKY_RMEP_PORT_STATUS_DEFECTf, 1, 12, 0 },
    { STICKY_RMEP_INTERFACE_STATUS_DEFECTf, 1, 11, 0 },
    { STICKY_RMEP_PORT_STATUSUPf, 1, 10, 0 },
    { STICKY_RMEP_INTERFACE_STATUSUPf, 1, 9, 0 },
    { MAID_INDEXf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RT_BKm_fields[] = {
    { BUCKETf, 27, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RT_FMm_fields[] = {
    { FULL_ENABLEf, 1, 11, 0 },
    { FULL_LEVELf, 2, 9, SOCF_LE },
    { FULL_NODEf, 9, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RT_FSm_fields[] = {
    { FULL_STATEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RT_IFm_fields[] = {
    { PLANEf, 1, 159, 0 },
    { WEIGHT_RECIPf, 16, 143, SOCF_LE },
    { ENABLEf, 1, 142, 0 },
    { RATEf, 14, 128, SOCF_LE },
    { MAX_DEPTH_MANTf, 12, 116, SOCF_LE },
    { MAX_DEPTH_EXPf, 4, 112, SOCF_LE },
    { THRESH7_MANTf, 12, 100, SOCF_LE },
    { THRESH7_EXPf, 5, 96, SOCF_LE },
    { THRESH6_MANTf, 12, 84, SOCF_LE },
    { THRESH6_EXPf, 4, 80, SOCF_LE },
    { THRESH5_MANTf, 12, 68, SOCF_LE },
    { THRESH5_EXPf, 4, 64, SOCF_LE },
    { THRESH4_MANTf, 12, 52, SOCF_LE },
    { THRESH4_EXPf, 4, 48, SOCF_LE },
    { THRESH3_MANTf, 12, 36, SOCF_LE },
    { THRESH3_EXPf, 4, 32, SOCF_LE },
    { THRESH2_MANTf, 12, 20, SOCF_LE },
    { THRESH2_EXPf, 4, 16, SOCF_LE },
    { THRESH1_MANTf, 12, 4, SOCF_LE },
    { THRESH1_EXPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_RT_STm_fields[] = {
    { CHILD_ALLOWANCEf, 20, 4, SOCF_LE },
    { CHILD_PRIf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_BUCKET_0m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_BUCKET_1m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_BUCKET_2m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_BUCKET_3m_fields[] = {
    { PARITYf, 1, 28, 0 },
    { ECCf, 5, 23, SOCF_LE },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_EVENTm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { SHAPE_CHANGE_SOONf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_LEAK_0m_fields[] = {
    { PARITYf, 1, 29, 0 },
    { ECCf, 5, 24, SOCF_LE },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_LEAK_1m_fields[] = {
    { PARITYf, 1, 29, 0 },
    { ECCf, 5, 24, SOCF_LE },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_LEAK_2m_fields[] = {
    { PARITYf, 1, 29, 0 },
    { ECCf, 5, 24, SOCF_LE },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_LEAK_3m_fields[] = {
    { PARITYf, 1, 29, 0 },
    { ECCf, 5, 24, SOCF_LE },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SHAPER_STATEm_fields[] = {
    { PARITYf, 1, 136, 0 },
    { ECCf, 8, 128, SOCF_LE },
    { SHAPED_BITSf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SLQ_COUNTERm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { COUNTBf, 32, 32, SOCF_LE },
    { COUNTAf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SOURCE_MOD_PROXY_TABLEm_fields[] = {
    { MIM_MC_PROXY_ENABLEf, 1, 2, 0 },
    { USE_MH_PRIORITYf, 1, 1, 0 },
    { V6_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SOURCE_NODE_TYPE_TABm_fields[] = {
    { SOURCE_NODE_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLEm_fields[] = {
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56218_A0m_fields[] = {
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 51, 0 },
    { VFP_PORT_GROUP_IDf, 8, 43, SOCF_LE },
    { SOURCE_VPf, 13, 30, SOCF_LE },
    { OVIDf, 13, 30, SOCF_LE },
    { L3_IIFf, 13, 30, SOCF_LE },
    { VRF_IDf, 11, 30, SOCF_LE },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE },
    { CLASS_IDf, 8, 15, SOCF_LE },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE },
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56504_A0m_fields[] = {
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56624_A0m_fields[] = {
    { SOURCE_VPf, 13, 30, SOCF_LE },
    { L3_IIFf, 13, 30, SOCF_LE },
    { VRF_IDf, 11, 30, SOCF_LE },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE },
    { CLASS_IDf, 8, 15, SOCF_LE },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE },
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56634_A0m_fields[] = {
    { PARITYf, 1, 58, 0 },
    { ECCPf, 7, 52, SOCF_LE },
    { ECCf, 6, 52, SOCF_LE },
    { VFP_PORT_GROUP_IDf, 8, 44, SOCF_LE },
    { SOURCE_VPf, 13, 31, SOCF_LE },
    { OVIDf, 13, 31, SOCF_LE },
    { L3_IIFf, 13, 31, SOCF_LE },
    { VRF_IDf, 11, 31, SOCF_LE },
    { VLAN_RANGE_IDXf, 7, 24, SOCF_LE },
    { CLASS_IDf, 8, 16, SOCF_LE },
    { LPORT_PROFILE_IDXf, 7, 9, SOCF_LE },
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 24, 0 },
    { VLAN_RANGE_IDXf, 7, 17, SOCF_LE },
    { CLASS_IDf, 8, 9, SOCF_LE },
    { TGIDf, 7, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SOURCE_VPm_fields[] = {
    { EVEN_PARITYf, 1, 34, 0 },
    { NETWORK_PORTf, 1, 33, 0 },
    { SD_TAG_MODEf, 1, 32, 0 },
    { TPID_ENABLEf, 4, 28, SOCF_LE },
    { VFIf, 10, 18, SOCF_LE },
    { DVPf, 13, 10, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 14, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 10, SOCF_LE },
    { CLASS_IDf, 8, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_SOURCE_VP_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 59, 0 },
    { SRC_MODIDf, 7, 52, SOCF_LE },
    { SRC_PORTf, 6, 46, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 45, 0 },
    { USE_INNER_PRIf, 1, 44, 0 },
    { TRUST_DOT1P_PTRf, 6, 38, SOCF_LE },
    { SD_TAG_VFI_ENABLEf, 1, 37, 0 },
    { NETWORK_PORTf, 1, 36, 0 },
    { SD_TAG_MODEf, 1, 35, 0 },
    { TPID_ENABLEf, 4, 31, SOCF_LE },
    { RESERVED0f, 2, 29, SOCF_LE|SOCF_RES },
    { DVPf, 13, 18, SOCF_LE },
    { VFIf, 11, 18, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 14, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 10, SOCF_LE },
    { CLASS_IDf, 8, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SOURCE_VP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 71, 0 },
    { VINTF_CTR_IDXf, 13, 58, SOCF_LE },
    { SRC_MODIDf, 7, 51, SOCF_LE },
    { SRC_PORTf, 6, 45, SOCF_LE },
    { TRUST_OUTER_DOT1Pf, 1, 44, 0 },
    { USE_INNER_PRIf, 1, 43, 0 },
    { TRUST_DOT1P_PTRf, 6, 37, SOCF_LE },
    { NETWORK_PORTf, 1, 36, 0 },
    { SD_TAG_MODEf, 1, 35, 0 },
    { TPID_ENABLEf, 4, 31, SOCF_LE },
    { CML_FLAGS_MOVEf, 4, 27, SOCF_LE },
    { CML_FLAGS_NEWf, 4, 23, SOCF_LE },
    { SD_TAG_VFI_ENABLEf, 1, 22, 0 },
    { DVPf, 13, 10, SOCF_LE },
    { VFIf, 12, 10, SOCF_LE },
    { CLASS_IDf, 8, 2, SOCF_LE },
    { ENTRY_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SPORT_EHG_RX_TUNNEL_DATAm_fields[] = {
    { TUNNEL_DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SPORT_EHG_RX_TUNNEL_MASKm_fields[] = {
    { TUNNEL_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_SRC_MODID_BLOCKm_fields[] = {
    { GE_PORT_BLOCK_MASKf, 1, 5, 0 },
    { CPU_PORT_BLOCK_MASKf, 1, 4, 0 },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56218_A0m_fields[] = {
    { GE_PORT_BLOCK_MASKf, 1, 6, 0 },
    { UPLINK_PORT_BLOCK_MASKf, 2, 4, SOCF_LE },
    { PORT_0_5_BLOCK_MASKf, 6, 0, SOCF_LE },
    { GMII_PORT_BLOCK_MASKf, 1, 3, 0 },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 2, 1, SOCF_LE },
    { CPU_PORT_BLOCK_MASKf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56334_A0m_fields[] = {
    { PORT_BLOCK_MASK_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56624_A0m_fields[] = {
    { PORT_BLOCK_MASK_BITMAPf, 54, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56800_A0m_fields[] = {
    { CPU_PORT_BLOCK_MASKf, 1, 20, 0 },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 20, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 29, 0 },
    { PORT_BLOCK_MASK_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SRC_MODID_EGRESSm_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { PORT_BLOCK_MASK_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BLOCK_MASK_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BLOCK_MASK_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SRC_MODID_INGRESS_BLOCKm_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_STATSCFGm_fields[] = {
    { PARITYf, 1, 33, 0 },
    { ECCf, 6, 27, SOCF_LE },
    { RECORD0_ADDR_SELf, 2, 25, SOCF_LE },
    { RECORD0_EVENT_SELf, 2, 23, SOCF_LE },
    { RECORD0_SEGMENT_SELf, 5, 18, SOCF_LE },
    { RECORD1_ADDR_SELf, 2, 16, SOCF_LE },
    { RECORD1_EVENT_SELf, 2, 14, SOCF_LE },
    { RECORD1_SEGMENT_SELf, 5, 9, SOCF_LE },
    { RECORD2_ADDR_SELf, 2, 7, SOCF_LE },
    { RECORD2_EVENT_SELf, 2, 5, SOCF_LE },
    { RECORD2_SEGMENT_SELf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_STG_TABm_fields[] = {
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_STG_TAB_BCM53314_A0m_fields[] = {
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_STG_TAB_BCM56218_A0m_fields[] = {
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_STG_TAB_BCM56224_A0m_fields[] = {
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_STG_TAB_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_STG_TAB_BCM56504_A0m_fields[] = {
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_STG_TAB_BCM56601_A0m_fields[] = {
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_STG_TAB_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 108, 0 },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_STG_TAB_BCM5665_A0m_fields[] = {
    { SP_TREE_PORT24_M1f, 2, 112, SOCF_LE },
    { SP_TREE_PORT23_M1f, 2, 110, SOCF_LE },
    { SP_TREE_PORT22_M1f, 2, 108, SOCF_LE },
    { SP_TREE_PORT21_M1f, 2, 106, SOCF_LE },
    { SP_TREE_PORT20_M1f, 2, 104, SOCF_LE },
    { SP_TREE_PORT19_M1f, 2, 102, SOCF_LE },
    { SP_TREE_PORT18_M1f, 2, 100, SOCF_LE },
    { SP_TREE_PORT17_M1f, 2, 98, SOCF_LE },
    { SP_TREE_PORT16_M1f, 2, 96, SOCF_LE },
    { SP_TREE_PORT15_M1f, 2, 94, SOCF_LE },
    { SP_TREE_PORT14_M1f, 2, 92, SOCF_LE },
    { SP_TREE_PORT13_M1f, 2, 90, SOCF_LE },
    { SP_TREE_PORT12_M1f, 2, 88, SOCF_LE },
    { SP_TREE_PORT11_M1f, 2, 86, SOCF_LE },
    { SP_TREE_PORT10_M1f, 2, 84, SOCF_LE },
    { SP_TREE_PORT9_M1f, 2, 82, SOCF_LE },
    { SP_TREE_PORT8_M1f, 2, 80, SOCF_LE },
    { SP_TREE_PORT7_M1f, 2, 78, SOCF_LE },
    { SP_TREE_PORT6_M1f, 2, 76, SOCF_LE },
    { SP_TREE_PORT5_M1f, 2, 74, SOCF_LE },
    { SP_TREE_PORT4_M1f, 2, 72, SOCF_LE },
    { SP_TREE_PORT3_M1f, 2, 70, SOCF_LE },
    { SP_TREE_PORT2_M1f, 2, 68, SOCF_LE },
    { SP_TREE_PORT1_M1f, 2, 66, SOCF_LE },
    { SP_TREE_PORT0_M1f, 2, 64, SOCF_LE },
    { SP_TREE_PORT27_M0f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26_M0f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25_M0f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24_M0f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23_M0f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22_M0f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21_M0f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20_M0f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19_M0f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18_M0f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17_M0f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16_M0f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15_M0f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14_M0f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13_M0f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12_M0f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11_M0f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10_M0f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9_M0f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8_M0f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7_M0f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6_M0f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5_M0f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4_M0f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3_M0f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2_M0f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1_M0f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0_M0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_STG_TAB_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 4, SOCF_SC },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_STG_TAB_BCM56800_A0m_fields[] = {
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_STG_TAB_BCM56820_A0m_fields[] = {
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SUBPORT_MAP_TABLEm_fields[] = {
    { ENf, 1, 19, 0 },
    { INFf, 3, 16, SOCF_LE },
    { CHNf, 8, 8, SOCF_LE },
    { MIN_SPf, 1, 7, 0 },
    { MAX_SPf, 1, 6, 0 },
    { MAP_INDEXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SUBPORT_SHAPER_TABLEm_fields[] = {
    { PARITYf, 1, 105, 0 },
    { ECCf, 7, 98, SOCF_LE },
    { EN_MINf, 1, 97, 0 },
    { EN_MAXf, 1, 96, 0 },
    { TICK_SELf, 4, 92, SOCF_LE },
    { MIN_THLDf, 11, 81, SOCF_LE },
    { MAX_THLDf, 11, 70, SOCF_LE },
    { MIN_REF_RATEf, 14, 56, SOCF_LE },
    { MAX_REF_RATEf, 14, 42, SOCF_LE },
    { MIN_BKTf, 21, 21, SOCF_LE },
    { MAX_BKTf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SUBPORT_WERR_TABLEm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { ECCf, 6, 29, SOCF_LE },
    { SURPLUS_COUNTf, 15, 14, SOCF_LE },
    { WEIGHT_COUNTf, 7, 7, SOCF_LE },
    { WEIGHTf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_SVP_DISABLE_VLAN_CHECKS_TABm_fields[] = {
    { RESERVED0f, 3, 1, SOCF_LE|SOCF_RES },
    { DISABLE_VLAN_CHECKSf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SYSPORT_PRI_HIm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { COS15f, 8, 56, SOCF_LE },
    { COS14f, 8, 48, SOCF_LE },
    { COS13f, 8, 40, SOCF_LE },
    { COS12f, 8, 32, SOCF_LE },
    { COS11f, 8, 24, SOCF_LE },
    { COS10f, 8, 16, SOCF_LE },
    { COS9f, 8, 8, SOCF_LE },
    { COS8f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SYSPORT_PRI_LOm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { COS7f, 8, 56, SOCF_LE },
    { COS6f, 8, 48, SOCF_LE },
    { COS5f, 8, 40, SOCF_LE },
    { COS4f, 8, 32, SOCF_LE },
    { COS3f, 8, 24, SOCF_LE },
    { COS2f, 8, 16, SOCF_LE },
    { COS1f, 8, 8, SOCF_LE },
    { COS0f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SYSPORT_TO_NODEm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { S2N_NODEf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_SYSPORT_TO_QUEUEm_fields[] = {
    { PARITYf, 1, 21, 0 },
    { ECCf, 5, 16, SOCF_LE },
    { S2Q_BASE_QUEUEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLEm_fields[] = {
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_SYS_PORTMAPm_fields[] = {
    { PHYS_PORT_IDf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TAIL_LLAm_fields[] = {
    { PARITYf, 1, 34, 0 },
    { ECCf, 6, 28, SOCF_LE },
    { BUFFERf, 18, 10, SOCF_LE },
    { BUFFER_OFFSETf, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TCP_FNm_fields[] = {
    { FN1f, 6, 6, SOCF_LE },
    { FN0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TC_FREE_POOLm_fields[] = {
    { PARITYf, 1, 12, 0 },
    { ECCf, 4, 8, SOCF_LE },
    { CONTEXT_TAGf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TDM_TABLEm_fields[] = {
    { END_FLAGf, 1, 4, 0 },
    { START_FLAGf, 1, 3, 0 },
    { INTERFACE_NUMf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TIMESLOT_BURST_SIZE_BYTESm_fields[] = {
    { PARITYf, 1, 19, 0 },
    { ECCf, 5, 14, SOCF_LE },
    { BURST_SIZE_BYTESf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOS_FNm_fields[] = {
    { FN1f, 8, 8, SOCF_LE },
    { FN0f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TOS_FN_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 },
    { FN1f, 8, 8, SOCF_LE },
    { FN0f, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_TRNK_DSTm_fields[] = {
    { DST_MODIDf, 5, 5, SOCF_LE },
    { DST_PORTIDf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK32_PORT_TABLEm_fields[] = {
    { SOURCE_VPf, 13, 21, SOCF_LE },
    { L3_IIFf, 13, 21, SOCF_LE },
    { VRF_IDf, 11, 21, SOCF_LE },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE },
    { CLASS_IDf, 8, 6, SOCF_LE },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56634_A0m_fields[] = {
    { SOURCE_VPf, 13, 22, SOCF_LE },
    { L3_IIFf, 13, 22, SOCF_LE },
    { VRF_IDf, 11, 22, SOCF_LE },
    { VLAN_RANGE_IDXf, 7, 15, SOCF_LE },
    { CLASS_IDf, 8, 7, SOCF_LE },
    { LPORT_PROFILE_IDXf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56820_A0m_fields[] = {
    { VLAN_RANGE_IDXf, 7, 8, SOCF_LE },
    { CLASS_IDf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_TRUNK_BITMAPm_fields[] = {
    { RTAGf, 3, 14, SOCF_LE },
    { TRUNK_BITMAPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53314_A0m_fields[] = {
    { TRUNK_BITMAP_LOf, 25, 0, SOCF_LE },
    { TRUNK_BITMAPf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56218_A0m_fields[] = {
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE },
    { TRUNK_BITMAPf, 54, 0, SOCF_LE },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56224_A0m_fields[] = {
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE },
    { TRUNK_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56504_A0m_fields[] = {
    { TRUNK_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56601_A0m_fields[] = {
    { TRUNK_BITMAPf, 14, 0, SOCF_LE },
    { BITMAPf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE },
    { TRUNK_BITMAPf, 54, 0, SOCF_LE },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM5665_A0m_fields[] = {
    { RTAGf, 3, 57, SOCF_LE },
    { TRUNK_BITMAP_M1f, 25, 32, SOCF_LE },
    { TRUNK_BITMAP_M0f, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM5673_A0m_fields[] = {
    { RTAGf, 3, 3, SOCF_LE },
    { TRUNK_BITMAPf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56800_A0m_fields[] = {
    { TRUNK_BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_CBL_TABLEm_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
soc_field_info_t soc_TRUNK_EGR_MASKm_fields[] = {
    { TRUNK_EGRESS_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56334_A0m_fields[] = {
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE },
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56504_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56601_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 14, 0, SOCF_LE },
    { BIT_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56624_A0m_fields[] = {
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE },
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 },
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE },
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM5665_A0m_fields[] = {
    { TRUNK_EGRESS_MASK_M1f, 25, 32, SOCF_LE },
    { TRUNK_EGRESS_MASK_M0f, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM5673_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56800_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
soc_field_info_t soc_TRUNK_GROUPm_fields[] = {
    { TG_SIZEf, 3, 87, SOCF_LE },
    { RTAGf, 3, 84, SOCF_LE },
    { MODULE7f, 5, 79, SOCF_LE },
    { PORT7f, 5, 74, SOCF_LE },
    { MODULE6f, 5, 69, SOCF_LE },
    { PORT6f, 5, 64, SOCF_LE },
    { MODULE5f, 5, 57, SOCF_LE },
    { PORT5f, 5, 52, SOCF_LE },
    { MODULE4f, 5, 47, SOCF_LE },
    { PORT4f, 5, 42, SOCF_LE },
    { MODULE3f, 5, 37, SOCF_LE },
    { PORT3f, 5, 32, SOCF_LE },
    { MODULE2f, 5, 25, SOCF_LE },
    { PORT2f, 5, 20, SOCF_LE },
    { MODULE1f, 5, 15, SOCF_LE },
    { PORT1f, 5, 10, SOCF_LE },
    { MODULE0f, 5, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56218_A0m_fields[] = {
    { RTAGf, 3, 80, SOCF_LE },
    { MODULE7f, 4, 76, SOCF_LE },
    { PORT7f, 6, 70, SOCF_LE },
    { MODULE6f, 4, 66, SOCF_LE },
    { PORT6f, 6, 60, SOCF_LE },
    { MODULE5f, 4, 56, SOCF_LE },
    { PORT5f, 6, 50, SOCF_LE },
    { MODULE4f, 4, 46, SOCF_LE },
    { PORT4f, 6, 40, SOCF_LE },
    { MODULE3f, 4, 36, SOCF_LE },
    { PORT3f, 6, 30, SOCF_LE },
    { MODULE2f, 4, 26, SOCF_LE },
    { PORT2f, 6, 20, SOCF_LE },
    { MODULE1f, 4, 16, SOCF_LE },
    { PORT1f, 6, 10, SOCF_LE },
    { MODULE0f, 4, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56504_A0m_fields[] = {
    { RTAGf, 3, 88, SOCF_LE },
    { MODULE7f, 6, 82, SOCF_LE },
    { PORT7f, 5, 77, SOCF_LE },
    { MODULE6f, 6, 71, SOCF_LE },
    { PORT6f, 5, 66, SOCF_LE },
    { MODULE5f, 6, 60, SOCF_LE },
    { PORT5f, 5, 55, SOCF_LE },
    { MODULE4f, 6, 49, SOCF_LE },
    { PORT4f, 5, 44, SOCF_LE },
    { MODULE3f, 6, 38, SOCF_LE },
    { PORT3f, 5, 33, SOCF_LE },
    { MODULE2f, 6, 27, SOCF_LE },
    { PORT2f, 5, 22, SOCF_LE },
    { MODULE1f, 6, 16, SOCF_LE },
    { PORT1f, 5, 11, SOCF_LE },
    { MODULE0f, 6, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56514_A0m_fields[] = {
    { TG_SIZEf, 3, 91, SOCF_LE },
    { RTAGf, 3, 88, SOCF_LE },
    { MODULE7f, 6, 82, SOCF_LE },
    { PORT7f, 5, 77, SOCF_LE },
    { MODULE6f, 6, 71, SOCF_LE },
    { PORT6f, 5, 66, SOCF_LE },
    { MODULE5f, 6, 60, SOCF_LE },
    { PORT5f, 5, 55, SOCF_LE },
    { MODULE4f, 6, 49, SOCF_LE },
    { PORT4f, 5, 44, SOCF_LE },
    { MODULE3f, 6, 38, SOCF_LE },
    { PORT3f, 5, 33, SOCF_LE },
    { MODULE2f, 6, 27, SOCF_LE },
    { PORT2f, 5, 22, SOCF_LE },
    { MODULE1f, 6, 16, SOCF_LE },
    { PORT1f, 5, 11, SOCF_LE },
    { MODULE0f, 6, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_TRUNK_GROUP_BCM56601_A0m_fields[] = {
    { RSVDf, 3, 91, SOCF_LE },
    { RTAGf, 3, 88, SOCF_LE },
    { MODULE7f, 6, 82, SOCF_LE },
    { PORT7f, 5, 77, SOCF_LE },
    { MODULE6f, 6, 71, SOCF_LE },
    { PORT6f, 5, 66, SOCF_LE },
    { MODULE5f, 6, 60, SOCF_LE },
    { PORT5f, 5, 55, SOCF_LE },
    { MODULE4f, 6, 49, SOCF_LE },
    { PORT4f, 5, 44, SOCF_LE },
    { MODULE3f, 6, 38, SOCF_LE },
    { PORT3f, 5, 33, SOCF_LE },
    { MODULE2f, 6, 27, SOCF_LE },
    { PORT2f, 5, 22, SOCF_LE },
    { MODULE1f, 6, 16, SOCF_LE },
    { PORT1f, 5, 11, SOCF_LE },
    { MODULE0f, 6, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56624_A0m_fields[] = {
    { TG_SIZEf, 3, 107, SOCF_LE },
    { RTAGf, 3, 104, SOCF_LE },
    { MODULE7f, 7, 97, SOCF_LE },
    { PORT7f, 6, 91, SOCF_LE },
    { MODULE6f, 7, 84, SOCF_LE },
    { PORT6f, 6, 78, SOCF_LE },
    { MODULE5f, 7, 71, SOCF_LE },
    { PORT5f, 6, 65, SOCF_LE },
    { MODULE4f, 7, 58, SOCF_LE },
    { PORT4f, 6, 52, SOCF_LE },
    { MODULE3f, 7, 45, SOCF_LE },
    { PORT3f, 6, 39, SOCF_LE },
    { MODULE2f, 7, 32, SOCF_LE },
    { PORT2f, 6, 26, SOCF_LE },
    { MODULE1f, 7, 19, SOCF_LE },
    { PORT1f, 6, 13, SOCF_LE },
    { MODULE0f, 7, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 110, 0 },
    { TG_SIZEf, 3, 107, SOCF_LE },
    { RTAGf, 3, 104, SOCF_LE },
    { MODULE7f, 7, 97, SOCF_LE },
    { PORT7f, 6, 91, SOCF_LE },
    { MODULE6f, 7, 84, SOCF_LE },
    { PORT6f, 6, 78, SOCF_LE },
    { MODULE5f, 7, 71, SOCF_LE },
    { PORT5f, 6, 65, SOCF_LE },
    { MODULE4f, 7, 58, SOCF_LE },
    { PORT4f, 6, 52, SOCF_LE },
    { MODULE3f, 7, 45, SOCF_LE },
    { PORT3f, 6, 39, SOCF_LE },
    { MODULE2f, 7, 32, SOCF_LE },
    { PORT2f, 6, 26, SOCF_LE },
    { MODULE1f, 7, 19, SOCF_LE },
    { PORT1f, 6, 13, SOCF_LE },
    { MODULE0f, 7, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56800_A0m_fields[] = {
    { TG_SIZEf, 3, 99, SOCF_LE },
    { RTAGf, 3, 96, SOCF_LE },
    { MODULE7f, 7, 89, SOCF_LE },
    { PORT7f, 5, 84, SOCF_LE },
    { MODULE6f, 7, 77, SOCF_LE },
    { PORT6f, 5, 72, SOCF_LE },
    { MODULE5f, 7, 65, SOCF_LE },
    { PORT5f, 5, 60, SOCF_LE },
    { MODULE4f, 7, 53, SOCF_LE },
    { PORT4f, 5, 48, SOCF_LE },
    { MODULE3f, 7, 41, SOCF_LE },
    { PORT3f, 5, 36, SOCF_LE },
    { MODULE2f, 7, 29, SOCF_LE },
    { PORT2f, 5, 24, SOCF_LE },
    { MODULE1f, 7, 17, SOCF_LE },
    { PORT1f, 5, 12, SOCF_LE },
    { MODULE0f, 7, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56820_A0m_fields[] = {
    { TG_SIZEf, 3, 115, SOCF_LE },
    { RTAGf, 3, 112, SOCF_LE },
    { MODULE7f, 8, 104, SOCF_LE },
    { PORT7f, 6, 98, SOCF_LE },
    { MODULE6f, 8, 90, SOCF_LE },
    { PORT6f, 6, 84, SOCF_LE },
    { MODULE5f, 8, 76, SOCF_LE },
    { PORT5f, 6, 70, SOCF_LE },
    { MODULE4f, 8, 62, SOCF_LE },
    { PORT4f, 6, 56, SOCF_LE },
    { MODULE3f, 8, 48, SOCF_LE },
    { PORT3f, 6, 42, SOCF_LE },
    { MODULE2f, 8, 34, SOCF_LE },
    { PORT2f, 6, 28, SOCF_LE },
    { MODULE1f, 8, 20, SOCF_LE },
    { PORT1f, 6, 14, SOCF_LE },
    { MODULE0f, 8, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM5695_A0m_fields[] = {
    { TG_SIZEf, 3, 121, SOCF_LE },
    { RTAGf, 3, 118, SOCF_LE },
    { MODULE7f, 6, 112, SOCF_LE },
    { PORT7f, 5, 107, SOCF_LE },
    { MODULE6f, 6, 101, SOCF_LE },
    { PORT6f, 5, 96, SOCF_LE },
    { MODULE5f, 6, 80, SOCF_LE },
    { PORT5f, 5, 75, SOCF_LE },
    { MODULE4f, 6, 69, SOCF_LE },
    { PORT4f, 5, 64, SOCF_LE },
    { MODULE3f, 6, 48, SOCF_LE },
    { PORT3f, 5, 43, SOCF_LE },
    { MODULE2f, 6, 37, SOCF_LE },
    { PORT2f, 5, 32, SOCF_LE },
    { MODULE1f, 6, 16, SOCF_LE },
    { PORT1f, 5, 11, SOCF_LE },
    { MODULE0f, 6, 5, SOCF_LE },
    { PORT0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_TRUNK_VLAN_RANGE_IDXm_fields[] = {
    { VLAN_RANGE_INDEXf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_SFI_CFIFOm_fields[] = {
    { RDPTRf, 8, 15, SOCF_LE },
    { CWORDf, 15, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TX_SFI_DFIFOm_fields[] = {
    { DWORDf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_TYPE_RESOLUTION_TABLEm_fields[] = {
    { PARITYf, 1, 71, 0 },
    { ECCf, 7, 64, SOCF_LE },
    { TYPE15f, 4, 60, SOCF_LE },
    { TYPE14f, 4, 56, SOCF_LE },
    { TYPE13f, 4, 52, SOCF_LE },
    { TYPE12f, 4, 48, SOCF_LE },
    { TYPE11f, 4, 44, SOCF_LE },
    { TYPE10f, 4, 40, SOCF_LE },
    { TYPE9f, 4, 36, SOCF_LE },
    { TYPE8f, 4, 32, SOCF_LE },
    { TYPE7f, 4, 28, SOCF_LE },
    { TYPE6f, 4, 24, SOCF_LE },
    { TYPE5f, 4, 20, SOCF_LE },
    { TYPE4f, 4, 16, SOCF_LE },
    { TYPE3f, 4, 12, SOCF_LE },
    { TYPE2f, 4, 8, SOCF_LE },
    { TYPE1f, 4, 4, SOCF_LE },
    { TYPE0f, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_UDF_OFFSETm_fields[] = {
    { UDF2_ADD_IPV4_OPTIONS3f, 1, 47, 0 },
    { UDF2_OFFSET3f, 5, 42, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS2f, 1, 41, 0 },
    { UDF2_OFFSET2f, 5, 36, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS1f, 1, 35, 0 },
    { UDF2_OFFSET1f, 5, 30, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS0f, 1, 29, 0 },
    { UDF2_OFFSET0f, 5, 24, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS3f, 1, 23, 0 },
    { UDF1_OFFSET3f, 5, 18, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS2f, 1, 17, 0 },
    { UDF1_OFFSET2f, 5, 12, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS1f, 1, 11, 0 },
    { UDF1_OFFSET1f, 5, 6, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS0f, 1, 5, 0 },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VFIm_fields[] = {
    { L3MC_INDEXf, 12, 2, SOCF_LE },
    { PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_VFI_1m_fields[] = {
    { EVEN_PARITYf, 1, 5, 0 },
    { SD_TAG_MODEf, 1, 4, 0 },
    { TPID_ENABLEf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VFI_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 75, 0 },
    { PT2PT_ENf, 1, 74, 0 },
    { L2_PROTOCOL_TO_CPUf, 1, 73, 0 },
    { L2_PROTOCOL_PKT_DROPf, 1, 72, 0 },
    { PHB2_ENABLEf, 1, 71, 0 },
    { PHB2_USE_INNER_DOT1Pf, 1, 70, 0 },
    { PHB2_DOT1P_MAPPING_PTRf, 4, 66, SOCF_LE },
    { USE_INNER_PRIf, 1, 65, 0 },
    { TRUST_DOT1P_PTRf, 6, 59, SOCF_LE },
    { BVIDf, 12, 47, SOCF_LE },
    { UMC_INDEXf, 12, 35, SOCF_LE },
    { RESERVED_1f, 1, 34, SOCF_RES },
    { VP_1f, 13, 22, SOCF_LE },
    { UUC_INDEXf, 12, 22, SOCF_LE },
    { RESERVED_0f, 1, 21, SOCF_RES },
    { VP_0f, 13, 9, SOCF_LE },
    { BC_INDEXf, 12, 9, SOCF_LE },
    { SD_TAG_MODEf, 1, 8, SOCF_RES },
    { TPID_ENABLEf, 4, 4, SOCF_LE|SOCF_RES },
    { L3MC_INDEXf, 2, 2, SOCF_LE|SOCF_RES },
    { PFMf, 2, 0, SOCF_LE|SOCF_RES }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VFI_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 76, 0 },
    { PT2PT_ENf, 1, 75, 0 },
    { L2_PROTOCOL_TO_CPUf, 1, 74, 0 },
    { L2_PROTOCOL_PKT_DROPf, 1, 73, 0 },
    { PHB2_ENABLEf, 1, 72, 0 },
    { PHB2_USE_INNER_DOT1Pf, 1, 71, 0 },
    { PHB2_DOT1P_MAPPING_PTRf, 4, 67, SOCF_LE },
    { SERVICE_CTR_IDXf, 12, 55, SOCF_LE },
    { USE_INNER_PRIf, 1, 54, 0 },
    { TRUST_DOT1P_PTRf, 6, 48, SOCF_LE },
    { BVIDf, 12, 36, SOCF_LE },
    { UMC_INDEXf, 12, 24, SOCF_LE },
    { VP_1f, 13, 13, SOCF_LE },
    { UUC_INDEXf, 12, 12, SOCF_LE },
    { VP_0f, 13, 0, SOCF_LE },
    { BC_INDEXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VFI_BITMAPm_fields[] = {
    { BIT_MASKf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_VFP_POLICY_TABLEm_fields[] = {
    { NEW_PRIORITYf, 3, 31, SOCF_LE },
    { CHANGE_PRIORITYf, 1, 30, 0 },
    { COPY_TO_CPUf, 1, 29, 0 },
    { DROPf, 2, 27, SOCF_LE },
    { NEW_VLANf, 12, 15, SOCF_LE },
    { CHANGE_VLANf, 2, 13, SOCF_LE },
    { VFP_CLASS_IDf, 5, 8, SOCF_LE },
    { USE_VFP_CLASS_IDf, 1, 7, 0 },
    { VFP_VRF_IDf, 6, 1, SOCF_LE },
    { USE_VFP_VRF_IDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 97, 0 },
    { RESERVEDf, 7, 90, SOCF_LE|SOCF_RES },
    { OAM_PBBTE_LOOKUP_ENABLEf, 1, 89, 0 },
    { CPU_COSf, 6, 83, SOCF_LE },
    { VFP_MATCHED_RULEf, 8, 75, SOCF_LE },
    { DO_NOT_LEARNf, 1, 74, 0 },
    { NEW_PKT_PRIORITYf, 3, 71, SOCF_LE },
    { CHANGE_PKT_PRIORITYf, 1, 70, 0 },
    { NEW_INT_PRIORITYf, 4, 66, SOCF_LE },
    { CHANGE_INT_PRIORITYf, 1, 65, 0 },
    { COPY_TO_CPUf, 2, 63, SOCF_LE },
    { DROPf, 2, 61, SOCF_LE },
    { NEW_CNGf, 2, 59, SOCF_LE },
    { CHANGE_CNGf, 1, 58, 0 },
    { NEW_INNER_VLANf, 12, 46, SOCF_LE },
    { INNER_VLAN_ACTIONSf, 2, 44, SOCF_LE },
    { NEW_OUTER_VLANf, 12, 32, SOCF_LE },
    { OUTER_VLAN_ACTIONSf, 2, 30, SOCF_LE },
    { VFP_CLASS_ID_Lf, 6, 24, SOCF_LE },
    { USE_VFP_CLASS_ID_Lf, 1, 23, 0 },
    { VFP_CLASS_ID_Hf, 6, 17, SOCF_LE },
    { USE_VFP_CLASS_ID_Hf, 1, 16, 0 },
    { VFP_VRF_ID_UNSEDf, 2, 14, SOCF_LE },
    { SVPf, 13, 3, SOCF_LE },
    { L3_IIFf, 13, 3, SOCF_LE },
    { VFP_VRF_IDf, 11, 3, SOCF_LE },
    { DISABLE_VLAN_CHECKSf, 1, 2, 0 },
    { MPLS_ACTIONf, 2, 0, SOCF_LE },
    { FIELDS_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VFP_POLICY_TABLE_BCM56624_A0m_fields[] = {
    { RESERVEDf, 17, 77, SOCF_LE|SOCF_RES },
    { CPU_COSf, 6, 71, SOCF_LE },
    { VFP_MATCHED_RULEf, 8, 63, SOCF_LE },
    { DO_NOT_LEARNf, 1, 62, 0 },
    { NEW_PKT_PRIORITYf, 3, 59, SOCF_LE },
    { CHANGE_PKT_PRIORITYf, 1, 58, 0 },
    { NEW_INT_PRIORITYf, 4, 54, SOCF_LE },
    { CHANGE_INT_PRIORITYf, 1, 53, 0 },
    { COPY_TO_CPUf, 2, 51, SOCF_LE },
    { DROPf, 2, 49, SOCF_LE },
    { NEW_CNGf, 2, 47, SOCF_LE },
    { CHANGE_CNGf, 1, 46, 0 },
    { INNER_VLAN_ACTIONSf, 2, 44, SOCF_LE },
    { NEW_OUTER_VLANf, 12, 32, SOCF_LE },
    { OUTER_VLAN_ACTIONSf, 2, 30, SOCF_LE },
    { VFP_CLASS_ID_Lf, 6, 24, SOCF_LE },
    { USE_VFP_CLASS_ID_Lf, 1, 23, 0 },
    { VFP_CLASS_ID_Hf, 6, 17, SOCF_LE },
    { USE_VFP_CLASS_ID_Hf, 1, 16, 0 },
    { VFP_VRF_ID_UNSEDf, 2, 14, SOCF_LE },
    { SVPf, 13, 3, SOCF_LE },
    { L3_IIFf, 13, 3, SOCF_LE },
    { NEW_INNER_VLANf, 12, 3, SOCF_LE },
    { VFP_VRF_IDf, 11, 3, SOCF_LE },
    { DISABLE_VLAN_CHECKSf, 1, 2, 0 },
    { MPLS_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 119, 0 },
    { RESERVEDf, 8, 111, SOCF_LE|SOCF_RES },
    { USE_VINTF_CTR_IDXf, 1, 110, 0 },
    { VINTF_CTR_IDXf, 13, 97, SOCF_LE },
    { USE_FLOW_METER_IDXf, 1, 96, 0 },
    { FLOW_METER_IDXf, 7, 89, SOCF_LE },
    { CPU_COSf, 6, 83, SOCF_LE },
    { VFP_MATCHED_RULEf, 8, 75, SOCF_LE },
    { DO_NOT_LEARNf, 1, 74, 0 },
    { NEW_PKT_PRIORITYf, 3, 71, SOCF_LE },
    { CHANGE_PKT_PRIORITYf, 1, 70, 0 },
    { NEW_INT_PRIORITYf, 4, 66, SOCF_LE },
    { CHANGE_INT_PRIORITYf, 1, 65, 0 },
    { COPY_TO_CPUf, 2, 63, SOCF_LE },
    { DROPf, 2, 61, SOCF_LE },
    { NEW_CNGf, 2, 59, SOCF_LE },
    { CHANGE_CNGf, 1, 58, 0 },
    { NEW_INNER_VLANf, 12, 46, SOCF_LE },
    { INNER_VLAN_ACTIONSf, 2, 44, SOCF_LE },
    { NEW_OUTER_VLANf, 12, 32, SOCF_LE },
    { OUTER_VLAN_ACTIONSf, 2, 30, SOCF_LE },
    { VFP_CLASS_ID_Lf, 6, 24, SOCF_LE },
    { USE_VFP_CLASS_ID_Lf, 1, 23, 0 },
    { VFP_CLASS_ID_Hf, 6, 17, SOCF_LE },
    { USE_VFP_CLASS_ID_Hf, 1, 16, 0 },
    { VFP_VRF_ID_UNSEDf, 2, 14, SOCF_LE },
    { SVPf, 13, 3, SOCF_LE },
    { L3_IIFf, 13, 3, SOCF_LE },
    { VFP_VRF_IDf, 11, 3, SOCF_LE },
    { DISABLE_VLAN_CHECKSf, 1, 2, 0 },
    { MPLS_ACTIONf, 2, 0, SOCF_LE },
    { FIELDS_ACTIONf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_POLICY_TABLE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 93, 0 },
    { RESERVEDf, 18, 75, SOCF_LE|SOCF_RES },
    { CPU_COSf, 5, 70, SOCF_LE },
    { VFP_MATCHED_RULEf, 8, 62, SOCF_LE },
    { DO_NOT_LEARNf, 1, 61, 0 },
    { NEW_PKT_PRIORITYf, 3, 58, SOCF_LE },
    { CHANGE_PKT_PRIORITYf, 1, 57, 0 },
    { NEW_INT_PRIORITYf, 4, 53, SOCF_LE },
    { CHANGE_INT_PRIORITYf, 1, 52, 0 },
    { COPY_TO_CPUf, 2, 50, SOCF_LE },
    { DROPf, 2, 48, SOCF_LE },
    { NEW_CNGf, 2, 46, SOCF_LE },
    { CHANGE_CNGf, 1, 45, 0 },
    { INNER_VLAN_ACTIONSf, 3, 42, SOCF_LE },
    { NEW_OUTER_VLANf, 12, 30, SOCF_LE },
    { OUTER_VLAN_ACTIONSf, 2, 28, SOCF_LE },
    { VFP_CLASS_ID_Lf, 6, 22, SOCF_LE },
    { USE_VFP_CLASS_ID_Lf, 1, 21, 0 },
    { VFP_CLASS_ID_Hf, 6, 15, SOCF_LE },
    { USE_VFP_CLASS_ID_Hf, 1, 14, 0 },
    { VFP_VRF_ID_UNSEDf, 1, 13, 0 },
    { NEW_INNER_VLANf, 12, 2, SOCF_LE },
    { VFP_VRF_IDf, 11, 2, SOCF_LE },
    { DISABLE_VLAN_CHECKSf, 1, 1, 0 },
    { USE_VFP_VRF_IDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_VFP_TCAMm_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 184, 186, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 24, 186, SOCF_LE },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 184, 2, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 24, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VFP_TCAM_BCM56334_A0m_fields[] = {
    { RESERVED_0_MASKf, 16, 446, SOCF_LE|SOCF_RES },
    { MASKf, 230, 232, SOCF_LE },
    { F1_MASKf, 54, 392, SOCF_LE },
    { F2_MASKf, 128, 264, SOCF_LE },
    { F3_MASKf, 32, 232, SOCF_LE },
    { RESERVED_0f, 16, 216, SOCF_LE|SOCF_RES },
    { KEYf, 230, 2, SOCF_LE },
    { F1f, 54, 162, SOCF_LE },
    { F2f, 128, 34, SOCF_LE },
    { F3f, 32, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VFP_TCAM_BCM56624_A0m_fields[] = {
    { F1_MASKf, 54, 376, SOCF_LE },
    { MASKf, 214, 216, SOCF_LE },
    { F2_MASKf, 128, 248, SOCF_LE },
    { F3_MASKf, 32, 216, SOCF_LE },
    { F1f, 54, 162, SOCF_LE },
    { KEYf, 214, 2, SOCF_LE },
    { F2f, 128, 34, SOCF_LE },
    { F3f, 32, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VFP_TCAM_BCM56820_A0m_fields[] = {
    { F1_MASKf, 50, 372, SOCF_LE },
    { MASKf, 210, 212, SOCF_LE },
    { F2_MASKf, 128, 244, SOCF_LE },
    { F3_MASKf, 32, 212, SOCF_LE },
    { F1f, 50, 162, SOCF_LE },
    { KEYf, 210, 2, SOCF_LE },
    { F2f, 128, 34, SOCF_LE },
    { F3f, 32, 2, SOCF_LE },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_COS_MAPm_fields[] = {
    { VALIDf, 1, 5, 0 },
    { VLAN_COSf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_COS_MAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 6, 0 },
    { VALIDf, 1, 5, 0 },
    { VLAN_COSf, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_DATAm_fields[] = {
    { CNGf, 1, 15, 0 },
    { PRIf, 3, 12, SOCF_LE },
    { VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_MACm_fields[] = {
    { CNGf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { UNUSED_47_17f, 31, 17, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE },
    { SRC_PORTf, 5, 12, SOCF_LE },
    { OLD_VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_MAC_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 92, 0 | SOCF_GLOBAL },
    { RESERVEDf, 6, 86, SOCF_LE|SOCF_RES },
    { DATAf, 40, 52, SOCF_LE },
    { PRIf, 3, 83, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 77, SOCF_LE },
    { UNUSED_IVIDf, 1, 76, 0 },
    { IVIDf, 12, 64, SOCF_LE },
    { VLAN_IDf, 12, 52, SOCF_LE },
    { OVIDf, 12, 52, SOCF_LE },
    { MAC_ADDRf, 48, 4, SOCF_LE },
    { KEYf, 48, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_MAC_BCM56504_A0m_fields[] = {
    { VALIDf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_MAC_BCM56601_A0m_fields[] = {
    { VALIDf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_MAC_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 },
    { PRIf, 3, 83, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 77, SOCF_LE },
    { UNUSED_IVIDf, 1, 76, 0 },
    { IVIDf, 12, 64, SOCF_LE },
    { VLAN_IDf, 12, 52, SOCF_LE },
    { OVIDf, 12, 52, SOCF_LE },
    { MAC_ADDRf, 48, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_MAC_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 105, 0 | SOCF_GLOBAL },
    { MAC_IP_BIND__IPFIX_FLOW_METER_IDf, 7, 98, SOCF_LE },
    { RESERVEDf, 19, 86, SOCF_LE|SOCF_RES },
    { DATAf, 53, 52, SOCF_LE },
    { MAC_IP_BIND__DATAf, 69, 36, SOCF_LE },
    { MAC_IP_BIND__HPAE_MAC_ADDRf, 48, 50, SOCF_LE },
    { PRIf, 3, 83, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 77, SOCF_LE },
    { UNUSED_IVIDf, 1, 76, 0 },
    { IVIDf, 12, 64, SOCF_LE },
    { VLAN_IDf, 12, 52, SOCF_LE },
    { OVIDf, 12, 52, SOCF_LE },
    { MAC_ADDRf, 48, 4, SOCF_LE },
    { KEYf, 48, 4, SOCF_LE },
    { MAC_IP_BIND__SRC_MODIDf, 7, 43, SOCF_LE },
    { MAC_IP_BIND__SRC_Tf, 1, 42, 0 },
    { MAC_IP_BIND__SRC_PORTf, 6, 36, SOCF_LE },
    { MAC_IP_BIND__SIPf, 32, 4, SOCF_LE },
    { MAC_IP_BIND__KEYf, 32, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_MAC_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 85, 0 },
    { PRIf, 3, 82, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 76, SOCF_LE },
    { IVIDf, 12, 64, SOCF_LE },
    { VLAN_IDf, 12, 52, SOCF_LE },
    { OVIDf, 12, 52, SOCF_LE },
    { MAC_ADDRf, 48, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_MAC_ENTRYm_fields[] = {
    { VALID_BITf, 1, 64, 0 },
    { CNGf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { UNUSED_47_17f, 31, 17, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE },
    { SRC_PORTf, 5, 12, SOCF_LE },
    { OLD_VLAN_IDf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_MAC_VALIDm_fields[] = {
    { BUCKET_BITMAPf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_MPLSm_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 },
    { L3_IIFf, 13, 2, SOCF_LE },
    { MIM_TERM_ENABLEf, 1, 1, 0 },
    { MPLS_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_PROFILE_2m_fields[] = {
    { KNOWN_MCAST_MASK_SELf, 2, 114, SOCF_LE },
    { UNKNOWN_MCAST_MASK_SELf, 2, 112, SOCF_LE },
    { UNKNOWN_UCAST_MASK_SELf, 2, 110, SOCF_LE },
    { BCAST_MASK_SELf, 2, 108, SOCF_LE },
    { BLOCK_MASK_B_HIf, 22, 86, SOCF_LE },
    { BLOCK_MASK_Bf, 54, 54, SOCF_LE },
    { BLOCK_MASK_B_LOf, 32, 54, SOCF_LE },
    { BLOCK_MASK_A_HIf, 22, 32, SOCF_LE },
    { BLOCK_MASK_Af, 54, 0, SOCF_LE },
    { BLOCK_MASK_A_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_PROFILE_2_BCM56334_A0m_fields[] = {
    { KNOWN_MCAST_MASK_SELf, 2, 66, SOCF_LE },
    { UNKNOWN_MCAST_MASK_SELf, 2, 64, SOCF_LE },
    { UNKNOWN_UCAST_MASK_SELf, 2, 62, SOCF_LE },
    { BCAST_MASK_SELf, 2, 60, SOCF_LE },
    { BLOCK_MASK_Bf, 30, 30, SOCF_LE },
    { BLOCK_MASK_Af, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_PROFILE_2_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 116, 0 },
    { KNOWN_MCAST_MASK_SELf, 2, 114, SOCF_LE },
    { UNKNOWN_MCAST_MASK_SELf, 2, 112, SOCF_LE },
    { UNKNOWN_UCAST_MASK_SELf, 2, 110, SOCF_LE },
    { BCAST_MASK_SELf, 2, 108, SOCF_LE },
    { BLOCK_MASK_B_HIf, 22, 86, SOCF_LE },
    { BLOCK_MASK_Bf, 54, 54, SOCF_LE },
    { BLOCK_MASK_B_LOf, 32, 54, SOCF_LE },
    { BLOCK_MASK_A_HIf, 22, 32, SOCF_LE },
    { BLOCK_MASK_Af, 54, 0, SOCF_LE },
    { BLOCK_MASK_A_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_PROFILE_2_BCM56820_A0m_fields[] = {
    { KNOWN_MCAST_MASK_SELf, 2, 64, SOCF_LE },
    { UNKNOWN_MCAST_MASK_SELf, 2, 62, SOCF_LE },
    { UNKNOWN_UCAST_MASK_SELf, 2, 60, SOCF_LE },
    { BCAST_MASK_SELf, 2, 58, SOCF_LE },
    { BLOCK_MASK_Bf, 29, 29, SOCF_LE },
    { BLOCK_MASK_Af, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_VLAN_PROFILE_TABm_fields[] = {
    { OUTER_TPID_INDEXf, 2, 9, SOCF_LE },
    { LEARN_DISABLEf, 1, 8, 0 },
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 7, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 6, 0 },
    { L3_IPV6_PFMf, 2, 4, SOCF_LE },
    { L3_IPV4_PFMf, 2, 2, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_VLAN_PROFILE_TAB_BCM56224_A0m_fields[] = {
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 16, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 15, 0 },
    { L3_IPV6_PFMf, 2, 13, SOCF_LE },
    { L3_IPV4_PFMf, 2, 11, SOCF_LE },
    { IPV4L3_ENABLEf, 1, 10, 0 },
    { IPV6L3_ENABLEf, 1, 9, 0 },
    { IPMCV4_L2_ENABLEf, 1, 8, 0 },
    { IPMCV6_L2_ENABLEf, 1, 7, 0 },
    { IPMCV4_ENABLEf, 1, 6, 0 },
    { IPMCV6_ENABLEf, 1, 5, 0 },
    { OUTER_TPID_INDEXf, 2, 3, SOCF_LE },
    { LEARN_DISABLEf, 1, 2, 0 },
    { PFMf, 2, 0, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_PROFILE_TAB_BCM56334_A0m_fields[] = {
    { MIM_TERM_ENABLEf, 1, 29, 0 },
    { PHB2_ENABLEf, 1, 28, 0 },
    { PHB2_USE_INNER_DOT1Pf, 1, 27, 0 },
    { PHB2_DOT1P_MAPPING_PTRf, 4, 23, SOCF_LE },
    { MPLS_ENABLEf, 1, 22, 0 },
    { L2_NON_UCAST_DROPf, 1, 21, 0 },
    { L2_NON_UCAST_TOCPUf, 1, 20, 0 },
    { L2_MISS_DROPf, 1, 19, 0 },
    { L2_MISS_TOCPUf, 1, 18, 0 },
    { IPV4L3_ENABLEf, 1, 17, 0 },
    { IPV6L3_ENABLEf, 1, 16, 0 },
    { IPMCV4_L2_ENABLEf, 1, 15, 0 },
    { IPMCV6_L2_ENABLEf, 1, 14, 0 },
    { IPMCV4_ENABLEf, 1, 13, 0 },
    { IPMCV6_ENABLEf, 1, 12, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 11, 0 },
    { OUTER_TPID_INDEXf, 2, 9, SOCF_LE },
    { LEARN_DISABLEf, 1, 8, 0 },
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 7, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 6, 0 },
    { L3_IPV6_PFMf, 2, 4, SOCF_LE },
    { L3_IPV4_PFMf, 2, 2, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_PROFILE_TAB_BCM56624_A0m_fields[] = {
    { MPLS_ENABLEf, 1, 22, 0 },
    { L2_NON_UCAST_DROPf, 1, 21, 0 },
    { L2_NON_UCAST_TOCPUf, 1, 20, 0 },
    { L2_MISS_DROPf, 1, 19, 0 },
    { L2_MISS_TOCPUf, 1, 18, 0 },
    { IPV4L3_ENABLEf, 1, 17, 0 },
    { IPV6L3_ENABLEf, 1, 16, 0 },
    { IPMCV4_L2_ENABLEf, 1, 15, 0 },
    { IPMCV6_L2_ENABLEf, 1, 14, 0 },
    { IPMCV4_ENABLEf, 1, 13, 0 },
    { IPMCV6_ENABLEf, 1, 12, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 11, 0 },
    { OUTER_TPID_INDEXf, 2, 9, SOCF_LE },
    { LEARN_DISABLEf, 1, 8, 0 },
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 7, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 6, 0 },
    { L3_IPV6_PFMf, 2, 4, SOCF_LE },
    { L3_IPV4_PFMf, 2, 2, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_PROFILE_TAB_BCM56634_A0m_fields[] = {
    { PHB2_ENABLEf, 1, 27, 0 },
    { PHB2_USE_INNER_DOT1Pf, 1, 26, 0 },
    { PHB2_DOT1P_MAPPING_PTRf, 4, 22, SOCF_LE },
    { L2_NON_UCAST_DROPf, 1, 21, 0 },
    { L2_NON_UCAST_TOCPUf, 1, 20, 0 },
    { L2_MISS_DROPf, 1, 19, 0 },
    { L2_MISS_TOCPUf, 1, 18, 0 },
    { IPV4L3_ENABLEf, 1, 17, 0 },
    { IPV6L3_ENABLEf, 1, 16, 0 },
    { IPMCV4_L2_ENABLEf, 1, 15, 0 },
    { IPMCV6_L2_ENABLEf, 1, 14, 0 },
    { IPMCV4_ENABLEf, 1, 13, 0 },
    { IPMCV6_ENABLEf, 1, 12, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 11, 0 },
    { OUTER_TPID_INDEXf, 2, 9, SOCF_LE },
    { LEARN_DISABLEf, 1, 8, 0 },
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 7, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 6, 0 },
    { L3_IPV6_PFMf, 2, 4, SOCF_LE },
    { L3_IPV4_PFMf, 2, 2, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_PROFILE_TAB_BCM56820_A0m_fields[] = {
    { L2_NON_UCAST_DROPf, 1, 21, 0 },
    { L2_NON_UCAST_TOCPUf, 1, 20, 0 },
    { L2_MISS_DROPf, 1, 19, 0 },
    { L2_MISS_TOCPUf, 1, 18, 0 },
    { IPV4L3_ENABLEf, 1, 17, 0 },
    { IPV6L3_ENABLEf, 1, 16, 0 },
    { IPMCV4_L2_ENABLEf, 1, 15, 0 },
    { IPMCV6_L2_ENABLEf, 1, 14, 0 },
    { IPMCV4_ENABLEf, 1, 13, 0 },
    { IPMCV6_ENABLEf, 1, 12, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 11, 0 },
    { OUTER_TPID_INDEXf, 2, 9, SOCF_LE },
    { LEARN_DISABLEf, 1, 8, 0 },
    { UNKNOWN_IPV6_MC_TOCPUf, 1, 7, 0 },
    { UNKNOWN_IPV4_MC_TOCPUf, 1, 6, 0 },
    { L3_IPV6_PFMf, 2, 4, SOCF_LE },
    { L3_IPV4_PFMf, 2, 2, SOCF_LE },
    { L2_PFMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_PROTOCOLm_fields[] = {
    { MATCHUPPERf, 1, 20, 0 },
    { MATCHLOWERf, 1, 19, 0 },
    { ETHERIIf, 1, 18, 0 },
    { SNAPf, 1, 17, 0 },
    { LLCf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_PROTOCOL_BCM56504_A0m_fields[] = {
    { MATCHUPPERf, 1, 20, 0 },
    { MATCHLOWERf, 1, 19, 0 },
    { ETHERIIf, 1, 18, 0 },
    { SNAPf, 1, 17, 0 },
    { LLCf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_PROTOCOL_DATAm_fields[] = {
    { VLAN_IDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_PROTOCOL_DATA_BCM56624_A0m_fields[] = {
    { TAG_ACTION_PROFILE_PTRf, 6, 27, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { VLAN_IDf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_PROTOCOL_DATA_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 33, 0 },
    { TAG_ACTION_PROFILE_PTRf, 6, 27, SOCF_LE },
    { IVIDf, 12, 15, SOCF_LE },
    { VLAN_IDf, 12, 3, SOCF_LE },
    { OVIDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_RANGE_IDXm_fields[] = {
    { VLAN_RANGE_INDEXf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_SUBNETm_fields[] = {
    { MASKf, 32, 32, SOCF_LE },
    { IP_ADDRf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_VLAN_SUBNET_BCM56224_A0m_fields[] = {
    { VLAN_IDf, 12, 138, SOCF_LE },
    { PRIf, 3, 135, SOCF_LE },
    { RESERVED_MASKf, 3, 132, SOCF_LE|SOCF_RES },
    { MASKf, 64, 68, SOCF_LE },
    { RESERVED_KEYf, 3, 65, SOCF_LE|SOCF_RES },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_SUBNET_BCM56504_A0m_fields[] = {
    { VLAN_IDf, 12, 132, SOCF_LE },
    { PRIf, 3, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_SUBNET_BCM56601_A0m_fields[] = {
    { PRIf, 3, 141, SOCF_LE },
    { VLAN_IDf, 12, 129, SOCF_LE },
    { VLANf, 12, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_SUBNET_BCM56624_A0m_fields[] = {
    { TAG_ACTION_PROFILE_PTRf, 6, 156, SOCF_LE },
    { IVIDf, 12, 144, SOCF_LE },
    { VLAN_IDf, 12, 132, SOCF_LE },
    { OVIDf, 12, 132, SOCF_LE },
    { PRIf, 3, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_SUBNET_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 162, 0 },
    { TAG_ACTION_PROFILE_PTRf, 6, 156, SOCF_LE },
    { IVIDf, 12, 144, SOCF_LE },
    { VLAN_IDf, 12, 132, SOCF_LE },
    { OVIDf, 12, 132, SOCF_LE },
    { PRIf, 3, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_SUBNET_BCM56820_A0m_fields[] = {
    { TAG_ACTION_PROFILE_PTRf, 6, 162, SOCF_LE },
    { IVIDf, 12, 150, SOCF_LE },
    { VLAN_IDf, 12, 138, SOCF_LE },
    { OVIDf, 12, 138, SOCF_LE },
    { PRIf, 3, 135, SOCF_LE },
    { RESERVED_MASKf, 3, 132, SOCF_LE|SOCF_RES },
    { MASKf, 64, 68, SOCF_LE },
    { RESERVED_KEYf, 3, 65, SOCF_LE|SOCF_RES },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_SUBNET_DATAm_fields[] = {
    { PRIf, 3, 12, SOCF_LE },
    { VLANf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_SUBNET_ONLYm_fields[] = {
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_SUBNET_ONLY_BCM56224_A0m_fields[] = {
    { RESERVED_MASKf, 3, 132, SOCF_LE|SOCF_RES },
    { MASKf, 64, 68, SOCF_LE },
    { RESERVED_KEYf, 3, 65, SOCF_LE|SOCF_RES },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_SUBNET_TCAMm_fields[] = {
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_5690_A0)
soc_field_info_t soc_VLAN_TABm_fields[] = {
    { UT_BITMAPf, 12, 64, SOCF_LE },
    { PORT_BITMAPf, 14, 32, SOCF_LE },
    { STGf, 8, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0)
soc_field_info_t soc_VLAN_TAB_BCM53314_A0m_fields[] = {
    { EVEN_PARITYf, 1, 43, 0 },
    { VRF_IDf, 6, 37, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 35, SOCF_LE|SOCF_SC },
    { VLAN_PROFILE_PTRf, 3, 32, SOCF_LE },
    { STGf, 6, 26, SOCF_LE },
    { VALIDf, 1, 25, 0 },
    { PORT_BITMAP_LOf, 25, 0, SOCF_LE },
    { PORT_BITMAPf, 25, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_TAB_BCM56218_A0m_fields[] = {
    { PFMf, 2, 62, SOCF_LE },
    { STGf, 7, 55, SOCF_LE },
    { VALIDf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_VLAN_TAB_BCM56224_A0m_fields[] = {
    { EVEN_PARITYf, 1, 50, 0 },
    { VRF_IDf, 6, 44, SOCF_LE },
    { HIGIG_TRUNK_OVERRIDEf, 2, 42, SOCF_LE },
    { VLAN_PROFILE_PTRf, 3, 39, SOCF_LE },
    { STGf, 8, 31, SOCF_LE },
    { VALIDf, 1, 30, 0 },
    { PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { PORT_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_TAB_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 126, 0 },
    { VIRTUAL_PORT_ENf, 1, 125, 0 },
    { UMC_IDXf, 12, 113, SOCF_LE },
    { UUC_IDXf, 12, 101, SOCF_LE },
    { BC_IDXf, 12, 89, SOCF_LE },
    { L2_ENTRY_KEY_TYPEf, 2, 87, SOCF_LE },
    { VLAN_CLASS_IDf, 8, 79, SOCF_LE },
    { L3_IIFf, 13, 66, SOCF_LE },
    { RESERVED1f, 2, 64, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_PTRf, 4, 60, SOCF_LE },
    { FID_IDf, 12, 48, SOCF_LE },
    { STGf, 9, 39, SOCF_LE },
    { VALIDf, 1, 38, 0 },
    { RESERVED0f, 6, 32, SOCF_LE|SOCF_RES },
    { HIGIG_TRUNK_OVERRIDEf, 2, 30, SOCF_LE },
    { PORT_BITMAP_LOf, 30, 0, SOCF_LE },
    { PORT_BITMAPf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_VLAN_TAB_BCM56504_A0m_fields[] = {
    { PFMf, 2, 40, SOCF_LE },
    { STGf, 8, 32, SOCF_LE },
    { VALIDf, 1, 31, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 2, 29, SOCF_LE },
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_VLAN_TAB_BCM56514_A0m_fields[] = {
    { VRF_IDf, 6, 45, SOCF_LE },
    { VLAN_PROFILE_PTRf, 4, 41, SOCF_LE },
    { STGf, 9, 32, SOCF_LE },
    { VALIDf, 1, 31, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 2, 29, SOCF_LE },
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VLAN_TAB_BCM56601_A0m_fields[] = {
    { PFMf, 2, 37, SOCF_LE },
    { PORT_BITMAPf, 14, 23, SOCF_LE },
    { UT_BITMAPf, 12, 11, SOCF_LE },
    { STGf, 9, 2, SOCF_LE },
    { LEARNf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_TAB_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 113, 0 },
    { L2_ENTRY_KEY_TYPEf, 2, 111, SOCF_LE },
    { VLAN_CLASS_IDf, 8, 103, SOCF_LE },
    { L3_IIFf, 13, 90, SOCF_LE },
    { VLAN_PROFILE_PTRf, 6, 84, SOCF_LE },
    { FID_IDf, 12, 72, SOCF_LE },
    { STGf, 9, 63, SOCF_LE },
    { VALIDf, 1, 62, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 8, 54, SOCF_LE },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_TAB_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 189, 0 },
    { L2_ENTRY_KEY_TYPEf, 2, 187, SOCF_LE },
    { SERVICE_CTR_IDXf, 12, 175, SOCF_LE },
    { VIRTUAL_PORT_ENf, 1, 174, 0 },
    { UMC_IDXf, 12, 162, SOCF_LE },
    { UUC_IDXf, 12, 150, SOCF_LE },
    { BC_IDXf, 12, 138, SOCF_LE },
    { VLAN_CLASS_IDf, 8, 130, SOCF_LE },
    { VLAN_PROFILE_PTRf, 6, 124, SOCF_LE },
    { FID_IDf, 12, 112, SOCF_LE },
    { STGf, 9, 103, SOCF_LE },
    { VALIDf, 1, 102, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 16, 86, SOCF_LE },
    { VLAN_GROUP_BITMAPf, 32, 54, SOCF_LE },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_VLAN_TAB_BCM5665_A0m_fields[] = {
    { STGf, 8, 120, SOCF_LE },
    { UT_BITMAP_M1f, 24, 96, SOCF_LE },
    { UT_BITMAP_M0f, 28, 64, SOCF_LE },
    { PORT_BITMAP_M1f, 25, 32, SOCF_LE },
    { PORT_BITMAP_M0f, 29, 2, SOCF_LE },
    { VALIDf, 1, 1, 0 },
    { PARITYf, 1, 0, 0 }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_VLAN_TAB_BCM5673_A0m_fields[] = {
    { PARITYf, 1, 13, SOCF_SC },
    { UT_BITMAPf, 1, 12, 0 },
    { PORT_BITMAPf, 3, 9, SOCF_LE },
    { STGf, 8, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_TAB_BCM56800_A0m_fields[] = {
    { EVEN_PARITYf, 1, 52, 0 },
    { FID_IDf, 12, 40, SOCF_LE },
    { PFMf, 2, 38, SOCF_LE },
    { STGf, 8, 30, SOCF_LE },
    { VALIDf, 1, 29, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 8, 21, SOCF_LE },
    { PORT_BITMAPf, 21, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_TAB_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 },
    { L2_ENTRY_KEY_TYPEf, 2, 84, SOCF_LE },
    { VLAN_CLASS_IDf, 8, 76, SOCF_LE },
    { CLASS_IDf, 8, 76, SOCF_LE },
    { VRF_IDf, 11, 65, SOCF_LE },
    { VLAN_PROFILE_PTRf, 6, 59, SOCF_LE },
    { FID_IDf, 12, 47, SOCF_LE },
    { STGf, 9, 38, SOCF_LE },
    { VALIDf, 1, 37, 0 },
    { HIGIG_TRUNK_OVERRIDEf, 8, 29, SOCF_LE },
    { PORT_BITMAPf, 29, 0, SOCF_LE }
};
#endif

#if defined(BCM_5695_A0)
soc_field_info_t soc_VLAN_TAB_BCM5695_A0m_fields[] = {
    { DEFAULT_ROUTEf, 13, 96, SOCF_LE },
    { UT_BITMAPf, 12, 64, SOCF_LE },
    { PORT_BITMAPf, 14, 32, SOCF_LE },
    { STGf, 8, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_XLATEm_fields[] = {
    { ADD_VIDf, 1, 34, 0 },
    { NEW_VLAN_IDf, 12, 22, SOCF_LE },
    { PRIf, 3, 19, SOCF_LE },
    { RPEf, 1, 18, 0 },
    { VLAN_IDf, 12, 6, SOCF_LE },
    { OLD_VLAN_IDf, 12, 6, SOCF_LE },
    { PORTf, 5, 1, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_VLAN_XLATE_BCM56224_A0m_fields[] = {
    { ADD_VIDf, 1, 53, 0 },
    { NEW_VLAN_IDf, 12, 41, SOCF_LE },
    { PRIf, 3, 38, SOCF_LE },
    { RPEf, 1, 37, 0 },
    { RESERVED_MASKf, 1, 36, SOCF_RES },
    { MASKf, 17, 19, SOCF_LE },
    { RESERVED_KEYf, 1, 18, SOCF_RES },
    { VLAN_IDf, 12, 6, SOCF_LE },
    { OLD_VLAN_IDf, 12, 6, SOCF_LE },
    { PORTf, 5, 1, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56334_A0)
soc_field_info_t soc_VLAN_XLATE_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 92, 0 | SOCF_GLOBAL },
    { PRIf, 3, 89, SOCF_LE },
    { DATAf, 50, 42, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 83, SOCF_LE },
    { SOURCE_VPf, 13, 70, SOCF_LE },
    { L3_IIFf, 13, 70, SOCF_LE },
    { DUMMYf, 13, 70, SOCF_LE },
    { NEW_IVIDf, 12, 58, SOCF_LE },
    { NEW_VLAN_IDf, 12, 46, SOCF_LE },
    { NEW_OVIDf, 12, 46, SOCF_LE },
    { RPEf, 1, 45, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 44, 0 },
    { MPLS_ACTIONf, 2, 42, SOCF_LE },
    { KEY_ZERO_1f, 8, 34, SOCF_LE },
    { IVIDf, 12, 30, SOCF_LE },
    { INCOMING_VIDSf, 24, 18, SOCF_LE },
    { KEYf, 38, 4, SOCF_LE },
    { OTAGf, 16, 18, SOCF_LE },
    { ITAGf, 16, 18, SOCF_LE },
    { VLAN_IDf, 12, 18, SOCF_LE },
    { OVIDf, 12, 18, SOCF_LE },
    { OLD_VLAN_IDf, 12, 18, SOCF_LE },
    { Tf, 1, 17, 0 },
    { GLPf, 14, 4, SOCF_LE },
    { MODULE_IDf, 7, 10, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_VLAN_XLATE_BCM56624_A0m_fields[] = {
    { EVEN_PARITYf, 1, 86, 0 },
    { PRIf, 3, 83, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 77, SOCF_LE },
    { NEW_IVID_SPAREf, 1, 76, 0 },
    { SOURCE_VPf, 13, 64, SOCF_LE },
    { L3_IIFf, 13, 64, SOCF_LE },
    { NEW_IVIDf, 12, 64, SOCF_LE },
    { NEW_VLAN_IDf, 12, 52, SOCF_LE },
    { NEW_OVIDf, 12, 52, SOCF_LE },
    { RPEf, 1, 51, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 50, 0 },
    { MPLS_ACTIONf, 2, 48, SOCF_LE },
    { UNUSEDf, 6, 42, SOCF_LE },
    { KEY_ZERO_1f, 8, 34, SOCF_LE },
    { IVIDf, 12, 30, SOCF_LE },
    { INCOMING_VIDSf, 24, 18, SOCF_LE },
    { OTAGf, 16, 18, SOCF_LE },
    { ITAGf, 16, 18, SOCF_LE },
    { VLAN_IDf, 12, 18, SOCF_LE },
    { OVIDf, 12, 18, SOCF_LE },
    { OLD_VLAN_IDf, 12, 18, SOCF_LE },
    { Tf, 1, 17, 0 },
    { GLPf, 14, 4, SOCF_LE },
    { MODULE_IDf, 7, 10, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VLAN_XLATE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 105, 0 | SOCF_GLOBAL },
    { VINTF_CTR_IDXf, 13, 92, SOCF_LE },
    { DATAf, 63, 42, SOCF_LE },
    { PRIf, 3, 89, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 83, SOCF_LE },
    { SOURCE_VPf, 13, 70, SOCF_LE },
    { L3_IIFf, 13, 70, SOCF_LE },
    { DUMMYf, 13, 70, SOCF_LE },
    { NEW_IVIDf, 12, 58, SOCF_LE },
    { NEW_VLAN_IDf, 12, 46, SOCF_LE },
    { NEW_OVIDf, 12, 46, SOCF_LE },
    { RPEf, 1, 45, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 44, 0 },
    { MPLS_ACTIONf, 2, 42, SOCF_LE },
    { KEY_ZERO_1f, 8, 34, SOCF_LE },
    { IVIDf, 12, 30, SOCF_LE },
    { INCOMING_VIDSf, 24, 18, SOCF_LE },
    { KEYf, 38, 4, SOCF_LE },
    { OTAGf, 16, 18, SOCF_LE },
    { ITAGf, 16, 18, SOCF_LE },
    { VLAN_IDf, 12, 18, SOCF_LE },
    { OVIDf, 12, 18, SOCF_LE },
    { OLD_VLAN_IDf, 12, 18, SOCF_LE },
    { Tf, 1, 17, 0 },
    { GLPf, 14, 4, SOCF_LE },
    { MODULE_IDf, 7, 10, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_VLAN_XLATE_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 85, 0 },
    { PRIf, 3, 82, SOCF_LE },
    { TAG_ACTION_PROFILE_PTRf, 6, 76, SOCF_LE },
    { SOURCE_VPf, 12, 64, SOCF_LE },
    { NEW_IVID_SVPGf, 12, 64, SOCF_LE },
    { NEW_IVIDf, 12, 64, SOCF_LE },
    { NEW_VLAN_IDf, 12, 52, SOCF_LE },
    { NEW_OVIDf, 12, 52, SOCF_LE },
    { NEW_IVID_SVPG_SELf, 1, 51, 0 },
    { RPEf, 1, 50, 0 },
    { DISABLE_VLAN_CHECKSf, 1, 49, 0 },
    { UNUSEDf, 6, 43, SOCF_LE },
    { KEY_ZERO_1f, 8, 35, SOCF_LE },
    { IVIDf, 12, 31, SOCF_LE },
    { INCOMING_VIDSf, 24, 19, SOCF_LE },
    { OTAGf, 16, 19, SOCF_LE },
    { ITAGf, 16, 19, SOCF_LE },
    { VLAN_IDf, 12, 19, SOCF_LE },
    { OVIDf, 12, 19, SOCF_LE },
    { OLD_VLAN_IDf, 12, 19, SOCF_LE },
    { Tf, 1, 18, 0 },
    { GLPf, 15, 4, SOCF_LE },
    { MODULE_IDf, 8, 10, SOCF_LE },
    { TGIDf, 7, 4, SOCF_LE },
    { PORT_NUMf, 6, 4, SOCF_LE },
    { KEY_TYPEf, 3, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56102_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_XLATE_DATA_ONLYm_fields[] = {
    { ADD_VIDf, 1, 16, 0 },
    { NEW_VLAN_IDf, 12, 4, SOCF_LE },
    { PRIf, 3, 1, SOCF_LE },
    { RPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_XLATE_MASKm_fields[] = {
    { ADD_VIDf, 1, 51, 0 },
    { NEW_VLAN_IDf, 12, 39, SOCF_LE },
    { PRIf, 3, 36, SOCF_LE },
    { RPEf, 1, 35, 0 },
    { MASKf, 17, 18, SOCF_LE },
    { VLAN_IDf, 12, 6, SOCF_LE },
    { OLD_VLAN_IDf, 12, 6, SOCF_LE },
    { PORTf, 5, 1, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_VLAN_XLATE_ONLYm_fields[] = {
    { VLAN_IDf, 12, 6, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_VLAN_XLATE_ONLY_BCM56224_A0m_fields[] = {
    { RESERVED_MASKf, 1, 36, SOCF_RES },
    { MASKf, 17, 19, SOCF_LE },
    { RESERVED_KEYf, 1, 18, SOCF_RES },
    { VLAN_IDf, 12, 6, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_VLAN_XLATE_ONLY_BCM56800_A0m_fields[] = {
    { MASKf, 17, 18, SOCF_LE },
    { VLAN_IDf, 12, 6, SOCF_LE },
    { INGRESS_PORTf, 5, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_VOQ_ARRIVALSm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { ECCf, 6, 29, SOCF_LE },
    { ARRIVAL_BYTE_CNT_INVALIDf, 1, 28, 0 },
    { ARRIVAL_BYTE_CNTf, 28, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_VOQ_CONFIGm_fields[] = {
    { PARITYf, 1, 11, 0 },
    { ECCf, 4, 7, SOCF_LE },
    { DEMAND_ENABLEf, 1, 6, 0 },
    { RATE_DELTA_MAX_INDEXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0)
soc_field_info_t soc_VPLSTABLEm_fields[] = {
    { PARITYf, 1, 31, 0 },
    { VPLSINDEXTYPEf, 1, 25, 0 },
    { DEFAULT_PRIf, 3, 22, SOCF_LE },
    { VPLSINDEXf, 8, 14, SOCF_LE },
    { DEFAULT_VIDf, 12, 2, SOCF_LE },
    { VBMf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
soc_field_info_t soc_VPLS_BITMAP_TABLEm_fields[] = {
    { VPLS_BITMAP_M1f, 25, 96, SOCF_LE },
    { VPLS_BITMAP_M0f, 29, 64, SOCF_LE },
    { VLAN_IDf, 12, 32, SOCF_LE },
    { VC_LABELf, 20, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
soc_field_info_t soc_VPLS_LABELm_fields[] = {
    { ORIGINAL_PKTf, 1, 52, 0 },
    { VIDf, 12, 40, SOCF_LE },
    { VC_LABELf, 20, 20, SOCF_LE },
    { RESERVEDf, 8, 12, SOCF_LE|SOCF_RES },
    { L3_INTFf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_VRFm_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 },
    { SERVICE_CTR_IDXf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0)
soc_field_info_t soc_VRF_VFI_INTFm_fields[] = {
    { PARITYf, 2, 47, SOCF_LE },
    { RESERVEf, 2, 45, SOCF_LE|SOCF_RES },
    { L3_INTFf, 12, 33, SOCF_LE },
    { VRF_VFIf, 8, 25, SOCF_LE },
    { VFIf, 1, 24, 0 },
    { SRC_MODIDf, 6, 18, SOCF_LE },
    { TGIDf, 6, 12, SOCF_LE },
    { VLANf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
soc_field_info_t soc_VRF_VFI_INTF_BCM56601_C0m_fields[] = {
    { PARITYf, 2, 47, SOCF_LE },
    { RESERVEDf, 1, 46, SOCF_RES },
    { MPLS_ENABLEf, 1, 45, 0 },
    { L3_INTFf, 12, 33, SOCF_LE },
    { VRF_VFIf, 8, 25, SOCF_LE },
    { VFIf, 1, 24, 0 },
    { SRC_MODIDf, 6, 18, SOCF_LE },
    { TGIDf, 6, 12, SOCF_LE },
    { VLANf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_WLAN_SVP_TABLEm_fields[] = {
    { PARITYf, 1, 33, 0 },
    { ECCPf, 7, 27, SOCF_LE },
    { ECCf, 6, 27, SOCF_LE },
    { USE_TUNNEL_PHBf, 1, 26, 0 },
    { VLAN_VALIDATION_PTRf, 5, 21, SOCF_LE },
    { VLAN_IDf, 12, 9, SOCF_LE },
    { LPORT_PROFILE_IDXf, 7, 2, SOCF_LE },
    { SH_PRUNE_ENABLEf, 1, 1, 0 },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_WRED_AVG_QUEUE_LENGTHm_fields[] = {
    { PARITYf, 1, 25, 0 },
    { ECCf, 5, 20, SOCF_LE },
    { QAVG_MANTISSAf, 16, 4, SOCF_LE },
    { QAVG_EXPONENTf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_WRED_CURVEm_fields[] = {
    { PARITYf, 1, 73, 0 },
    { ECCf, 7, 66, SOCF_LE },
    { PDROP_MAXf, 2, 64, SOCF_LE },
    { TMAXf, 16, 48, SOCF_LE },
    { TECNf, 16, 32, SOCF_LE },
    { TMINf, 16, 16, SOCF_LE },
    { SCALEf, 4, 12, SOCF_LE },
    { SLOPEf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_WRED_STATEm_fields[] = {
    { PARITYf, 1, 42, 0 },
    { ECCf, 6, 36, SOCF_LE },
    { TMAXEXCEEDED2f, 1, 35, 0 },
    { ECNEXCEEDED2f, 1, 34, 0 },
    { PDROP2f, 10, 24, SOCF_LE },
    { TMAXEXCEEDED1f, 1, 23, 0 },
    { ECNEXCEEDED1f, 1, 22, 0 },
    { PDROP1f, 10, 12, SOCF_LE },
    { TMAXEXCEEDED0f, 1, 11, 0 },
    { ECNEXCEEDED0f, 1, 10, 0 },
    { PDROP0f, 10, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_FFPCOUNTERSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_FFPIPBYTECOUNTERSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_FFPIPPACKETCOUNTERSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_FFPOPBYTECOUNTERSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_FFPOPPACKETCOUNTERSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_METERINGm_fields[] = {
    { BUCKETSIZEf, 4, 46, SOCF_LE },
    { REFRESHCOUNTf, 14, 32, SOCF_LE },
    { BUCKETCOUNTf, 27, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_METERING_TEST0m_fields[] = {
    { PARITYf, 1, 50, SOCF_SC },
    { BUCKETSIZEf, 4, 46, SOCF_LE },
    { REFRESHCOUNTf, 14, 32, SOCF_LE },
    { BUCKETAGEf, 5, 27, SOCF_LE|SOCF_SC },
    { BUCKETCOUNTf, 27, 0, SOCF_LE }
};
#endif

#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
soc_field_info_t soc_XFILTER_METERING_TEST2m_fields[] = {
    { RESERVEDf, 19, 32, SOCF_LE|SOCF_RES },
    { BUCKETAGEf, 5, 27, SOCF_LE|SOCF_SC },
    { BUCKETCOUNTf, 27, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_EHG_RX_TUNNEL_DATAm_fields[] = {
    { TUNNEL_DATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_88230_A0)
soc_field_info_t soc_XPORT_EHG_RX_TUNNEL_MASKm_fields[] = {
    { TUNNEL_MASKf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_X_ARB_TDM_TABLEm_fields[] = {
    { WRAP_ENf, 1, 5, 0 },
    { PORT_NUMf, 5, 0, SOCF_LE }
};
#endif


/****************************************************************
 *
 * Memory view name declarations
 *
 ****************************************************************/

#if defined(BCM_56334_A0)
char *soc_EGR_L3_NEXT_HOP_BCM56334_A0m_views[] = {
"L3",
"MPLS",
"SD_TAG",
"MIM",
"WLAN",
"PROXY"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_EGR_L3_NEXT_HOP_BCM56634_A0m_views[] = {
"L3",
"MPLS",
"SD_TAG",
"MIM",
"WLAN",
"PROXY"
};
#endif

#if defined(BCM_56334_A0)
char *soc_EGR_VLAN_XLATE_BCM56334_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MIM_ISID",
"MIM_ISID",
"WLAN_SVP",
"WLAN_SVP",
"WLAN_SVP"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_EGR_VLAN_XLATE_BCM56634_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MIM_ISID",
"MIM_ISID",
"WLAN_SVP",
"WLAN_SVP",
"WLAN_SVP"
};
#endif

#if defined(BCM_56334_A0)
char *soc_L2X_BCM56334_A0m_views[] = {
"L2",
"VLAN",
"VLAN",
"L2"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_L2X_BCM56634_A0m_views[] = {
"L2",
"VLAN",
"VLAN",
"L2"
};
#endif

#if defined(BCM_56334_A0)
char *soc_L2_ENTRY_ONLY_BCM56334_A0m_views[] = {
"L2",
"VLAN",
"VLAN",
"L2"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_L2_ENTRY_ONLY_BCM56634_A0m_views[] = {
"L2",
"VLAN",
"VLAN",
"L2"
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
char *soc_L3_ENTRY_IPV4_MULTICAST_BCM56634_A0m_views[] = {
"IPV4UC",
"IPV4MC",
"IPV6UC",
"IPV6MC",
"CCM_LMEP",
"CCM_RMEP"
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
char *soc_L3_ENTRY_IPV4_UNICAST_BCM56634_A0m_views[] = {
"IPV4UC",
"IPV4MC",
"IPV6UC",
"IPV6MC",
"CCM_LMEP",
"CCM_RMEP"
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
char *soc_L3_ENTRY_IPV6_MULTICAST_BCM56634_A0m_views[] = {
"IPV4UC",
"IPV4MC",
"IPV6UC",
"IPV6MC",
"CCM_LMEP",
"CCM_RMEP"
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
char *soc_L3_ENTRY_IPV6_UNICAST_BCM56634_A0m_views[] = {
"IPV4UC",
"IPV4MC",
"IPV6UC",
"IPV6MC",
"CCM_LMEP",
"CCM_RMEP"
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56685_A0)
char *soc_L3_ENTRY_ONLY_BCM56634_A0m_views[] = {
"IPV4UC",
"IPV4MC",
"IPV6UC",
"IPV6MC",
"CCM_LMEP",
"CCM_RMEP"
};
#endif

#if defined(BCM_56334_A0)
char *soc_MPLS_ENTRY_BCM56334_A0m_views[] = {
"MPLS",
"MIM_NVP",
"MIM_ISID",
"MIM_ISID"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_MPLS_ENTRY_BCM56634_A0m_views[] = {
"MPLS",
"MIM_NVP",
"MIM_ISID",
"MIM_ISID",
"WLAN_MAC"
};
#endif

#if defined(BCM_56334_A0)
char *soc_VLAN_MAC_BCM56334_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MAC",
"XLATE",
"XLATE",
"XLATE"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_VLAN_MAC_BCM56634_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MAC",
"XLATE",
"XLATE",
"XLATE",
"MAC_IP_BIND"
};
#endif

#if defined(BCM_56334_A0)
char *soc_VLAN_XLATE_BCM56334_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MAC",
"XLATE",
"XLATE",
"XLATE"
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
char *soc_VLAN_XLATE_BCM56634_A0m_views[] = {
"XLATE",
"XLATE",
"XLATE",
"MAC",
"XLATE",
"XLATE",
"XLATE",
"MAC_IP_BIND"
};
#endif

