Analysis & Synthesis report for C4MB_test
Mon Jul 07 20:27:00 2025
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next
 12. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state
 13. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next
 14. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state
 15. State Machine - |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c
 16. State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|state
 17. State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state
 18. State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state
 19. State Machine - |top|cmos_top:u_cmos|i2c_master:u_i2c|state_c
 20. State Machine - |top|cmos_top:u_cmos|cmos_config:u_cfg|state_c
 21. Registers Protected by Synthesis
 22. User-Specified and Inferred Latches
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for cmos_top:u_cmos|cmos_config:u_cfg
 29. Source assignments for imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2
 30. Source assignments for imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2
 31. Source assignments for imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2
 32. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 33. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated
 34. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p
 35. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 36. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram
 37. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp
 38. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp
 39. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 40. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 41. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 42. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 43. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 44. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated
 45. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p
 46. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 47. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram
 48. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 49. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6
 50. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp
 51. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp
 52. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 53. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9
 54. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller
 55. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram
 58. Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component
 59. Parameter Settings for User Entity Instance: pll1:u_pll1|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: cmos_top:u_cmos|cmos_config:u_cfg
 61. Parameter Settings for User Entity Instance: imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component
 62. Parameter Settings for User Entity Instance: imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component
 63. Parameter Settings for User Entity Instance: imag_process:u_imag_process|Shape_Detector:u_Shape_Detector
 64. Parameter Settings for User Entity Instance: imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component
 65. Parameter Settings for User Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst
 66. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 67. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 68. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller
 69. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component
 72. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1
 73. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0
 74. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6
 75. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4
 76. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2
 77. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5
 78. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3
 79. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1
 80. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0
 81. Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2
 82. altpll Parameter Settings by Entity Instance
 83. altshift_taps Parameter Settings by Entity Instance
 84. dcfifo Parameter Settings by Entity Instance
 85. scfifo Parameter Settings by Entity Instance
 86. lpm_mult Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 88. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller"
 89. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module"
 90. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface"
 91. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst"
 92. Port Connectivity Checks: "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan"
 93. Port Connectivity Checks: "imag_process:u_imag_process|Draw_box:u_Drawbox"
 94. Port Connectivity Checks: "imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst"
 95. Port Connectivity Checks: "imag_process:u_imag_process|sobel:u_sobel"
 96. Port Connectivity Checks: "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst"
 97. Port Connectivity Checks: "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst"
 98. Port Connectivity Checks: "imag_process:u_imag_process"
 99. Port Connectivity Checks: "cmos_top:u_cmos|i2c_master:u_i2c"
100. Port Connectivity Checks: "pll1:u_pll1"
101. Post-Synthesis Netlist Statistics for Top Partition
102. Elapsed Time Per Partition
103. Analysis & Synthesis Messages
104. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 07 20:27:00 2025           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; C4MB_test                                       ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,914                                           ;
;     Total combinational functions  ; 4,283                                           ;
;     Dedicated logic registers      ; 1,858                                           ;
; Total registers                    ; 1858                                            ;
; Total pins                         ; 87                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,180                                         ;
; Embedded Multiplier 9-bit elements ; 7                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; C4MB_test          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library         ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
; ../src/CORDIC/atan.v                                                                          ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v                                                                          ;                 ;
; ../src/capture/Shape_Detector.v                                                               ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v                                                               ;                 ;
; ../src/capture/Draw_box.v                                                                     ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v                                                                     ;                 ;
; ../src/Dilation.v                                                                             ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/Dilation.v                                                                             ;                 ;
; ../src/Erosion.v                                                                              ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/Erosion.v                                                                              ;                 ;
; ../src/ycbcr2bin.v                                                                            ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/ycbcr2bin.v                                                                            ;                 ;
; ../src/rgb2ycbcr.v                                                                            ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v                                                                            ;                 ;
; ../src/uart_tx.v                                                                              ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/uart_tx.v                                                                              ;                 ;
; ../ip/vga_buf/vga_buf.v                                                                       ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/vga_buf/vga_buf.v                                                                       ;                 ;
; ../ip/sobel_line_buf/sobel_line_buf.v                                                         ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v                                                         ;                 ;
; ../ip/rdfifo/rdfifo.v                                                                         ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/rdfifo/rdfifo.v                                                                         ;                 ;
; ../ip/wrfifo/wrfifo.v                                                                         ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/wrfifo/wrfifo.v                                                                         ;                 ;
; ../ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v                             ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v                             ; sdram_interface ;
; ../ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v          ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v          ; sdram_interface ;
; ../ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_synchronizer.v        ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_synchronizer.v        ; sdram_interface ;
; ../ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v ; sdram_interface ;
; ../ip/iobuf/iobuf.v                                                                           ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/iobuf/iobuf.v                                                                           ;                 ;
; ../ip/pll1/pll1.v                                                                             ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll1/pll1.v                                                                             ;                 ;
; ../ip/pll0/pll0.v                                                                             ; yes             ; User Wizard-Generated File   ; F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll0/pll0.v                                                                             ;                 ;
; ../src/vga_interface.v                                                                        ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/vga_interface.v                                                                        ;                 ;
; ../src/top.v                                                                                  ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v                                                                                  ;                 ;
; ../src/sobel.v                                                                                ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/sobel.v                                                                                ;                 ;
; ../src/sdram_ctrl.v                                                                           ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_ctrl.v                                                                           ;                 ;
; ../src/sdram_controller.v                                                                     ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_controller.v                                                                     ;                 ;
; ../src/param.v                                                                                ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/param.v                                                                                ;                 ;
; ../src/i2c_master.v                                                                           ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/i2c_master.v                                                                           ;                 ;
; ../src/cmos_top.v                                                                             ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_top.v                                                                             ;                 ;
; ../src/cmos_config.v                                                                          ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_config.v                                                                          ;                 ;
; ../src/capture.v                                                                              ; yes             ; User Verilog HDL File        ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture.v                                                                              ;                 ;
; ../src/imag_process.v                                                                         ; yes             ; User SystemVerilog HDL File  ; F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v                                                                         ;                 ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altpll.tdf                                                                 ;                 ;
; aglobal180.inc                                                                                ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/aglobal180.inc                                                             ;                 ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;                 ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;                 ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;                 ;
; db/pll0_altpll.v                                                                              ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v                                                                       ;                 ;
; db/pll1_altpll.v                                                                              ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v                                                                       ;                 ;
; altshift_taps.tdf                                                                             ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altshift_taps.tdf                                                          ;                 ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altdpram.inc                                                               ;                 ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;                 ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;                 ;
; lpm_constant.inc                                                                              ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;                 ;
; db/shift_taps_ra01.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/shift_taps_ra01.tdf                                                                 ;                 ;
; db/altsyncram_pad1.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf                                                                 ;                 ;
; db/cntr_lvf.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_lvf.tdf                                                                        ;                 ;
; db/cmpr_8ic.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_8ic.tdf                                                                        ;                 ;
; db/cntr_bfh.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_bfh.tdf                                                                        ;                 ;
; dcfifo.tdf                                                                                    ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/dcfifo.tdf                                                                 ;                 ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;                 ;
; a_graycounter.inc                                                                             ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_graycounter.inc                                                          ;                 ;
; a_fefifo.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_fefifo.inc                                                               ;                 ;
; a_gray2bin.inc                                                                                ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_gray2bin.inc                                                             ;                 ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/dffpipe.inc                                                                ;                 ;
; alt_sync_fifo.inc                                                                             ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                          ;                 ;
; altsyncram_fifo.inc                                                                           ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                        ;                 ;
; db/dcfifo_42l1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf                                                                     ;                 ;
; db/a_gray2bin_8ib.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_gray2bin_8ib.tdf                                                                  ;                 ;
; db/a_graycounter_777.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_graycounter_777.tdf                                                               ;                 ;
; db/a_graycounter_3lc.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_graycounter_3lc.tdf                                                               ;                 ;
; db/altsyncram_5r41.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_5r41.tdf                                                                 ;                 ;
; db/dffpipe_qe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_qe9.tdf                                                                     ;                 ;
; db/alt_synch_pipe_apl.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_apl.tdf                                                              ;                 ;
; db/dffpipe_re9.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_re9.tdf                                                                     ;                 ;
; db/alt_synch_pipe_bpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_bpl.tdf                                                              ;                 ;
; db/dffpipe_se9.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_se9.tdf                                                                     ;                 ;
; db/cmpr_p76.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_p76.tdf                                                                        ;                 ;
; db/dcfifo_j2l1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_j2l1.tdf                                                                     ;                 ;
; db/altsyncram_1r41.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_1r41.tdf                                                                 ;                 ;
; db/alt_synch_pipe_cpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_cpl.tdf                                                              ;                 ;
; db/dffpipe_te9.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_te9.tdf                                                                     ;                 ;
; db/alt_synch_pipe_dpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_dpl.tdf                                                              ;                 ;
; db/dffpipe_ue9.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_ue9.tdf                                                                     ;                 ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;                 ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;                 ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;                 ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;                 ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;                 ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;                 ;
; db/scfifo_6141.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/scfifo_6141.tdf                                                                     ;                 ;
; db/a_dpfifo_d741.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf                                                                   ;                 ;
; db/altsyncram_tpb1.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_tpb1.tdf                                                                 ;                 ;
; db/cmpr_hs8.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_hs8.tdf                                                                        ;                 ;
; db/cntr_unb.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_unb.tdf                                                                        ;                 ;
; db/cntr_bo7.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_bo7.tdf                                                                        ;                 ;
; db/cntr_vnb.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_vnb.tdf                                                                        ;                 ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf                                                               ;                 ;
; multcore.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/multcore.inc                                                               ;                 ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/bypassff.inc                                                               ;                 ;
; altshift.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altshift.inc                                                               ;                 ;
; db/mult_tgt.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/mult_tgt.tdf                                                                        ;                 ;
; db/mult_hft.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/mult_hft.tdf                                                                        ;                 ;
; multcore.tdf                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf                                                               ;                 ;
; csa_add.inc                                                                                   ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/csa_add.inc                                                                ;                 ;
; mpar_add.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/mpar_add.inc                                                               ;                 ;
; muleabz.inc                                                                                   ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/muleabz.inc                                                                ;                 ;
; mul_lfrg.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/mul_lfrg.inc                                                               ;                 ;
; mul_boothc.inc                                                                                ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/mul_boothc.inc                                                             ;                 ;
; alt_ded_mult.inc                                                                              ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/alt_ded_mult.inc                                                           ;                 ;
; alt_ded_mult_y.inc                                                                            ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                         ;                 ;
; mpar_add.tdf                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf                                                               ;                 ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                            ;                 ;
; addcore.inc                                                                                   ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/addcore.inc                                                                ;                 ;
; look_add.inc                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/look_add.inc                                                               ;                 ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                    ;                 ;
; db/add_sub_kgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_kgh.tdf                                                                     ;                 ;
; altshift.tdf                                                                                  ; yes             ; Megafunction                 ; d:/quartus_18/quartus/libraries/megafunctions/altshift.tdf                                                               ;                 ;
; db/add_sub_mgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_mgh.tdf                                                                     ;                 ;
; db/add_sub_lgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_lgh.tdf                                                                     ;                 ;
; db/add_sub_ngh.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_ngh.tdf                                                                     ;                 ;
; db/add_sub_rvi.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_rvi.tdf                                                                     ;                 ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,914       ;
;                                             ;             ;
; Total combinational functions               ; 4283        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1513        ;
;     -- 3 input functions                    ; 1511        ;
;     -- <=2 input functions                  ; 1259        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2606        ;
;     -- arithmetic mode                      ; 1677        ;
;                                             ;             ;
; Total registers                             ; 1858        ;
;     -- Dedicated logic registers            ; 1858        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 87          ;
; Total memory bits                           ; 106180      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 7           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 1514        ;
; Total fan-out                               ; 21640       ;
; Average fan-out                             ; 3.37        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                                         ; Library Name    ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; |top                                                                                                                      ; 4283 (48)           ; 1858 (34)                 ; 106180      ; 7            ; 1       ; 3         ; 87   ; 0            ; |top                                                                                                                                                                                                                              ; top                                                 ; work            ;
;    |capture:u_capture|                                                                                                    ; 46 (46)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|capture:u_capture                                                                                                                                                                                                            ; capture                                             ; work            ;
;    |cmos_top:u_cmos|                                                                                                      ; 741 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos                                                                                                                                                                                                              ; cmos_top                                            ; work            ;
;       |cmos_config:u_cfg|                                                                                                 ; 682 (682)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos|cmos_config:u_cfg                                                                                                                                                                                            ; cmos_config                                         ; work            ;
;       |i2c_master:u_i2c|                                                                                                  ; 59 (59)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos|i2c_master:u_i2c                                                                                                                                                                                             ; i2c_master                                          ; work            ;
;    |imag_process:u_imag_process|                                                                                          ; 2758 (18)           ; 1066 (2)                  ; 38340       ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|imag_process:u_imag_process                                                                                                                                                                                                  ; imag_process                                        ; work            ;
;       |Dilation:u_Dilation|                                                                                               ; 33 (4)              ; 38 (15)                   ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation                                                                                                                                                                              ; Dilation                                            ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst                                                                                                                                           ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                     ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 29 (0)              ; 23 (1)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                      ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)               ; 0 (0)                     ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                          ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                       ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                       ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                        ; cmpr_8ic                                            ; work            ;
;       |Draw_box:u_Drawbox|                                                                                                ; 1739 (1378)         ; 403 (294)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox                                                                                                                                                                               ; Draw_box                                            ; work            ;
;          |atan:u_atan|                                                                                                    ; 310 (278)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan                                                                                                                                                                   ; atan                                                ; work            ;
;             |lpm_add_sub:Add2|                                                                                            ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2                                                                                                                                                  ; lpm_add_sub                                         ; work            ;
;                |add_sub_rvi:auto_generated|                                                                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2|add_sub_rvi:auto_generated                                                                                                                       ; add_sub_rvi                                         ; work            ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0                                                                                                                                                                ; lpm_mult                                            ; work            ;
;             |mult_hft:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated                                                                                                                                        ; mult_hft                                            ; work            ;
;          |lpm_mult:Mult1|                                                                                                 ; 9 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1                                                                                                                                                                ; lpm_mult                                            ; work            ;
;             |mult_tgt:auto_generated|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated                                                                                                                                        ; mult_tgt                                            ; work            ;
;          |uart_tx:uart_tx_inst|                                                                                           ; 42 (42)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst                                                                                                                                                          ; uart_tx                                             ; work            ;
;       |Erosion:u_Erosion|                                                                                                 ; 32 (3)              ; 38 (15)                   ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion                                                                                                                                                                                ; Erosion                                             ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst                                                                                                                                             ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                       ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 29 (0)              ; 23 (1)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                        ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)               ; 0 (0)                     ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                            ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                         ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                         ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                          ; cmpr_8ic                                            ; work            ;
;       |Shape_Detector:u_Shape_Detector|                                                                                   ; 444 (444)           ; 234 (234)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector                                                                                                                                                                  ; Shape_Detector                                      ; work            ;
;       |rgb2ycbcr:u_gray|                                                                                                  ; 300 (190)           ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray                                                                                                                                                                                 ; rgb2ycbcr                                           ; work            ;
;          |lpm_mult:Mult0|                                                                                                 ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult1|                                                                                                 ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult2|                                                                                                 ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult3|                                                                                                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult4|                                                                                                 ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult5|                                                                                                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult6|                                                                                                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;       |sobel:u_sobel|                                                                                                     ; 169 (140)           ; 197 (174)                 ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel                                                                                                                                                                                    ; sobel                                               ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 29 (0)              ; 23 (0)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst                                                                                                                                                 ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 29 (0)              ; 23 (0)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                           ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 29 (0)              ; 23 (1)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                            ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)               ; 0 (0)                     ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                                ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                             ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                             ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                              ; cmpr_8ic                                            ; work            ;
;       |ycbcr2bin:u_ycbcr2bin|                                                                                             ; 23 (23)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin                                                                                                                                                                            ; ycbcr2bin                                           ; work            ;
;    |iobuf:u_iobuf|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iobuf:u_iobuf                                                                                                                                                                                                                ; iobuf                                               ; work            ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                                                                                ; iobuf_iobuf_in_d8i                                  ; work            ;
;    |pll0:u_pll0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0                                                                                                                                                                                                                  ; pll0                                                ; work            ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0|altpll:altpll_component                                                                                                                                                                                          ; altpll                                              ; work            ;
;          |pll0_altpll:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                               ; pll0_altpll                                         ; work            ;
;    |pll1:u_pll1|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1                                                                                                                                                                                                                  ; pll1                                                ; work            ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1|altpll:altpll_component                                                                                                                                                                                          ; altpll                                              ; work            ;
;          |pll1_altpll:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                               ; pll1_altpll                                         ; work            ;
;    |sdram_controller:u_meme_controller|                                                                                   ; 589 (0)             ; 598 (0)                   ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller                                                                                                                                                                                           ; sdram_controller                                    ; work            ;
;       |sdram_ctrl:u_ctrl|                                                                                                 ; 326 (131)           ; 360 (84)                  ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl                                                                                                                                                                         ; sdram_ctrl                                          ; work            ;
;          |rdfifo:u_rdfifo|                                                                                                ; 96 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                                                                                                                                         ; rdfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                     ; 96 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo                                              ; work            ;
;                |dcfifo_j2l1:auto_generated|                                                                               ; 96 (14)             ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated                                                                                                      ; dcfifo_j2l1                                         ; work            ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                      ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                      ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                           ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                          ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                           ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                          ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                           ; alt_synch_pipe_cpl                                  ; work            ;
;                      |dffpipe_te9:dffpipe6|                                                                               ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6                                                      ; dffpipe_te9                                         ; work            ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                           ; alt_synch_pipe_dpl                                  ; work            ;
;                      |dffpipe_ue9:dffpipe9|                                                                               ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9                                                      ; dffpipe_ue9                                         ; work            ;
;                   |altsyncram_1r41:fifo_ram|                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram                                                                             ; altsyncram_1r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                             ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                              ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:ws_brp|                                                                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp                                                                                   ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:ws_bwp|                                                                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp                                                                                   ; dffpipe_qe9                                         ; work            ;
;          |wrfifo:wrfifo_inst|                                                                                             ; 99 (0)              ; 138 (0)                   ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                                                                                                                                      ; wrfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                     ; 99 (0)              ; 138 (0)                   ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                                                                              ; dcfifo                                              ; work            ;
;                |dcfifo_42l1:auto_generated|                                                                               ; 99 (17)             ; 138 (36)                  ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                                                                   ; dcfifo_42l1                                         ; work            ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                   ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                   ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                           ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                       ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                           ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                       ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                        ; alt_synch_pipe_apl                                  ; work            ;
;                      |dffpipe_re9:dffpipe13|                                                                              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                                                  ; dffpipe_re9                                         ; work            ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                        ; alt_synch_pipe_bpl                                  ; work            ;
;                      |dffpipe_se9:dffpipe16|                                                                              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                  ; dffpipe_se9                                         ; work            ;
;                   |altsyncram_5r41:fifo_ram|                                                                              ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                                                                          ; altsyncram_5r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                          ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                           ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:rs_brp|                                                                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                                                                                ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:rs_bwp|                                                                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                                                                                ; dffpipe_qe9                                         ; work            ;
;       |sdram_interface:u_interface|                                                                                       ; 263 (0)             ; 238 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                                                                                                                               ; sdram_interface                                     ; sdram_interface ;
;          |altera_reset_controller:rst_controller|                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller                                                                                                                        ; altera_reset_controller                             ; sdram_interface ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                             ; altera_reset_synchronizer                           ; sdram_interface ;
;          |sdram_interface_sdram_controller:sdram_controller|                                                              ; 263 (213)           ; 235 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller                                                                                                             ; sdram_interface_sdram_controller                    ; sdram_interface ;
;             |sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module| ; 50 (50)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module ; sdram_interface_sdram_controller_input_efifo_module ; sdram_interface ;
;    |vga_interface:u_vga|                                                                                                  ; 101 (72)            ; 47 (26)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga                                                                                                                                                                                                          ; vga_interface                                       ; work            ;
;       |vga_buf:u_buf|                                                                                                     ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                                                                                                                            ; vga_buf                                             ; work            ;
;          |scfifo:scfifo_component|                                                                                        ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component                                                                                                                                                                    ; scfifo                                              ; work            ;
;             |scfifo_6141:auto_generated|                                                                                  ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated                                                                                                                                         ; scfifo_6141                                         ; work            ;
;                |a_dpfifo_d741:dpfifo|                                                                                     ; 29 (18)             ; 21 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo                                                                                                                    ; a_dpfifo_d741                                       ; work            ;
;                   |altsyncram_tpb1:FIFOram|                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram                                                                                            ; altsyncram_tpb1                                     ; work            ;
;                   |cntr_bo7:usedw_counter|                                                                                ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter                                                                                             ; cntr_bo7                                            ; work            ;
;                   |cntr_unb:rd_ptr_msb|                                                                                   ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb                                                                                                ; cntr_unb                                            ; work            ;
;                   |cntr_vnb:wr_ptr|                                                                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr                                                                                                    ; cntr_vnb                                            ; work            ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                       ; IP Include File                            ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Altera ; ALTIOBUF                           ; 18.1    ; N/A          ; N/A          ; |top|iobuf:u_clk_iobuf                                                                                                ; ../ip/iobuf/iobuf.v                        ;
; Altera ; Shift register (RAM-based)         ; 18.0    ; N/A          ; N/A          ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst                               ; ../ip/sobel_line_buf/sobel_line_buf.v      ;
; Altera ; Shift register (RAM-based)         ; 18.0    ; N/A          ; N/A          ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst                                 ; ../ip/sobel_line_buf/sobel_line_buf.v      ;
; Altera ; Shift register (RAM-based)         ; 18.0    ; N/A          ; N/A          ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst                                     ; ../ip/sobel_line_buf/sobel_line_buf.v      ;
; Altera ; ALTIOBUF                           ; 18.1    ; N/A          ; N/A          ; |top|iobuf:u_iobuf                                                                                                    ; ../ip/iobuf/iobuf.v                        ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                             ; ../ip/rdfifo/rdfifo.v                      ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                          ; ../ip/wrfifo/wrfifo.v                      ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                   ; ../ip/sdram_interface/sdram_interface.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller            ; ../ip/sdram_interface/sdram_interface.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller ; ../ip/sdram_interface/sdram_interface.qsys ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |top|pll0:u_pll0                                                                                                      ; ../ip/pll0/pll0.v                          ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |top|pll1:u_pll1                                                                                                      ; ../ip/pll1/pll1.v                          ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                ; ../ip/vga_buf/vga_buf.v                    ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                                 ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                                ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                               ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                        ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                         ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                         ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                         ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                         ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                         ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c ;
+---------------+--------------+--------------+---------------+---------------------+
; Name          ; state_c.DONE ; state_c.READ ; state_c.WRITE ; state_c.IDLE        ;
+---------------+--------------+--------------+---------------+---------------------+
; state_c.IDLE  ; 0            ; 0            ; 0             ; 0                   ;
; state_c.WRITE ; 0            ; 0            ; 1             ; 1                   ;
; state_c.READ  ; 0            ; 1            ; 0             ; 1                   ;
; state_c.DONE  ; 1            ; 0            ; 0             ; 1                   ;
+---------------+--------------+--------------+---------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|state ;
+--------------+--------------+--------------+--------------+---------------+
; Name         ; state.S_WAIT ; state.S_SEND ; state.S_LOAD ; state.S_IDLE  ;
+--------------+--------------+--------------+--------------+---------------+
; state.S_IDLE ; 0            ; 0            ; 0            ; 0             ;
; state.S_LOAD ; 0            ; 0            ; 1            ; 1             ;
; state.S_SEND ; 0            ; 1            ; 0            ; 1             ;
; state.S_WAIT ; 1            ; 0            ; 0            ; 1             ;
+--------------+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state ;
+-------------------+-------------------+---------------+--------------+-------------------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP            ;
+-------------------+-------------------+---------------+--------------+-------------------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0                       ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0                       ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0                       ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1                       ;
+-------------------+-------------------+---------------+--------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state ;
+---------------+------------+---------------+------------------------------------------+
; Name          ; state.STOP ; state.ITERATE ; state.IDLE                               ;
+---------------+------------+---------------+------------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0                                        ;
; state.ITERATE ; 0          ; 1             ; 1                                        ;
; state.STOP    ; 1          ; 0             ; 1                                        ;
+---------------+------------+---------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cmos_top:u_cmos|i2c_master:u_i2c|state_c                                                            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|cmos_top:u_cmos|cmos_config:u_cfg|state_c             ;
+---------------+---------------+--------------+--------------+--------------+
; Name          ; state_c.WRITE ; state_c.WREQ ; state_c.IDLE ; state_c.WAIT ;
+---------------+---------------+--------------+--------------+--------------+
; state_c.WAIT  ; 0             ; 0            ; 0            ; 0            ;
; state_c.IDLE  ; 0             ; 0            ; 1            ; 1            ;
; state_c.WREQ  ; 0             ; 1            ; 0            ; 1            ;
; state_c.WRITE ; 1             ; 0            ; 0            ; 1            ;
+---------------+---------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 98                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                       ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                        ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01 ; yes                    ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01 ; yes                    ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01 ; yes                    ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01 ; yes                    ;
; Number of user-specified and inferred latches = 4                 ;                                                              ;                        ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[10]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[10]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][0]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][7]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][6]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][5]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][4]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][3]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][2]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][1]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[0][0]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][6]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][5]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][4]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][6]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][5]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][4]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][6]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][5]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][4]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][7]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][6]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][5]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][4]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][3]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][2]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[8][1]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|x0_sum[11,12]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|x2_sum[11,12]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|y0_sum[11,12]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|y2_sum[11,12]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|g[14]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[17]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[15..17]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[16,17]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[17]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[0..8,17]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[0..8,17]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[17]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[15..17]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[2]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|i2c_master:u_i2c|command[2]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11]                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11]                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[25..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|sobel:u_sobel|x0_sum[10]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|x2_sum[10]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|y0_sum[10]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|y2_sum[10]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                         ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                              ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[0]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[1]                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[0]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[15..23]                                                                                                                                                                          ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[24]                                                                                                                                                                           ;
; imag_process:u_imag_process|sobel:u_sobel|x_conv[11]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|sobel:u_sobel|x_conv[12]                                                                                                                                                                                     ;
; imag_process:u_imag_process|sobel:u_sobel|y_conv[11]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|sobel:u_sobel|y_conv[12]                                                                                                                                                                                     ;
; imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary_vld                                                                                                                                                                                ; Merged with imag_process:u_imag_process|sobel:u_sobel|vld[0]                                                                                                                                                                                         ;
; imag_process:u_imag_process|Erosion:u_Erosion|vld[0]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|sobel:u_sobel|vld[1]                                                                                                                                                                                         ;
; imag_process:u_imag_process|sobel:u_sobel|vld[2]                                                                                                                                                                                            ; Merged with imag_process:u_imag_process|Erosion:u_Erosion|vld[1]                                                                                                                                                                                     ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[2]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[5]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[1]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[4]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[0]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[3]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[1]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[3]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[0]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[2]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[2]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[5]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[1]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[4]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[0]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[3]                                                                                                                                                                                   ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[11]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[14]                                                                                                                                                                                    ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[10]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[13]                                                                                                                                                                                    ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[9]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[12]                                                                                                                                                                                    ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[11]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[14]                                                                                                                                                                                    ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[10]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[13]                                                                                                                                                                                    ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[9]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[12]                                                                                                                                                                                    ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[1]                                                                                                                                                                                               ; Merged with cmos_top:u_cmos|cmos_config:u_cfg|tran_req                                                                                                                                                                                               ;
; imag_process:u_imag_process|Dilation:u_Dilation|vld[0]                                                                                                                                                                                      ; Merged with imag_process:u_imag_process|sobel:u_sobel|vld[3]                                                                                                                                                                                         ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[9]                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[23]                                                                                                         ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[41]    ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[41]    ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[1]                                                                                                              ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0]                                                                                                           ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][4]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][3]                                                                                                                                                                              ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][5]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][3]                                                                                                                                                                              ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][6]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][3]                                                                                                                                                                              ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][7]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][3]                                                                                                                                                                              ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[12..15]                                                                                                                                                                        ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[11]                                                                                                                                                                         ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|dout[1,2]                                                                                                                                                                                    ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|dout[0]                                                                                                                                                                                   ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|dout[5..9]                                                                                                                                                                                   ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|dout[10]                                                                                                                                                                                  ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|dout[13..15]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|dout[12]                                                                                                                                                                                  ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[0]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|sobel:u_sobel|x_conv[10]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|sobel:u_sobel|x_conv[12]                                                                                                                                                                                     ;
; imag_process:u_imag_process|sobel:u_sobel|y_conv[10]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|sobel:u_sobel|y_conv[12]                                                                                                                                                                                     ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[0]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[0]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[0]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[0]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[12]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[0]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[0]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[0]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[12]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[0]                                                                                                                                                                                     ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[4,5]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[2,3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[1]                                                                                                                                                                                         ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[6]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[0]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[6]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[14]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[3]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[13]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[2]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[1]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[2]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[0]                                                                                                                                                                                         ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[2]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[1]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[1]                                                                                                                                                                                      ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[13]                                                                                                                                                                                       ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[1]                                                                                                                                                                                      ;
; imag_process:u_imag_process|sobel:u_sobel|g[0]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[27..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|sobel:u_sobel|y_abs[11]                                                                                                                                                                                         ; Merged with imag_process:u_imag_process|sobel:u_sobel|y_abs[12]                                                                                                                                                                                      ;
; imag_process:u_imag_process|sobel:u_sobel|x_abs[11]                                                                                                                                                                                         ; Merged with imag_process:u_imag_process|sobel:u_sobel|x_abs[12]                                                                                                                                                                                      ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~9                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~10                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~13                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~14                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~16                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~4                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~5                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~6                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~14                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~15                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~16                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|state~8                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|state~9                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|state~10                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|state~11                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state~4                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state~5                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][3]                                                                                                                                                                                 ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][2]                                                                                                                                                                              ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[11]                                                                                                                                                                            ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[10]                                                                                                                                                                         ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.READ                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.SACK                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[24]                                                                                                                                                                              ; Merged with imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[14]                                                                                                                                                                           ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[2]                                                                                                                                                                                        ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[3]                                                                                                                                                                                     ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[3]                                                                                                                                                                                         ; Merged with imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[1]                                                                                                                                                                                     ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[1]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[0,1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 218                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0], ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[0]       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[1]       ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1858  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 1601  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1280  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos_top:u_cmos|i2c_master:u_i2c|scl                                                                                                                                                     ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                ; 1       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]                                                                ; 2       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_reg                                                                                                               ; 1       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                              ; 6       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 117     ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                              ; 11      ;
; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                                                                                                                                            ; 5       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                     ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                     ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                      ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                      ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                      ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                          ; 2       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[10]                                                                                                                     ; 3       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[7]                                                                                                                      ; 3       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[5]                                                                                                                      ; 3       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[4]                                                                                                                      ; 3       ;
; cmos_top:u_cmos|i2c_master:u_i2c|sda_out                                                                                                                                                 ; 3       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                           ; 7       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                              ; 4       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                           ; 6       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[2]                                                                                                                              ; 5       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                        ; 7       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                              ; 4       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                           ; 4       ;
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                            ; 3       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; 6       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                           ; 4       ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                              ; 3       ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                  ; 24      ;
; Total number of inverted registers = 39                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|color_cnt[20]                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[1]                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[18]                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[31]                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[28]                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[6]                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[4]                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[33]                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[34]                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[11]                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[15]                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[4]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|age[0]                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[10]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[1]                                                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |top|cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[3]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[0]                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[2]                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ;
; 6:1                ; 20 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|dout[10]                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[11]                                                                                                                                                                        ;
; 7:1                ; 40 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[1]                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[7]                                                                                                                                                                               ;
; 12:1               ; 6 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[6]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[7]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|avm_addr[21]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|ShiftRight0                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|Add3                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|ShiftRight0                                                                                                                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|Add29                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|ShiftRight0                                                                                                                                                                  ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|Add29                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|Add3                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|Selector0                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|dout                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|Add3                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|Add3                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector35                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector28                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for cmos_top:u_cmos|cmos_config:u_cfg ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt1   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt1   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt1   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt1   ;
+------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                         ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                                            ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 3                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 12                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 2                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:u_pll1|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 3000                   ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_top:u_cmos|cmos_config:u_cfg ;
+----------------+---------+-----------------------------------------------------+
; Parameter Name ; Value   ; Type                                                ;
+----------------+---------+-----------------------------------------------------+
; DELAY          ; 1000000 ; Signed Integer                                      ;
+----------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                          ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                                   ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                                                                   ;
; WIDTH          ; 8               ; Signed Integer                                                                                                                   ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_ra01 ; Untyped                                                                                                                          ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                               ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                            ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                                     ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                                                                     ;
; WIDTH          ; 8               ; Signed Integer                                                                                                                     ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_ra01 ; Untyped                                                                                                                            ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imag_process:u_imag_process|Shape_Detector:u_Shape_Detector ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; IMG_HDISP      ; 600   ; Signed Integer                                                                  ;
; IMG_VDISP      ; 400   ; Signed Integer                                                                  ;
; IMG_EFFECT     ; 20    ; Signed Integer                                                                  ;
; MIN_DIST       ; 3     ; Signed Integer                                                                  ;
; MIN_Box        ; 10    ; Signed Integer                                                                  ;
; MAX_BOX        ; 95    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                         ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                               ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                                                               ;
; WIDTH          ; 8               ; Signed Integer                                                                                                               ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_ra01 ; Untyped                                                                                                                      ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst ;
+----------------+--------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------+
; CLK_FRE        ; 84     ; Signed Integer                                                                         ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 18           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_42l1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_j2l1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                          ;
+-------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                ;
; lpm_width               ; 16           ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_6141  ; Untyped                                                       ;
+-------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_tgt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_hft     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2 ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Untyped                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_rvi  ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 2                                   ;
; Entity Instance               ; pll0:u_pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
; Entity Instance               ; pll1:u_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                        ;
; Entity Instance            ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component   ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                        ;
;     -- TAP_DISTANCE        ; 1280                                                                                                                     ;
;     -- WIDTH               ; 8                                                                                                                        ;
; Entity Instance            ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                        ;
;     -- TAP_DISTANCE        ; 1280                                                                                                                     ;
;     -- WIDTH               ; 8                                                                                                                        ;
; Entity Instance            ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component       ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                        ;
;     -- TAP_DISTANCE        ; 1280                                                                                                                     ;
;     -- WIDTH               ; 8                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 18                                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                              ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                              ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                           ;
+----------------------------+-----------------------------------------------------------+
; Name                       ; Value                                                     ;
+----------------------------+-----------------------------------------------------------+
; Number of entity instances ; 1                                                         ;
; Entity Instance            ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                              ;
;     -- lpm_width           ; 16                                                        ;
;     -- LPM_NUMWORDS        ; 16                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                        ;
;     -- USE_EAB             ; ON                                                        ;
+----------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 9                                                             ;
; Entity Instance                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 27                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 38                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                             ;
;     -- LPM_WIDTHB                     ; 27                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 15                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 15                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 10                                                            ;
;     -- LPM_WIDTHP                     ; 18                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface" ;
+------------------+-------+----------+------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                              ;
+------------------+-------+----------+------------------------------------------------------+
; avs_byteenable_n ; Input ; Info     ; Stuck at GND                                         ;
; avs_chipselect   ; Input ; Info     ; Stuck at VCC                                         ;
+------------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|Draw_box:u_Drawbox"                                                                                       ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                      ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; shape_out     ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "shape_out[3..3]" have no fanouts ;
; zhanlian      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; Box_theta_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst" ;
+----------+--------+----------+---------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|sobel:u_sobel"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_sop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftin  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "shiftin[7..1]" will be connected to GND. ;
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; taps0x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps0x[7..1]" have no fanouts                       ;
; taps1x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps1x[7..1]" have no fanouts                       ;
; taps2x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps2x[7..1]" have no fanouts                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftin  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "shiftin[7..1]" will be connected to GND. ;
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; taps0x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps0x[7..1]" have no fanouts                       ;
; taps1x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps1x[7..1]" have no fanouts                       ;
; taps2x   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "taps2x[7..1]" have no fanouts                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imag_process:u_imag_process"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; X_center_ji   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y_center_ji   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shape_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; detect_finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cmos_top:u_cmos|i2c_master:u_i2c" ;
+-----------+--------+----------+------------------------------+
; Port      ; Type   ; Severity ; Details                      ;
+-----------+--------+----------+------------------------------+
; dout      ; Output ; Info     ; Explicitly unconnected       ;
; slave_ack ; Output ; Info     ; Explicitly unconnected       ;
+-----------+--------+----------+------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll1:u_pll1"             ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 1858                        ;
;     CLR               ; 521                         ;
;     CLR SCLR          ; 56                          ;
;     ENA               ; 212                         ;
;     ENA CLR           ; 911                         ;
;     ENA CLR SCLR      ; 60                          ;
;     ENA CLR SLD       ; 53                          ;
;     ENA SCLR SLD      ; 11                          ;
;     ENA SLD           ; 33                          ;
;     plain             ; 1                           ;
; cycloneiii_io_ibuf    ; 1                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 4291                        ;
;     arith             ; 1677                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 715                         ;
;         3 data inputs ; 954                         ;
;     normal            ; 2614                        ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 427                         ;
;         3 data inputs ; 557                         ;
;         4 data inputs ; 1513                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 07 20:24:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C4MB_test -c C4MB_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/sobel_test.v
    Info (12023): Found entity 1: sobel_test File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sobel_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/matrix_generate3x3_8bits.v
    Info (12023): Found entity 1: matrix_generate3x3_8bits File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/matrix_generate3x3_8bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/cordic/atan.v
    Info (12023): Found entity 1: atan File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_ip/div_xyz/div_xyz.v
    Info (12023): Found entity 1: DIV_xyz File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_ip/DIV_xyz/DIV_xyz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_ip/bottom_rom/bottom_rom.v
    Info (12023): Found entity 1: bottom_rom File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_ip/bottom_rom/bottom_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_ip/arm_rom/arm_rom.v
    Info (12023): Found entity 1: arm_rom File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_ip/arm_rom/arm_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/xyz_calculate.v
    Info (12023): Found entity 1: xyz_calculate File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/xyz_calculate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/warehouse.v
    Info (12023): Found entity 1: warehouse File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/warehouse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/uart_tx_pump.v
    Info (12023): Found entity 1: uart_tx_pump File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/uart_tx_pump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/uart_robot_tx.v
    Info (12023): Found entity 1: uart_Robot_tx File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/uart_Robot_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/single_instruction.v
    Info (12023): Found entity 1: single_instruction File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/single_instruction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/key_detect.v
    Info (12023): Found entity 1: key_detect File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/key_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/data_send_top.v
    Info (12023): Found entity 1: data_send_top File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/data_send_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_rtl/all_instruction.v
    Info (12023): Found entity 1: all_instruction File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/all_instruction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/xy2r_rom/xy2rpwm.v
    Info (12023): Found entity 1: xy2rpwm File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/XY2R_rom/xy2rpwm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/robot/robot_control_top.v
    Info (12023): Found entity 1: Robot_control_top File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_control_top.v Line: 1
Warning (12019): Can't analyze file -- file ../src/Robot/num2char.v is missing
Warning (12019): Can't analyze file -- file ../src/Robot/uart_control.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/delay_ycbcr.v
    Info (12023): Found entity 1: Delay_YCbCr File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Delay_YCbCr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/capture/shape_detector.v
    Info (12023): Found entity 1: Shape_Detector File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/capture/draw_box.v
    Info (12023): Found entity 1: Draw_box File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/led/led.v
    Info (12023): Found entity 1: led File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/led/led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/dilation.v
    Info (12023): Found entity 1: Dilation File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Dilation.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/erosion.v
    Info (12023): Found entity 1: Erosion File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Erosion.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/ycbcr2bin.v
    Info (12023): Found entity 1: ycbcr2bin File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/ycbcr2bin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/rgb2ycbcr.v
    Info (12023): Found entity 1: rgb2ycbcr File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/vga_buf/vga_buf.v
    Info (12023): Found entity 1: vga_buf File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/vga_buf/vga_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v
    Info (12023): Found entity 1: sobel_line_buf File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/gs_line_buf/gs_line_buf.v
    Info (12023): Found entity 1: gs_line_buf File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/gs_line_buf/gs_line_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/rdfifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/rdfifo/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/wrfifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/wrfifo/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v
    Info (12023): Found entity 1: sdram_interface_sdram_controller_input_efifo_module File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 21
    Info (12023): Found entity 2: sdram_interface_sdram_controller File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/iobuf/iobuf.v
    Info (12023): Found entity 1: iobuf_iobuf_in_d8i File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/iobuf/iobuf.v Line: 46
    Info (12023): Found entity 2: iobuf File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/iobuf/iobuf.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/pll1/pll1.v
    Info (12023): Found entity 1: pll1 File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll1/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/pll0/pll0.v
    Info (12023): Found entity 1: pll0 File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll0/pll0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/vga_interface.v
    Info (12023): Found entity 1: vga_interface File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/top.v
    Info (12023): Found entity 1: top File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/sobel.v
    Info (12023): Found entity 1: sobel File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sobel.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/rgb2gray.v
    Info (12023): Found entity 1: rgb2gray File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2gray.v Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/i2c_master.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/gauss_filter.v
    Info (12023): Found entity 1: gauss_filter File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/gauss_filter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/cmos_top.v
    Info (12023): Found entity 1: cmos_top File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/cmos_config.v
    Info (12023): Found entity 1: cmos_config File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_config.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/capture.v
    Info (12023): Found entity 1: capture File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/src/imag_process.v
    Info (12023): Found entity 1: imag_process File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/robot_rom/robot_rom.v
    Info (12023): Found entity 1: Robot_Rom File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/Robot_Rom/Robot_Rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/boxtheta_rom/boxtheta_rom.v
    Info (12023): Found entity 1: Boxtheta_Rom File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/Boxtheta_Rom/Boxtheta_Rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /c4mb-v1.5-4096robot2(5)(1)/ip/arctan_rom/arctan_rom.v
    Info (12023): Found entity 1: Arctan_rom File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/Arctan_rom/Arctan_rom.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at key_detect.v(35): created implicit net for "POSEDGE" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/key_detect.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at key_detect.v(36): created implicit net for "NEGEDGE" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/key_detect.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at data_send_top.v(363): created implicit net for "sys_rst" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Robot/Robot_rtl/data_send_top.v Line: 363
Warning (10236): Verilog HDL Implicit Net warning at top.v(67): created implicit net for "sys_rst_n" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at top.v(74): created implicit net for "clk_50M" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 74
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(318): conditional expression evaluates to a constant File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(328): conditional expression evaluates to a constant File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(338): conditional expression evaluates to a constant File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(682): conditional expression evaluates to a constant File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 682
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "Robot_TX" at top.v(36) has no driver File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 36
Warning (10034): Output port "Pump_TX" at top.v(37) has no driver File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 37
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:u_pll0" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 77
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll0/pll0.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll0:u_pll0|altpll:altpll_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll0/pll0.v Line: 103
Info (12133): Instantiated megafunction "pll0:u_pll0|altpll:altpll_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll0/pll0.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:u_pll1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:u_pll1|altpll:altpll_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll1/pll1.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll1:u_pll1|altpll:altpll_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll1/pll1.v Line: 107
Info (12133): Instantiated megafunction "pll1:u_pll1|altpll:altpll_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/pll1/pll1.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:u_iobuf" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 91
Info (12128): Elaborating entity "iobuf_iobuf_in_d8i" for hierarchy "iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/iobuf/iobuf.v Line: 93
Info (12128): Elaborating entity "cmos_top" for hierarchy "cmos_top:u_cmos" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 107
Info (12128): Elaborating entity "cmos_config" for hierarchy "cmos_top:u_cmos|cmos_config:u_cfg" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_top.v Line: 35
Info (12128): Elaborating entity "i2c_master" for hierarchy "cmos_top:u_cmos|i2c_master:u_i2c" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/cmos_top.v Line: 50
Info (12128): Elaborating entity "capture" for hierarchy "capture:u_capture" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 120
Info (12128): Elaborating entity "imag_process" for hierarchy "imag_process:u_imag_process" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 149
Info (12128): Elaborating entity "rgb2ycbcr" for hierarchy "imag_process:u_imag_process|rgb2ycbcr:u_gray" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 100
Info (12128): Elaborating entity "ycbcr2bin" for hierarchy "imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 141
Info (12128): Elaborating entity "Erosion" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 159
Info (12128): Elaborating entity "sobel_line_buf" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/Erosion.v Line: 55
Info (12128): Elaborating entity "altshift_taps" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v Line: 88
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v Line: 88
Info (12133): Instantiated megafunction "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sobel_line_buf/sobel_line_buf.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ra01.tdf
    Info (12023): Found entity 1: shift_taps_ra01 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/shift_taps_ra01.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_ra01" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pad1.tdf
    Info (12023): Found entity 1: altsyncram_pad1 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pad1" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/shift_taps_ra01.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_lvf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/shift_taps_ra01.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_8ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_lvf.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bfh.tdf
    Info (12023): Found entity 1: cntr_bfh File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_bfh.tdf Line: 25
Info (12128): Elaborating entity "cntr_bfh" for hierarchy "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/shift_taps_ra01.tdf Line: 41
Info (12128): Elaborating entity "Dilation" for hierarchy "imag_process:u_imag_process|Dilation:u_Dilation" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 177
Info (12128): Elaborating entity "Shape_Detector" for hierarchy "imag_process:u_imag_process|Shape_Detector:u_Shape_Detector" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 205
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(77): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 77
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(78): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 78
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(79): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 79
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(80): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 80
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(89): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 89
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(90): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 90
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(91): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 91
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(92): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 92
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(100): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 100
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(101): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 101
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(102): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 102
Warning (10230): Verilog HDL assignment warning at Shape_Detector.v(103): truncated value with size 32 to match size of target (11) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Shape_Detector.v Line: 103
Info (12128): Elaborating entity "sobel" for hierarchy "imag_process:u_imag_process|sobel:u_sobel" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 224
Info (12128): Elaborating entity "Draw_box" for hierarchy "imag_process:u_imag_process|Draw_box:u_Drawbox" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/imag_process.v Line: 274
Warning (10036): Verilog HDL or VHDL warning at Draw_box.v(212): object "left_right_dot_x" assigned a value but never read File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 212
Warning (10036): Verilog HDL or VHDL warning at Draw_box.v(213): object "top_botton_dot_y" assigned a value but never read File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at Draw_box.v(345): object "age_vilid" assigned a value but never read File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 345
Warning (10230): Verilog HDL assignment warning at Draw_box.v(163): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 163
Warning (10240): Verilog HDL Always Construct warning at Draw_box.v(224): inferring latch(es) for variable "zj_dot_pos", which holds its previous value in one or more paths through the always construct File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 224
Warning (10230): Verilog HDL assignment warning at Draw_box.v(357): truncated value with size 32 to match size of target (8) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 357
Warning (10230): Verilog HDL assignment warning at Draw_box.v(358): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 358
Warning (10230): Verilog HDL assignment warning at Draw_box.v(362): truncated value with size 32 to match size of target (8) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 362
Warning (10230): Verilog HDL assignment warning at Draw_box.v(363): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 363
Warning (10230): Verilog HDL assignment warning at Draw_box.v(368): truncated value with size 32 to match size of target (8) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 368
Warning (10230): Verilog HDL assignment warning at Draw_box.v(369): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 369
Warning (10230): Verilog HDL assignment warning at Draw_box.v(375): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 375
Warning (10230): Verilog HDL assignment warning at Draw_box.v(381): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 381
Warning (10230): Verilog HDL assignment warning at Draw_box.v(386): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 386
Warning (10230): Verilog HDL assignment warning at Draw_box.v(392): truncated value with size 32 to match size of target (16) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 392
Warning (10230): Verilog HDL assignment warning at Draw_box.v(436): truncated value with size 32 to match size of target (9) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 436
Warning (10230): Verilog HDL assignment warning at Draw_box.v(437): truncated value with size 32 to match size of target (9) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 437
Info (10041): Inferred latch for "zj_dot_pos.11" at Draw_box.v(226) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
Info (10041): Inferred latch for "zj_dot_pos.10" at Draw_box.v(226) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
Info (10041): Inferred latch for "zj_dot_pos.01" at Draw_box.v(226) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
Info (10041): Inferred latch for "zj_dot_pos.00" at Draw_box.v(226) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
Info (12128): Elaborating entity "atan" for hierarchy "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 343
Warning (10030): Net "rot.data_a" at atan.v(15) has no driver or initial value, using a default initial value '0' File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 15
Warning (10030): Net "rot.waddr_a" at atan.v(15) has no driver or initial value, using a default initial value '0' File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 15
Warning (10030): Net "rot.we_a" at atan.v(15) has no driver or initial value, using a default initial value '0' File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 15
Info (12128): Elaborating entity "uart_tx" for hierarchy "imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 564
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:u_meme_controller" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 229
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(342): truncated value with size 32 to match size of target (24) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_ctrl.v Line: 342
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_ctrl.v Line: 313
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/wrfifo/wrfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/wrfifo/wrfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/wrfifo/wrfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf
    Info (12023): Found entity 1: dcfifo_42l1 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_42l1" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_gray2bin_8ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf
    Info (12023): Found entity 1: altsyncram_5r41 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_5r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5r41" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_42l1.tdf Line: 72
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_ctrl.v Line: 330
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/rdfifo/rdfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/rdfifo/rdfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/rdfifo/rdfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j2l1.tdf
    Info (12023): Found entity 1: dcfifo_j2l1 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_j2l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_j2l1" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r41.tdf
    Info (12023): Found entity 1: altsyncram_1r41 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_1r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1r41" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_j2l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_j2l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dcfifo_j2l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/sdram_controller.v Line: 85
Info (12128): Elaborating entity "sdram_interface_sdram_controller" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v Line: 52
Info (12128): Elaborating entity "sdram_interface_sdram_controller_input_efifo_module" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/sdram_interface_sdram_controller.v Line: 298
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/sdram_interface.v Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:u_vga" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 240
Info (12128): Elaborating entity "vga_buf" for hierarchy "vga_interface:u_vga|vga_buf:u_buf" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/vga_interface.v Line: 143
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/vga_buf/vga_buf.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/vga_buf/vga_buf.v Line: 82
Info (12133): Instantiated megafunction "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/vga_buf/vga_buf.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6141.tdf
    Info (12023): Found entity 1: scfifo_6141 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/scfifo_6141.tdf Line: 24
Info (12128): Elaborating entity "scfifo_6141" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated" File: d:/quartus_18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d741.tdf
    Info (12023): Found entity 1: a_dpfifo_d741 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d741" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/scfifo_6141.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info (12023): Found entity 1: altsyncram_tpb1 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_tpb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tpb1" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf
    Info (12023): Found entity 1: cmpr_hs8 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cmpr_hs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cmpr_hs8:almost_full_comparer" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 55
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cmpr_hs8:three_comparison" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_unb.tdf Line: 25
Info (12128): Elaborating entity "cntr_unb" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7 File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_bo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/cntr_vnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/a_dpfifo_d741.tdf Line: 59
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[16]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_5r41.tdf Line: 520
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 69
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 99
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 129
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 159
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 189
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 219
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 249
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 309
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 339
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 369
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 399
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 429
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 459
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 489
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 549
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 579
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 609
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 639
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 669
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 699
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 729
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 69
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 99
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 129
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 159
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 189
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 219
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 249
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 309
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 339
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 369
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 399
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 429
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 459
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 489
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 549
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 579
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 609
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 639
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 669
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 699
        Warning (14320): Synthesized away node "imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]" File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/altsyncram_pad1.tdf Line: 729
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|rot" is uninferred due to inappropriate RAM size File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 15
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|Draw_box:u_Drawbox|Mult1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 436
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|Draw_box:u_Drawbox|Mult0" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 432
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult6" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 98
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult4" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 93
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult2" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult5" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 97
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult3" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 92
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 89
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "imag_process:u_imag_process|rgb2ycbcr:u_gray|Mult0" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 88
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|Add2" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 131
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 436
Info (12133): Instantiated megafunction "imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 436
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf
    Info (12023): Found entity 1: mult_tgt File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/mult_tgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 432
Info (12133): Instantiated megafunction "imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 432
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "27"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_hft.tdf
    Info (12023): Found entity 1: mult_hft File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/mult_hft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 98
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 98
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" File: d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" File: d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 93
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 93
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" File: d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" File: d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_mgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 90
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 97
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 97
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 92
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 92
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" File: d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" File: d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 89
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 89
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" File: d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" File: d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1" File: d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 88
Info (12133): Instantiated megafunction "imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/rgb2ycbcr.v Line: 88
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 131
Info (12133): Instantiated megafunction "imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2" with the following parameter: File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/CORDIC/atan.v Line: 131
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf
    Info (12023): Found entity 1: add_sub_rvi File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/add_sub_rvi.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17012): WYSIWYG I/O primitives converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "iobuf:u_clk_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]" converted to equivalent logic File: F:/C4MB-V1.5-4096Robot2(5)(1)/ip/iobuf/iobuf.v Line: 67
Info (13014): Ignored 43 buffer(s)
    Info (13019): Ignored 43 SOFT buffer(s)
Warning (13012): Latch imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 has unsafe behavior File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal imag_process:u_imag_process|Draw_box:u_Drawbox|LessThan41~synth File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 227
Warning (13012): Latch imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 has unsafe behavior File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal imag_process:u_imag_process|Draw_box:u_Drawbox|LessThan41~synth File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 227
Warning (13012): Latch imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 has unsafe behavior File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal imag_process:u_imag_process|Draw_box:u_Drawbox|LessThan41~synth File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 227
Warning (13012): Latch imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 has unsafe behavior File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal imag_process:u_imag_process|Draw_box:u_Drawbox|LessThan41~synth File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 227
Info (13000): Registers with preset signals will power-up high File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/i2c_master.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 14
    Warning (13410): Pin "cmos_reset" is stuck at VCC File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 15
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 20
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 28
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 28
    Warning (13410): Pin "Robot_TX" is stuck at GND File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 36
    Warning (13410): Pin "Pump_TX" is stuck at GND File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/C4MB-V1.5-4096Robot2(5)(1)/prj/output_files/C4MB_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_pin" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 34
    Warning (15610): No output dependent on input pin "Sel_A_B" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 41
    Warning (15610): No output dependent on input pin "VGA_process_out" File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 42
Info (21057): Implemented 5273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 5098 logic cells
    Info (21064): Implemented 79 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Mon Jul 07 20:27:00 2025
    Info: Elapsed time: 00:02:09
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/C4MB-V1.5-4096Robot2(5)(1)/prj/output_files/C4MB_test.map.smsg.


