Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/20/99 13:26:17

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

bb1_top_timecode
      EPF6016AQC208-3      16       15       0   331         25 %

User Pins:                 16       15       0  



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6016AQC208-3 are preliminary


Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt

** STATE MACHINE ASSIGNMENTS **


|BB1_TIMECODE_MAIN:33|state: MACHINE
        OF BITS (
           |BB1_TIMECODE_MAIN:33|state~8,
           |BB1_TIMECODE_MAIN:33|state~7,
           |BB1_TIMECODE_MAIN:33|state~6,
           |BB1_TIMECODE_MAIN:33|state~5,
           |BB1_TIMECODE_MAIN:33|state~4,
           |BB1_TIMECODE_MAIN:33|state~3,
           |BB1_TIMECODE_MAIN:33|state~2,
           |BB1_TIMECODE_MAIN:33|state~1
        )
        WITH STATES (
                s0_check_tc_data = B"00000000", 
               s1_check_tc_start = B"11000000", 
                        s2_tc_00 = B"10100000", 
                        s3_tc_01 = B"10010000", 
                    s4_tc_clk_10 = B"10001000", 
                    s5_tc_clk_11 = B"10000100", 
                   s6_tc_data_10 = B"10000010", 
                   s7_tc_data_11 = B"10000001"
);


|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state: MACHINE
        OF BITS (
           |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3,
           |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2,
           |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
        )
        WITH STATES (
                      s0_init_tc = B"000", 
                     s1_tc_count = B"110", 
                    s2_tc_reload = B"101"
);


|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state: MACHINE
        OF BITS (
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~8,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~7,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~6,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~5,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~4,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~3,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~2,
           |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~1
        )
        WITH STATES (
                         s0_init = B"00000000", 
                 s1_test_play_tc = B"11000000", 
                     s2_test_msb = B"10100000", 
                       s3_13_cnt = B"10010000", 
                       s4_15_cnt = B"10001000", 
                 s5_reset_offset = B"10000100", 
                       s6_14_cnt = B"10000010", 
                        s7_dummy = B"10000001"
);


|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|state: MACHINE
        OF BITS (
           |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|state~1
        )
        WITH STATES (
            s0_init_timecode_adr = B"0", 
            s1_get_timecode_data = B"1"
);



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt

** FILE HIERARCHY **



|bb1_timecode_main:33|
|bb1_timecode_main:33|lpm_add_sub:244|
|bb1_timecode_main:33|lpm_add_sub:244|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:244|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:244|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:244|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:314|
|bb1_timecode_main:33|lpm_add_sub:314|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:314|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:314|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:314|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:539|
|bb1_timecode_main:33|lpm_add_sub:539|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:539|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:539|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:539|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:555|
|bb1_timecode_main:33|lpm_add_sub:555|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:555|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:555|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:555|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:879|
|bb1_timecode_main:33|lpm_add_sub:879|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:879|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:879|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:879|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1104|
|bb1_timecode_main:33|lpm_add_sub:1104|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:1104|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1104|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1104|altshift:oflow_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1120|
|bb1_timecode_main:33|lpm_add_sub:1120|addcore:adder|
|bb1_timecode_main:33|lpm_add_sub:1120|altshift:result_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1120|altshift:carry_ext_latency_ffs|
|bb1_timecode_main:33|lpm_add_sub:1120|altshift:oflow_ext_latency_ffs|
|bb1_make_tc_90bit:34|
|bb1_make_tc_90bit:34|shift_reg_8:35|
|bb1_make_tc_90bit:34|shift_reg_45:36|
|bb1_make_tc_90bit:34|shift_reg_45:37|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|addcore:adder|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:result_ext_latency_ffs|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:carry_ext_latency_ffs|
|bb1_make_tc_90bit:34|bb1_make_timecode:56|lpm_add_sub:349|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:334|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:334|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:334|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:572|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:572|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:572|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:603|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:603|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:603|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:633|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:633|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:633|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:676|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:676|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:676|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:702|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:702|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:702|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:792|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:792|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:792|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:835|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:835|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:835|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:861|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:861|addcore:adder|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_tc_sequenze:16|lpm_add_sub:861|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:241|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:241|addcore:adder|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:241|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:241|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:241|altshift:oflow_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:282|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:282|addcore:adder|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:282|altshift:result_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:282|altshift:carry_ext_latency_ffs|
|bb1_tc_seqplay:37|bb1_play_timecode:18|lpm_add_sub:282|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

***** Logic for device 'bb1_top_timecode' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                          P                                                                              
                                                          G                                                                              
                                                          A                                                                              
                                                          1                                                                              
                                                          _                                                                              
                                                          B                                                                              
                                                          B                                                                              
                                                          1                                                                              
                                                          _                                                                              
                                                          N                                                                              
                                                          E                                                                              
                                                          X                                                                              
                                                          T                                                                              
                                R R R R   R R R     R R R _ R R R R R R R R R R         R R R R R R R R R R R R R R     R R R R R R R R  
                                E E E E   E E E     E E E T E E E E E E E E E E         E E E E E E E E E E E E E E     E E E E E E E E  
                                S S S S P S S S     S S S C S S S S S S S S S S       ^ S S S S S S S S S S S S S S     S S S S S S S S  
                                E E E E G E E E V   E E E _ E E E E E E E E E E ^ V   D E E E E E E E E E E E E E E V   E E E E E E E E  
                                R R R R A R R R C   R R R D R R R R R R R R R R D C   A R R R R R R R R R R R R R R C   R R R R R R R R  
                                V V V V _ V V V C G V V V A V V V V V V V V V V C C G T V V V V V V V V V V V V V V C G V V V V V V V V  
                                E E E E H E E E I N E E E T E E E E E E E E E E L I N A E E E E E E E E E E E E E E I N E E E E E E E E  
                                D D D D 1 D D D O D D D D A D D D D D D D D D D K O D 0 D D D D D D D D D D D D D D O D D D D D D D D D  
                              ----------------------------------------------------------------------------------------------------------_ 
                             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
                            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
                  RESERVED |  1                                                                                                         156 | RESERVED 
                  RESERVED |  2                                                                                                         155 | RESERVED 
                  RESERVED |  3                                                                                                         154 | RESERVED 
    PGA1_BB1_LOAD_TIMECODE |  4                                                                                                         153 | RESERVED 
      PGA1_BB1_TRI_SYNCadr |  5                                                                                                         152 | RESERVED 
                      ^nCE |  6                                                                                                         151 | RESERVED 
                       GND |  7                                                                                                         150 | ^CONF_DONE 
                    VCCINT |  8                                                                                                         149 | VCCIO 
                     VCCIO |  9                                                                                                         148 | VCCINT 
   PGA1_BB1_START_TIMECODE | 10                                                                                                         147 | GND 
                  RESERVED | 11                                                                                                         146 | RESERVED 
                  RESERVED | 12                                                                                                         145 | RESERVED 
PGA1_BB1_TIMECODE_RAM_ADR0 | 13                                                                                                         144 | RESERVED 
PGA1_BB1_TIMECODE_RAM_ADR1 | 14                                                                                                         143 | RESERVED 
PGA1_BB1_TIMECODE_RAM_ADR2 | 15                                                                                                         142 | RESERVED 
PGA1_BB1_TIMECODE_RAM_ADR3 | 16                                                                                                         141 | RESERVED 
     PGA1_BB1_PLAY_TC_ADR0 | 17                                                                                                         140 | PGA_H4 
     PGA1_BB1_PLAY_TC_ADR1 | 18                                                                                                         139 | PGA_H3 
    &PGA1_BB1_PLAY_TC_ADR2 | 19                                                                                                         138 | PGA_H10 
     PGA1_BB1_PLAY_TC_ADR3 | 20                                                                                                         137 | PGA_H9 
     PGA1_BB1_PLAY_TC_ADR4 | 21                                                                                                         136 | PGA_H0 
     PGA1_BB1_PLAY_TC_ADR5 | 22                                                                                                         135 | PGA_H6 
     PGA1_BB1_PLAY_TC_ADR6 | 23                                                                                                         134 | PGA_H8 
                       CLK | 24                                                                                                         133 | PGA_H7 
                       GND | 25                                                                                                         132 | GND 
                    VCCINT | 26                                                                                                         131 | VCCIO 
                     VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
                BB1_TC_RDY | 28                                                                                                         129 | GND 
     PGA1_BB1_PLAY_TC_ADR7 | 29                                                                                                         128 | PGA1_BB1_G_M 
                  RESERVED | 30                                                                                                         127 | RESERVED 
                  RESERVED | 31                                                                                                         126 | RESERVED 
                  RESERVED | 32                                                                                                         125 | RESERVED 
                  RESERVED | 33                                                                                                         124 | RESERVED 
                  RESERVED | 34                                                                                                         123 | RESERVED 
                  RESERVED | 35                                                                                                         122 | RESERVED 
                  RESERVED | 36                                                                                                         121 | RESERVED 
      BB1_TIMECODE_8x8DATA | 37                                                                                                         120 | RESERVED 
                  RESERVED | 38                                                                                                         119 | RESERVED 
                  RESERVED | 39                                                                                                         118 | RESERVED 
                  RESERVED | 40                                                                                                         117 | RESERVED 
                  RESERVED | 41                                                                                                         116 | RESERVED 
                  RESERVED | 42                                                                                                         115 | RESERVED 
                       GND | 43                                                                                                         114 | RESERVED 
                    VCCINT | 44                                                                                                         113 | RESERVED 
                     VCCIO | 45                                                                                                         112 | VCCIO 
                     ^MSEL | 46                                                                                                         111 | VCCINT 
                  RESERVED | 47                                                                                                         110 | GND 
                  RESERVED | 48                                                                                                         109 | RESERVED 
                  RESERVED | 49                                                                                                         108 | RESERVED 
                  RESERVED | 50                                                                                                         107 | RESERVED 
                  RESERVED | 51                                                                                                         106 | RESERVED 
                  RESERVED | 52                                                                                                         105 | RESERVED 
                           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
                            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
                             \----------------------------------------------------------------------------------------------------------- 
                                R R R R P R R R R G V R R R R R R R R R P R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                                E E E E G E E E E N C E E E E E E E E E G E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                                S S S S A S S S S D C S S S S S S S S S A S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                                E E E E _ E E E E   I E E E E E E E E E _ E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                                R R R R H R R R R   O R R R R R R R R R H R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                                V V V V 2 V V V V     V V V V V V V V V 5 V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                                E E E E   E E E E     E E E E E E E E E   E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                                D D D D   D D D D     D D D D D D D D D   D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         
                                                                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A3       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
A4      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
A6       7/10( 70%)   0/10(  0%)   0/10(  0%)    2/2    1/2      0/1     0/1      4/22( 18%)    5/22( 22%)      2/4
A8       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
A10      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    3/22( 13%)      2/4
A11      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
A19     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
A21     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
A22      9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    1/22(  4%)      2/4
B1       8/10( 80%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
B3      10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
B5       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B7       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
B8       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
B10      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B12      6/10( 60%)   5/10( 50%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    5/22( 22%)      0/4
B14      8/10( 80%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
B16     10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    7/22( 31%)      0/4
B18      8/10( 80%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    6/22( 27%)      0/4
B21      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
C1       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)   10/22( 45%)      0/4
C5       5/10( 50%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)    6/22( 27%)      0/4
C8       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
C13     10/10(100%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    7/22( 31%)      0/4
C15      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C17      5/10( 50%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
C19      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
C20      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
C22      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
D1       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D5       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
D6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
D9       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    3/22( 13%)      2/4
D19     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
D21      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
D22      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      2/4
E2       8/10( 80%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    5/22( 22%)      0/4
E4       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
E5       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
E7      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
E9       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
E10      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
E11      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
E13      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4
E15     10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    8/22( 36%)      0/4
E17      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4
E19     10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    6/22( 27%)      0/4
E21      7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
E22      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
F1       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
F2       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
F4       7/10( 70%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
F6       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
F7       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
F8       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
F9       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
F11      7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    2/22(  9%)      0/4
F13      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    7/22( 31%)      0/4
F14      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4
F15      4/10( 40%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      0/4
F17      9/10( 90%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      0/4
F19      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
F20      9/10( 90%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      0/4
F22      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            28/167    ( 16%)
Total logic cells used:                        331/1320   ( 25%)
Average fan-in:                                 2.73/4    ( 68%)
Total fan-in:                                 906/5280    ( 17%)

Total input pins required:                      16
Total output pins required:                     15
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    331
Total flipflops required:                      171
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                       121/1320   (  9%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   0   1  10   0   7   0   1   0   9   1   0   0   0   0   0   0   0  10   0  10   9     58
 B:      8   0  10   0   1   0   1   1   0   1   0   6   0   8   0  10   0   8   0   0   1   0     55
 C:      9   0   0   0   5   0   0   9   0   0   0   0  10   0   1   0   5   0   8   1   0   8     56
 D:      1   0   0   0   7  10   0   0   7   0   0   0   0   0   0   0   0   0  10   0   6   8     49
 E:      0   8   0   7   1   0  10   0   1   1   1   0   1   0  10   0   1   0  10   0   7   1     59
 F:      1   1   0   7   0   1   1   1   1   0   7   0   9   1   4   0   9   0   1   9   0   1     54

Total:  19   9  11  24  14  18  12  12   9  11   9   6  20   9  15  10  15   8  39  10  24  27    331



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  28      -    -    --      INPUT               0    0    0    7  BB1_TC_RDY
  37      -    E    --      INPUT               0    0    0    1  BB1_TIMECODE_8x8DATA
  24      -    -    --      INPUT  G            0    0    0    0  CLK
 136      -    C    --      INPUT               0    0    0    2  PGA_H0
 204      -    -    01      INPUT               0    0    0    1  PGA_H1
  57      -    -    01      INPUT               0    0    0    1  PGA_H2
 139      -    C    --      INPUT               0    0    0    1  PGA_H3
 140      -    C    --      INPUT               0    0    0    2  PGA_H4
  73      -    -    10      INPUT               0    0    0    2  PGA_H5
 135      -    C    --      INPUT               0    0    0    2  PGA_H6
 133      -    C    --      INPUT               0    0    0    1  PGA_H7
 134      -    C    --      INPUT               0    0    0    1  PGA_H8
 137      -    C    --      INPUT               0    0    0    1  PGA_H9
 138      -    C    --      INPUT               0    0    0    1  PGA_H10
 128      -    -    --      INPUT               0    0    0   22  PGA1_BB1_G_M
  10      -    B    --      INPUT               0    0    0    3  PGA1_BB1_START_TIMECODE


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   4      -    B    --     OUTPUT           $   0    1    0    0  PGA1_BB1_LOAD_TIMECODE
 195      -    -    05     OUTPUT           $   0    1    0    0  PGA1_BB1_NEXT_TC_DATA
  17      -    C    --        TRI               0    1    0    0  PGA1_BB1_PLAY_TC_ADR0
  18      -    C    --        TRI               0    1    0    0  PGA1_BB1_PLAY_TC_ADR1
  19      -    C    --        TRI               0    1    0    0  PGA1_BB1_PLAY_TC_ADR2
  20      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_PLAY_TC_ADR3
  21      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_PLAY_TC_ADR4
  22      -    C    --        TRI               0    1    0    0  PGA1_BB1_PLAY_TC_ADR5
  23      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_PLAY_TC_ADR6
  29      -    D    --        TRI           $   0    1    0    0  PGA1_BB1_PLAY_TC_ADR7
  13      -    B    --        TRI           $   0    1    0    0  PGA1_BB1_TIMECODE_RAM_ADR0
  14      -    B    --        TRI           $   0    1    0    0  PGA1_BB1_TIMECODE_RAM_ADR1
  15      -    B    --        TRI           $   0    1    0    0  PGA1_BB1_TIMECODE_RAM_ADR2
  16      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_TIMECODE_RAM_ADR3
   5      -    B    --     OUTPUT               0    1    0    0  PGA1_BB1_TRI_SYNCadr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -     10    E    07       AND2              0    3    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125
   -      5    E    07       AND2              0    4    0    3  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129
   -      3    E    04       AND2              0    2    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133
   -      9    E    02        DFF   +          1    3    0    2  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1
   -      6    E    05        DFF   +          1    2    0    9  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2
   -      1    E    02        DFF   +          1    3    0   16  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3
   -      7    E    11        DFF   +          0    4    0    6  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5
   -      6    A    03        DFF   +          0    4    0   11  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7
   -      6    A    06        DFF   +          0    4    1    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9
   -      4    A    06        DFF   +          1    3    0    2  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11
   -      6    A    08        DFF   +          1    3    0  102  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13
   -      6    E    02        DFF   +          1    3    0    4  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15
   -      6    E    04        DFF   +          0    4    0    5  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25)
   -      2    E    04        DFF   +          0    4    0    6  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26)
   -      7    E    04        DFF   +          0    4    0    6  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27)
   -      2    E    02        DFF   +          0    4    0    5  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28)
   -      9    E    07        DFF   +          0    4    0    6  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29)
   -      8    E    07        DFF   +          0    4    0    7  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30)
   -      3    E    07        DFF   +          0    4    0    6  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0 (|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31)
   -      1    E    07       AND2    s   !     0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1
   -      6    E    07       AND2              0    4    0   10  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62
   -      2    E    07        OR2              0    4    0    2  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83
   -      4    E    02        OR2              0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:150
   -      8    E    02        OR2              1    3    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:151
   -      3    E    02        OR2              0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:155
   -      2    E    09       AND2    s         1    1    0   10  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~425~1
   -      2    E    10        OR2    s   !     0    2    0    3  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~435~1
   -      9    E    04        OR2    s         0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1
   -      1    E    04        OR2    s         0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1
   -      8    E    04        OR2              0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482
   -      7    E    02        OR2              0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491
   -      7    E    07        OR2    s         0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1
   -      4    E    07        OR2              0    4    0    1  |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509
   -      6    A    10        DFF              0    4    0    3  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4
   -      1    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6)
   -      7    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7)
   -      4    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8)
   -     10    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9)
   -      3    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10)
   -      9    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11)
   -      2    A    10        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12)
   -      8    A    10        DFF              0    4    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0 (|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13)
   -      6    D    22        DFF              0    4    0    2  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4
   -      1    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6)
   -      5    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7)
   -      9    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8)
   -      4    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9)
   -      8    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10)
   -      3    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11)
   -      7    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12)
   -      2    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13)
   -      6    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14)
   -      1    A    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15)
   -      5    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16)
   -     10    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17)
   -      9    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18)
   -      4    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19)
   -      8    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20)
   -      3    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21)
   -      7    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22)
   -      2    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23)
   -      6    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24)
   -      1    A    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25)
   -      5    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26)
   -     10    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27)
   -      9    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28)
   -      4    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29)
   -      8    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30)
   -      3    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31)
   -      7    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32)
   -      2    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33)
   -      6    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34)
   -      1    A    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35)
   -      1    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36)
   -      6    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37)
   -      7    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38)
   -      5    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39)
   -     10    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40)
   -      4    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41)
   -      9    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42)
   -      3    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43)
   -      8    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44)
   -      2    A    04        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45)
   -      3    A    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46)
   -      8    A    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47)
   -      2    A    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48)
   -      1    A    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49)
   -      7    A    06        DFF              0    5    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0 (|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50)
   -      6    D    09        DFF              0    4    0   16  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4
   -      3    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6)
   -      8    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7)
   -      2    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8)
   -      7    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9)
   -      1    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10)
   -      9    D    09        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11)
   -      2    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12)
   -      8    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13)
   -      4    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14)
   -      7    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15)
   -      3    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16)
   -      6    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17)
   -      1    D    05        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18)
   -      5    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19)
   -     10    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20)
   -      9    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21)
   -      4    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22)
   -      8    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23)
   -      3    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24)
   -      7    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25)
   -      2    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26)
   -      6    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27)
   -      1    D    06        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28)
   -      2    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29)
   -      7    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30)
   -      3    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31)
   -      8    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32)
   -      4    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33)
   -      9    D    22        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34)
   -      3    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35)
   -      8    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36)
   -      7    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37)
   -      2    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38)
   -      6    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39)
   -      1    D    21        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40)
   -      5    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41)
   -     10    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42)
   -      9    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43)
   -      4    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44)
   -      8    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45)
   -      3    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46)
   -      7    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47)
   -      2    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48)
   -      6    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49)
   -      1    D    19        DFF              0    3    0    1  |bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0 (|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50)
   -      2    A    11        OR2              0    2    0   92  |bb1_make_tc_90bit:34|clk_90 (|bb1_make_tc_90bit:34|:14)
   -      8    B    01       AND2              0    2    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59
   -      7    B    01       AND2              0    3    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:63
   -      6    B    08        DFF   +          0    3    0    8  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|state~1
   -      7    B    10        DFF   +          0    4    0   25  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:20
   -      1    B    03        DFF   +          0    2    0   25  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:22
   -      6    B    01        DFF   +          0    4    1    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:24
   -      4    C    01        DFF   +          0    2    1    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count3 (|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:30)
   -      1    B    01        DFF   +          0    2    1    2  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count2 (|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:31)
   -      2    B    01        DFF   +          0    4    1    4  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count1 (|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:32)
   -      3    B    01        DFF   +          0    4    1    4  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count0 (|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:33)
   -      8    C    05       AND2    s   !     4    0    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~179~1
   -      2    C    05       AND2    s   !     4    0    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~206~1
   -      7    C    05       AND2    s   !     4    0    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~207~1
   -      1    C    05       AND2    s   !     3    1    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~207~2
   -      6    C    05        OR2              1    3    0    8  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:207
   -      4    B    03       AND2              0    4    0    2  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:212
   -     10    C    01        OR2              0    4    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:328
   -      5    B    01        OR2              0    4    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:340
   -      2    B    03        OR2    s         0    2    0    4  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~349~1
   -      4    B    01        OR2              0    3    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:349
   -      8    B    03        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~468~1
   -      3    B    03        OR2        !     0    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59
   -      7    B    03        OR2        !     0    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63
   -      5    C    13        OR2              0    3    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3
   -      3    C    13       AND2              0    2    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87
   -      7    C    13        OR2              0    4    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3
   -      4    C    13       AND2              0    2    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87
   -      8    F    11        DFF   +          0    1    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~1
   -      1    F    11        DFF   +          0    2    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~2
   -      7    F    11        DFF   +          1    2    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~3
   -      2    F    11        DFF   +          0    1    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~4
   -      2    F    07        DFF   +          1    2    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~5
   -      6    F    09        DFF   +          0    3    0   18  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~6
   -      6    F    11        DFF   +          0    4    0   11  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~7
   -      6    F    06        DFF   +          0    4    0   14  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~8
   -      3    F    04        DFF   +          0    4    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:10
   -      9    B    03        DFF   +          0    4    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg3 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:12)
   -     10    B    03        DFF   +          0    4    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg2 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:13)
   -      5    B    03        DFF   +          0    4    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg1 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:14)
   -      6    B    03        DFF   +          0    4    0    5  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg0 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:15)
   -      7    F    15        DFF   +          0    4    0   10  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg7 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:38)
   -      9    F    13        DFF   +          1    3    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg6 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:39)
   -      6    F    17        DFF   +          0    4    0    5  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg5 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:40)
   -     10    C    13        DFF   +          0    4    0    6  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg4 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:41)
   -      8    C    17        DFF   +          0    4    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg3 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:42)
   -      8    F    20        DFF   +          0    4    0    6  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg2 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:43)
   -      6    F    04        DFF   +          0    3    0    8  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg1 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:44)
   -      2    F    20        DFF   +          0    4    0    8  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg0 (|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:45)
   -      2    F    08        OR2    s         0    4    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~962~1
   -      3    F    11        OR2    s         0    3    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~998~1
   -      2    B    07       AND2              0    2    0    9  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:1039
   -      4    F    11       AND2              0    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:1043
   -      9    F    04        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~1
   -      2    F    04       AND2    s   !     0    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~2
   -      8    F    04        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~3
   -      2    F    02        OR2    s   !     0    2    0   10  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~1
   -      9    C    13        OR2    s         1    3    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~2
   -      5    F    13       AND2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~3
   -      8    F    13        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~4
   -      4    F    13        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~5
   -      1    F    15        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~6
   -      2    F    17       AND2    s         0    2    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~1
   -      3    F    13        OR2    s         1    3    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~2
   -      7    F    13       AND2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~3
   -      8    C    13        OR2    s         1    3    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~4
   -      2    F    13        OR2    s         0    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~5
   -      6    F    13        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~6
   -      1    F    13        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~7
   -      9    F    17       AND2    s         1    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~1
   -      1    F    17        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~2
   -      3    F    17        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~3
   -      7    F    17        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~4
   -      4    F    17        OR2    s         1    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~5
   -      3    F    15        OR2    s         0    3    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~1
   -      1    C    13        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~2
   -      6    C    13        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~3
   -      2    C    13        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~4
   -      3    F    22       AND2    s         0    2    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~1
   -      1    C    17        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~2
   -      6    C    17        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~3
   -      2    C    17        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~4
   -      3    C    17       AND2    s         0    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~5
   -      9    F    20        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~1
   -      4    F    20        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~2
   -      7    F    20        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~3
   -      1    F    20        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~4
   -      1    F    04        OR2    s         1    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~1
   -      8    F    14       AND2    s   !     0    2    0    5  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~2
   -      5    F    20        OR2    s         1    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~3
   -      2    F    01       AND2    s         0    2    0    3  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~4
   -      7    F    04        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~5
   -      8    F    15       AND2    s         0    2    0    5  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~1
   -      3    F    20       AND2    s         1    2    0    2  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~2
   -      2    F    19        OR2    s         0    3    0    4  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~3
   -      6    F    20        OR2    s         1    3    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~4
   -      8    F    17        OR2    s         1    2    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~5
   -      5    F    17        OR2    s         0    4    0    1  |bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~6
   -      4    E    19       AND2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1
   -     10    E    19        OR2        !     0    2    0    3  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121
   -      3    B    18       AND2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1
   -      9    E    19       AND2              0    3    0    5  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125
   -      9    E    21       AND2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1
   -      4    B    18       AND2              0    2    0    6  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129
   -      4    E    15       AND2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1
   -      2    E    13       AND2              0    2    0    5  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133
   -      5    E    15        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1
   -      9    E    15       AND2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2
   -      1    E    15        OR2              0    4    0    2  |BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154
   -      8    B    14        DFF   +          0    3    0    4  |BB1_TIMECODE_MAIN:33|state~1
   -      4    B    16        DFF   +          0    3    0   11  |BB1_TIMECODE_MAIN:33|state~2
   -      6    B    16        DFF   +          0    3    0    4  |BB1_TIMECODE_MAIN:33|state~3
   -      8    B    16        DFF   +          0    3    0    4  |BB1_TIMECODE_MAIN:33|state~4
   -      3    B    12        DFF   +          1    2    0   17  |BB1_TIMECODE_MAIN:33|state~5
   -      6    B    12        DFF   +          1    2    0   11  |BB1_TIMECODE_MAIN:33|state~6
   -      9    B    12        DFF   +          1    3    0    6  |BB1_TIMECODE_MAIN:33|state~7
   -      2    B    05       AND2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|state~8~2
   -      1    C    22        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|state~8~3
   -      7    C    19       AND2    s         0    2    0    1  |BB1_TIMECODE_MAIN:33|state~8~4
   -      1    C    19       AND2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|state~8~5
   -      6    B    14        DFF   +          0    4    0   16  |BB1_TIMECODE_MAIN:33|state~8
   -      1    B    16        DFF   +          0    4    0    2  |BB1_TIMECODE_MAIN:33|:7
   -      1    D    01        DFF   +          0    4    1    1  |BB1_TIMECODE_MAIN:33|:16
   -      1    B    12        DFF   +          0    4    1   10  |BB1_TIMECODE_MAIN:33|:18
   -      1    C    01        DFF   +          0    4    1    1  |BB1_TIMECODE_MAIN:33|tc_adr_out6 (|BB1_TIMECODE_MAIN:33|:20)
   -      6    C    22        DFF   +          0    4    1    2  |BB1_TIMECODE_MAIN:33|tc_adr_out5 (|BB1_TIMECODE_MAIN:33|:21)
   -      2    C    01        DFF   +          0    4    1    1  |BB1_TIMECODE_MAIN:33|tc_adr_out4 (|BB1_TIMECODE_MAIN:33|:22)
   -      3    C    01        DFF   +          0    4    1    1  |BB1_TIMECODE_MAIN:33|tc_adr_out3 (|BB1_TIMECODE_MAIN:33|:23)
   -      6    C    19        DFF   +          0    4    1    3  |BB1_TIMECODE_MAIN:33|tc_adr_out2 (|BB1_TIMECODE_MAIN:33|:24)
   -      6    C    08        DFF   +          0    4    1    3  |BB1_TIMECODE_MAIN:33|tc_adr_out1 (|BB1_TIMECODE_MAIN:33|:25)
   -      1    C    08        DFF   +          0    4    1    3  |BB1_TIMECODE_MAIN:33|tc_adr_out0 (|BB1_TIMECODE_MAIN:33|:26)
   -      8    E    15        DFF   +          0    4    0    3  |BB1_TIMECODE_MAIN:33|tc_adr_reg6 (|BB1_TIMECODE_MAIN:33|:45)
   -      7    E    15        DFF   +          0    4    0    6  |BB1_TIMECODE_MAIN:33|tc_adr_reg5 (|BB1_TIMECODE_MAIN:33|:46)
   -      7    E    21        DFF   +          0    4    0    6  |BB1_TIMECODE_MAIN:33|tc_adr_reg4 (|BB1_TIMECODE_MAIN:33|:47)
   -      7    B    18        DFF   +          0    4    0    5  |BB1_TIMECODE_MAIN:33|tc_adr_reg3 (|BB1_TIMECODE_MAIN:33|:48)
   -      8    E    19        DFF   +          0    4    0    4  |BB1_TIMECODE_MAIN:33|tc_adr_reg2 (|BB1_TIMECODE_MAIN:33|:49)
   -      5    E    19       AND2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|tc_adr_reg1~1 (|BB1_TIMECODE_MAIN:33|~50~1)
   -      3    E    21        DFF   +          0    4    0    5  |BB1_TIMECODE_MAIN:33|tc_adr_reg1 (|BB1_TIMECODE_MAIN:33|:50)
   -      1    B    14        DFF   +          0    4    0    7  |BB1_TIMECODE_MAIN:33|tc_adr_reg0 (|BB1_TIMECODE_MAIN:33|:51)
   -      5    C    01       AND2              0    2    0    1  |BB1_TIMECODE_MAIN:33|:410
   -     10    E    15        OR2    s         0    4    0    2  |BB1_TIMECODE_MAIN:33|~449~1
   -      8    E    21        OR2              0    3    0    1  |BB1_TIMECODE_MAIN:33|:458
   -      8    B    18        OR2              0    3    0    1  |BB1_TIMECODE_MAIN:33|:467
   -      6    E    19        OR2              0    3    0    2  |BB1_TIMECODE_MAIN:33|:476
   -      3    E    19        OR2              0    3    0    2  |BB1_TIMECODE_MAIN:33|:485
   -      9    B    16       AND2              0    2    0    2  |BB1_TIMECODE_MAIN:33|:1290
   -      7    B    12       AND2    s   !     0    2    0   15  |BB1_TIMECODE_MAIN:33|~1442~1
   -      1    B    18       AND2    s   !     0    2    0    6  |BB1_TIMECODE_MAIN:33|~1442~2
   -      6    C    01        OR2    s         0    4    0    3  |BB1_TIMECODE_MAIN:33|~1442~3
   -      8    C    22        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|~1442~4
   -      5    C    22        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1442~5
   -      2    B    16       AND2    s   !     0    3    0   14  |BB1_TIMECODE_MAIN:33|~1466~1
   -      2    C    22        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|~1466~2
   -      7    C    22        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1466~3
   -      3    C    22        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1490~1
   -      4    C    22        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1490~2
   -      9    B    18        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1514~1
   -      3    C    15        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1514~2
   -      9    C    20        OR2    s   !     0    2    0    5  |BB1_TIMECODE_MAIN:33|~1537~1
   -      8    C    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1538~1
   -      9    C    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1538~2
   -      2    C    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1538~3
   -      3    C    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1538~4
   -      4    C    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1538~5
   -      9    C    08        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1562~1
   -      4    C    08        OR2    s         0    3    0    2  |BB1_TIMECODE_MAIN:33|~1562~2
   -     10    C    08       AND2    s         0    4    0    2  |BB1_TIMECODE_MAIN:33|~1562~3
   -      3    C    08        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1562~4
   -      8    C    08        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1562~5
   -      2    C    08        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1562~6
   -      7    C    01        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1586~1
   -      9    C    01        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1586~2
   -      7    C    08        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1586~3
   -     10    B    16        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1610~1
   -      7    B    16        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1610~2
   -      2    B    12        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1634~1
   -      2    E    17       AND2              0    2    0    6  |BB1_TIMECODE_MAIN:33|:1639
   -      2    B    14       AND2    s         0    2    0    1  |BB1_TIMECODE_MAIN:33|~1660~1
   -      5    B    16        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1664~1
   -      9    B    14        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1666~1
   -      3    E    15        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1688~1
   -      6    E    15        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1688~2
   -      2    E    15        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|~1712~1
   -      5    E    22        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1712~2
   -      6    E    21        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1736~1
   -      1    E    21        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1736~2
   -      6    B    18        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1760~1
   -      2    B    18        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1760~2
   -      7    E    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1784~1
   -      2    E    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1784~2
   -      3    B    16        OR2    s         0    4    0    2  |BB1_TIMECODE_MAIN:33|~1808~1
   -      3    B    14       AND2    s         0    2    0    2  |BB1_TIMECODE_MAIN:33|~1808~2
   -      2    B    21       AND2    s         0    2    0    7  |BB1_TIMECODE_MAIN:33|~1808~3
   -      2    E    21        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1808~4
   -      1    E    19        OR2    s         0    4    0    1  |BB1_TIMECODE_MAIN:33|~1808~5
   -      7    B    14        OR2    s         0    2    0    7  |BB1_TIMECODE_MAIN:33|~1832~1
   -     10    B    14        OR2    s         0    3    0    1  |BB1_TIMECODE_MAIN:33|~1832~2


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       4/ 96(  4%)     8/ 48( 16%)     1/ 48(  2%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
B:       9/ 96(  9%)    10/ 48( 20%)    12/ 48( 25%)    1/20(  5%)      5/20( 25%)     0/20(  0%)
C:      28/ 96( 29%)    10/ 48( 20%)    16/ 48( 33%)    8/20( 40%)      8/20( 40%)     0/20(  0%)
D:       5/ 96(  5%)     4/ 48(  8%)     3/ 48(  6%)    0/20(  0%)      1/20(  5%)     0/20(  0%)
E:       2/ 96(  2%)    13/ 48( 27%)    13/ 48( 27%)    1/20(  5%)      0/20(  0%)     0/20(  0%)
F:       9/ 96(  9%)     5/ 48( 10%)    11/ 48( 22%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/20( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/20( 10%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      4/20( 20%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      5/20( 25%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      4/20( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL       92         |bb1_make_tc_90bit:34|clk_90
INPUT       70         CLK
DFF         11         |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** CLEAR SIGNALS **

Type     Fan-out       Name
DFF        102         |bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt
bb1_top_timecode

** EQUATIONS **

BB1_TC_RDY : INPUT;
BB1_TIMECODE_8x8DATA : INPUT;
CLK      : INPUT;
PGA_H0   : INPUT;
PGA_H1   : INPUT;
PGA_H2   : INPUT;
PGA_H3   : INPUT;
PGA_H4   : INPUT;
PGA_H5   : INPUT;
PGA_H6   : INPUT;
PGA_H7   : INPUT;
PGA_H8   : INPUT;
PGA_H9   : INPUT;
PGA_H10  : INPUT;
PGA1_BB1_G_M : INPUT;
PGA1_BB1_START_TIMECODE : INPUT;

-- Node name is 'PGA1_BB1_LOAD_TIMECODE' 
-- Equation name is 'PGA1_BB1_LOAD_TIMECODE', type is output 
PGA1_BB1_LOAD_TIMECODE =  _LC6_B1;

-- Node name is 'PGA1_BB1_NEXT_TC_DATA' 
-- Equation name is 'PGA1_BB1_NEXT_TC_DATA', type is output 
PGA1_BB1_NEXT_TC_DATA =  _LC6_A6;

-- Node name is 'PGA1_BB1_PLAY_TC_ADR0' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR0', type is output 
PGA1_BB1_PLAY_TC_ADR0 = TRI(_LC1_C8,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR1' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR1', type is output 
PGA1_BB1_PLAY_TC_ADR1 = TRI(_LC6_C8,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR2' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR2', type is output 
PGA1_BB1_PLAY_TC_ADR2 = TRI(_LC6_C19,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR3' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR3', type is output 
PGA1_BB1_PLAY_TC_ADR3 = TRI(_LC3_C1,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR4' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR4', type is output 
PGA1_BB1_PLAY_TC_ADR4 = TRI(_LC2_C1,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR5' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR5', type is output 
PGA1_BB1_PLAY_TC_ADR5 = TRI(_LC6_C22,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR6' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR6', type is output 
PGA1_BB1_PLAY_TC_ADR6 = TRI(_LC1_C1,  _LC1_B12);

-- Node name is 'PGA1_BB1_PLAY_TC_ADR7' 
-- Equation name is 'PGA1_BB1_PLAY_TC_ADR7', type is output 
PGA1_BB1_PLAY_TC_ADR7 = TRI(_LC1_D1,  _LC1_B12);

-- Node name is 'PGA1_BB1_TIMECODE_RAM_ADR0' 
-- Equation name is 'PGA1_BB1_TIMECODE_RAM_ADR0', type is output 
PGA1_BB1_TIMECODE_RAM_ADR0 = TRI(_LC3_B1,  _LC6_B1);

-- Node name is 'PGA1_BB1_TIMECODE_RAM_ADR1' 
-- Equation name is 'PGA1_BB1_TIMECODE_RAM_ADR1', type is output 
PGA1_BB1_TIMECODE_RAM_ADR1 = TRI(_LC2_B1,  _LC6_B1);

-- Node name is 'PGA1_BB1_TIMECODE_RAM_ADR2' 
-- Equation name is 'PGA1_BB1_TIMECODE_RAM_ADR2', type is output 
PGA1_BB1_TIMECODE_RAM_ADR2 = TRI(_LC1_B1,  _LC6_B1);

-- Node name is 'PGA1_BB1_TIMECODE_RAM_ADR3' 
-- Equation name is 'PGA1_BB1_TIMECODE_RAM_ADR3', type is output 
PGA1_BB1_TIMECODE_RAM_ADR3 = TRI(_LC4_C1,  _LC6_B1);

-- Node name is 'PGA1_BB1_TRI_SYNCadr' 
-- Equation name is 'PGA1_BB1_TRI_SYNCadr', type is output 
PGA1_BB1_TRI_SYNCadr =  _LC1_B12;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_E7', type is buried 
_LC10_E7 = LCELL( _EQ001);
  _EQ001 =  _LC3_E7 &  _LC8_E7 &  _LC9_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = LCELL( _EQ002);
  _EQ002 =  _LC2_E2 &  _LC3_E7 &  _LC8_E7 &  _LC9_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|LPM_ADD_SUB:349|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_E4', type is buried 
_LC3_E4  = LCELL( _EQ003);
  _EQ003 =  _LC5_E7 &  _LC7_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~1' 
-- Equation name is '_LC9_E2', type is buried 
_LC9_E2  = DFF( _EQ004, GLOBAL( CLK),  VCC,  VCC);
  _EQ004 =  BB1_TC_RDY &  _LC9_E2
         #  BB1_TC_RDY & !_LC1_E2 &  _LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~2' 
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = DFF( _EQ005, GLOBAL( CLK),  VCC,  VCC);
  _EQ005 =  BB1_TC_RDY & !_LC1_E2 & !_LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|state~3' 
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = DFF( _EQ006, GLOBAL( CLK),  VCC,  VCC);
  _EQ006 =  _LC1_E2 & !_LC6_E5 & !_LC9_E2
         #  BB1_TC_RDY & !_LC6_E5;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:31' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count0' 
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = DFF( _EQ007, GLOBAL( CLK),  VCC,  VCC);
  _EQ007 =  _LC1_E2 &  _LC3_E7 & !_LC6_E5
         #  _LC1_E2 & !_LC3_E7 &  _LC6_E5
         #  _LC2_E9 &  _LC3_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:30' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count1' 
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = DFF( _EQ008, GLOBAL( CLK),  VCC,  VCC);
  _EQ008 =  _LC2_E9 &  _LC8_E7
         #  _LC2_E9 &  _LC6_E7
         #  _LC4_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:29' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count2' 
-- Equation name is '_LC9_E7', type is buried 
_LC9_E7  = DFF( _EQ009, GLOBAL( CLK),  VCC,  VCC);
  _EQ009 =  _LC1_E2 &  _LC7_E7
         #  _LC2_E9 &  _LC9_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:28' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count3' 
-- Equation name is '_LC2_E2', type is buried 
_LC2_E2  = DFF( _EQ010, GLOBAL( CLK),  VCC,  VCC);
  _EQ010 =  _LC7_E2
         #  _LC2_E2 &  _LC2_E9
         #  _LC2_E9 &  _LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:27' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count4' 
-- Equation name is '_LC7_E4', type is buried 
_LC7_E4  = DFF( _EQ011, GLOBAL( CLK),  VCC,  VCC);
  _EQ011 =  _LC8_E4
         #  _LC2_E9 &  _LC7_E4
         #  _LC2_E9 &  _LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:26' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count5' 
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = DFF( _EQ012, GLOBAL( CLK),  VCC,  VCC);
  _EQ012 =  _LC1_E2 &  _LC1_E4
         #  _LC2_E4 &  _LC2_E9;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:25' = '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|tc_data_count6' 
-- Equation name is '_LC6_E4', type is buried 
_LC6_E4  = DFF( _EQ013, GLOBAL( CLK),  VCC,  VCC);
  _EQ013 =  _LC2_E9 &  _LC6_E4
         #  _LC1_E2 &  _LC9_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:5' 
-- Equation name is '_LC7_E11', type is buried 
_LC7_E11 = DFF( _EQ014, GLOBAL( CLK),  VCC,  VCC);
  _EQ014 =  _LC1_E2 &  _LC7_E11
         #  _LC2_E9 &  _LC7_E11
         #  _LC2_E9 &  _LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:7' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = DFF( _EQ015, GLOBAL( CLK),  VCC,  VCC);
  _EQ015 =  _LC2_E10 &  _LC6_A3
         #  _LC2_E9 &  _LC6_A3
         #  _LC2_E9 & !_LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:9' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFF( _EQ016, GLOBAL( CLK),  VCC,  VCC);
  _EQ016 =  _LC2_E10 &  _LC6_A6
         #  _LC2_E9 &  _LC6_A6
         #  _LC2_E9 & !_LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:11' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = DFF( _EQ017, GLOBAL( CLK),  VCC,  VCC);
  _EQ017 = !BB1_TC_RDY &  _LC4_A6
         # !_LC2_E10 &  _LC4_A6
         # !BB1_TC_RDY & !_LC1_E2;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:13' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFF( _EQ018, GLOBAL( CLK),  VCC,  VCC);
  _EQ018 =  _LC1_E2 &  _LC6_A8
         #  _LC6_A8 &  _LC6_E7
         # !BB1_TC_RDY & !_LC1_E2;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:15' 
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = DFF( _EQ019, GLOBAL( CLK),  VCC,  VCC);
  _EQ019 =  _LC1_E2 &  _LC6_E2
         # !BB1_TC_RDY &  _LC6_E2
         #  BB1_TC_RDY & !_LC1_E2 &  _LC3_E2;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~62~1' 
-- Equation name is '_LC1_E7', type is buried 
-- synthesized logic cell 
!_LC1_E7 = _LC1_E7~NOT;
_LC1_E7~NOT = LCELL( _EQ020);
  _EQ020 =  _LC2_E2 & !_LC2_E4 &  _LC6_E4 &  _LC7_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:62' 
-- Equation name is '_LC6_E7', type is buried 
_LC6_E7  = LCELL( _EQ021);
  _EQ021 = !_LC1_E7 & !_LC3_E7 &  _LC8_E7 & !_LC9_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:83' 
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = LCELL( _EQ022);
  _EQ022 =  _LC7_E4 &  _LC8_E7
         #  _LC7_E4 &  _LC9_E7
         #  _LC2_E2 &  _LC7_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:150' 
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = LCELL( _EQ023);
  _EQ023 =  _LC2_E4 &  _LC6_A10 &  _LC6_E4
         #  _LC2_E7 &  _LC6_A10 &  _LC6_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:151' 
-- Equation name is '_LC8_E2', type is buried 
_LC8_E2  = LCELL( _EQ024);
  _EQ024 =  BB1_TIMECODE_8x8DATA & !_LC6_E4
         #  BB1_TIMECODE_8x8DATA & !_LC2_E4 & !_LC2_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:155' 
-- Equation name is '_LC3_E2', type is buried 
_LC3_E2  = LCELL( _EQ025);
  _EQ025 = !_LC6_E7 &  _LC8_E2
         #  _LC4_E2 & !_LC6_E7
         #  _LC6_E2 &  _LC6_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~425~1' 
-- Equation name is '_LC2_E9', type is buried 
-- synthesized logic cell 
_LC2_E9  = LCELL( _EQ026);
  _EQ026 =  BB1_TC_RDY & !_LC1_E2;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~435~1' 
-- Equation name is '_LC2_E10', type is buried 
-- synthesized logic cell 
!_LC2_E10 = _LC2_E10~NOT;
_LC2_E10~NOT = LCELL( _EQ027);
  _EQ027 =  _LC6_E5
         # !_LC1_E2;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~459~1' 
-- Equation name is '_LC9_E4', type is buried 
-- synthesized logic cell 
_LC9_E4  = LCELL( _EQ028);
  _EQ028 =  _LC6_E4 & !_LC6_E5
         # !_LC3_E4 &  _LC6_E4
         # !_LC2_E4 &  _LC6_E4
         #  _LC2_E4 &  _LC3_E4 & !_LC6_E4 &  _LC6_E5;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~468~1' 
-- Equation name is '_LC1_E4', type is buried 
-- synthesized logic cell 
_LC1_E4  = LCELL( _EQ029);
  _EQ029 =  _LC2_E4 & !_LC6_E5
         #  _LC2_E4 & !_LC7_E4
         #  _LC2_E4 & !_LC5_E7
         # !_LC2_E4 &  _LC5_E7 &  _LC6_E5 &  _LC7_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:482' 
-- Equation name is '_LC8_E4', type is buried 
_LC8_E4  = LCELL( _EQ030);
  _EQ030 =  _LC1_E2 & !_LC6_E5 &  _LC7_E4
         #  _LC1_E2 & !_LC5_E7 &  _LC7_E4
         #  _LC1_E2 &  _LC5_E7 &  _LC6_E5 & !_LC7_E4;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:491' 
-- Equation name is '_LC7_E2', type is buried 
_LC7_E2  = LCELL( _EQ031);
  _EQ031 =  _LC1_E2 &  _LC2_E2 & !_LC6_E5
         #  _LC1_E2 &  _LC2_E2 & !_LC10_E7
         #  _LC1_E2 & !_LC2_E2 &  _LC6_E5 &  _LC10_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|~495~1' 
-- Equation name is '_LC7_E7', type is buried 
-- synthesized logic cell 
_LC7_E7  = LCELL( _EQ032);
  _EQ032 = !_LC6_E5 &  _LC9_E7
         # !_LC8_E7 &  _LC9_E7
         # !_LC3_E7 &  _LC9_E7
         #  _LC3_E7 &  _LC6_E5 &  _LC8_E7 & !_LC9_E7;

-- Node name is '|bb1_make_tc_90bit:34|BB1_MAKE_TIMECODE:56|:509' 
-- Equation name is '_LC4_E7', type is buried 
_LC4_E7  = LCELL( _EQ033);
  _EQ033 =  _LC1_E2 & !_LC6_E5 &  _LC8_E7
         #  _LC1_E2 & !_LC3_E7 &  _LC8_E7
         #  _LC1_E2 &  _LC3_E7 &  _LC6_E5 & !_LC8_E7;

-- Node name is '|bb1_make_tc_90bit:34|:14' = '|bb1_make_tc_90bit:34|clk_90' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ034);
  _EQ034 =  _LC1_B16
         #  _LC6_A3;

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:13' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg0' 
-- Equation name is '_LC8_A10', type is buried 
_LC8_A10 = DFF( _EQ035,  _LC6_A3, !_LC6_A8,  VCC);
  _EQ035 = !_LC6_A10 &  _LC6_E2
         #  _LC6_A10 & !_LC6_E2;

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:12' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg1' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = DFF( _LC8_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:11' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg2' 
-- Equation name is '_LC9_A10', type is buried 
_LC9_A10 = DFF( _LC2_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:10' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg3' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = DFF( _LC9_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:9' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg4' 
-- Equation name is '_LC10_A10', type is buried 
_LC10_A10 = DFF( _LC3_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:8' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg5' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = DFF( _LC10_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:7' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg6' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = DFF( _LC4_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:6' = '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|reg7' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = DFF( _LC7_A10,  _LC6_A3, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_8:35|:4' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFF( _EQ036,  _LC6_A3,  VCC,  VCC);
  _EQ036 =  _LC1_A10 & !_LC6_A8
         #  _LC6_A8 &  _LC6_A10;

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:50' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg0' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = DFF( _EQ037,  _LC2_A11, !_LC6_A8,  VCC);
  _EQ037 =  _LC4_A6 &  _LC6_E2
         # !_LC4_A6 &  _LC6_D9;

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:49' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg1' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFF( _LC7_A6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:48' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg2' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFF( _LC1_A6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:47' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg3' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = DFF( _LC2_A6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:46' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg4' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFF( _LC8_A6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:45' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg5' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = DFF( _LC3_A6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:44' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg6' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = DFF( _LC2_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:43' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg7' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFF( _LC8_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:42' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg8' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = DFF( _LC3_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:41' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg9' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = DFF( _LC9_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:40' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg10' 
-- Equation name is '_LC10_A4', type is buried 
_LC10_A4 = DFF( _LC4_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:39' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg11' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = DFF( _LC10_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:38' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg12' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFF( _LC5_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:37' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg13' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFF( _LC7_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:36' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg14' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFF( _LC6_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:35' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg15' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = DFF( _LC1_A4,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:34' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg16' 
-- Equation name is '_LC6_A19', type is buried 
_LC6_A19 = DFF( _LC1_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:33' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg17' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = DFF( _LC6_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:32' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg18' 
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = DFF( _LC2_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:31' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg19' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = DFF( _LC7_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:30' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg20' 
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = DFF( _LC3_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:29' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg21' 
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = DFF( _LC8_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:28' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg22' 
-- Equation name is '_LC9_A19', type is buried 
_LC9_A19 = DFF( _LC4_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:27' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg23' 
-- Equation name is '_LC10_A19', type is buried 
_LC10_A19 = DFF( _LC9_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:26' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg24' 
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = DFF( _LC10_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:25' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg25' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = DFF( _LC5_A19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:24' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg26' 
-- Equation name is '_LC6_A21', type is buried 
_LC6_A21 = DFF( _LC1_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:23' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg27' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = DFF( _LC6_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:22' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg28' 
-- Equation name is '_LC7_A21', type is buried 
_LC7_A21 = DFF( _LC2_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:21' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg29' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = DFF( _LC7_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:20' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg30' 
-- Equation name is '_LC8_A21', type is buried 
_LC8_A21 = DFF( _LC3_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:19' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg31' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = DFF( _LC8_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:18' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg32' 
-- Equation name is '_LC9_A21', type is buried 
_LC9_A21 = DFF( _LC4_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:17' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg33' 
-- Equation name is '_LC10_A21', type is buried 
_LC10_A21 = DFF( _LC9_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:16' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg34' 
-- Equation name is '_LC5_A21', type is buried 
_LC5_A21 = DFF( _LC10_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:15' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg35' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFF( _LC5_A21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:14' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg36' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFF( _LC1_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:13' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg37' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = DFF( _LC6_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:12' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg38' 
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = DFF( _LC2_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:11' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg39' 
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = DFF( _LC7_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:10' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg40' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = DFF( _LC3_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:9' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg41' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = DFF( _LC8_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:8' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg42' 
-- Equation name is '_LC9_A22', type is buried 
_LC9_A22 = DFF( _LC4_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:7' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg43' 
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = DFF( _LC9_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:6' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|reg44' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = DFF( _LC5_A22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:36|:4' 
-- Equation name is '_LC6_D22', type is buried 
_LC6_D22 = DFF( _EQ038,  _LC2_A11,  VCC,  VCC);
  _EQ038 =  _LC1_D22 & !_LC6_A8
         #  _LC6_A8 &  _LC6_D22;

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:50' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg0' 
-- Equation name is '_LC1_D19', type is buried 
_LC1_D19 = DFF( _LC6_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:49' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg1' 
-- Equation name is '_LC6_D19', type is buried 
_LC6_D19 = DFF( _LC1_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:48' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg2' 
-- Equation name is '_LC2_D19', type is buried 
_LC2_D19 = DFF( _LC6_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:47' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg3' 
-- Equation name is '_LC7_D19', type is buried 
_LC7_D19 = DFF( _LC2_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:46' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg4' 
-- Equation name is '_LC3_D19', type is buried 
_LC3_D19 = DFF( _LC7_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:45' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg5' 
-- Equation name is '_LC8_D19', type is buried 
_LC8_D19 = DFF( _LC3_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:44' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg6' 
-- Equation name is '_LC4_D19', type is buried 
_LC4_D19 = DFF( _LC8_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:43' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg7' 
-- Equation name is '_LC9_D19', type is buried 
_LC9_D19 = DFF( _LC4_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:42' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg8' 
-- Equation name is '_LC10_D19', type is buried 
_LC10_D19 = DFF( _LC9_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:41' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg9' 
-- Equation name is '_LC5_D19', type is buried 
_LC5_D19 = DFF( _LC10_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:40' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg10' 
-- Equation name is '_LC1_D21', type is buried 
_LC1_D21 = DFF( _LC5_D19,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:39' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg11' 
-- Equation name is '_LC6_D21', type is buried 
_LC6_D21 = DFF( _LC1_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:38' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg12' 
-- Equation name is '_LC2_D21', type is buried 
_LC2_D21 = DFF( _LC6_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:37' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg13' 
-- Equation name is '_LC7_D21', type is buried 
_LC7_D21 = DFF( _LC2_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:36' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg14' 
-- Equation name is '_LC8_D21', type is buried 
_LC8_D21 = DFF( _LC7_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:35' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg15' 
-- Equation name is '_LC3_D21', type is buried 
_LC3_D21 = DFF( _LC8_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:34' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg16' 
-- Equation name is '_LC9_D22', type is buried 
_LC9_D22 = DFF( _LC3_D21,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:33' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg17' 
-- Equation name is '_LC4_D22', type is buried 
_LC4_D22 = DFF( _LC9_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:32' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg18' 
-- Equation name is '_LC8_D22', type is buried 
_LC8_D22 = DFF( _LC4_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:31' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg19' 
-- Equation name is '_LC3_D22', type is buried 
_LC3_D22 = DFF( _LC8_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:30' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg20' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = DFF( _LC3_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:29' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg21' 
-- Equation name is '_LC2_D22', type is buried 
_LC2_D22 = DFF( _LC7_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:28' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg22' 
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = DFF( _LC2_D22,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:27' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg23' 
-- Equation name is '_LC6_D6', type is buried 
_LC6_D6  = DFF( _LC1_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:26' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg24' 
-- Equation name is '_LC2_D6', type is buried 
_LC2_D6  = DFF( _LC6_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:25' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg25' 
-- Equation name is '_LC7_D6', type is buried 
_LC7_D6  = DFF( _LC2_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:24' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg26' 
-- Equation name is '_LC3_D6', type is buried 
_LC3_D6  = DFF( _LC7_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:23' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg27' 
-- Equation name is '_LC8_D6', type is buried 
_LC8_D6  = DFF( _LC3_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:22' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg28' 
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = DFF( _LC8_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:21' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg29' 
-- Equation name is '_LC9_D6', type is buried 
_LC9_D6  = DFF( _LC4_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:20' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg30' 
-- Equation name is '_LC10_D6', type is buried 
_LC10_D6 = DFF( _LC9_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:19' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg31' 
-- Equation name is '_LC5_D6', type is buried 
_LC5_D6  = DFF( _LC10_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:18' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg32' 
-- Equation name is '_LC1_D5', type is buried 
_LC1_D5  = DFF( _LC5_D6,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:17' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg33' 
-- Equation name is '_LC6_D5', type is buried 
_LC6_D5  = DFF( _LC1_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:16' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg34' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = DFF( _LC6_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:15' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg35' 
-- Equation name is '_LC7_D5', type is buried 
_LC7_D5  = DFF( _LC3_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:14' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg36' 
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = DFF( _LC7_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:13' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg37' 
-- Equation name is '_LC8_D5', type is buried 
_LC8_D5  = DFF( _LC4_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:12' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg38' 
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = DFF( _LC8_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:11' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg39' 
-- Equation name is '_LC9_D9', type is buried 
_LC9_D9  = DFF( _LC2_D5,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:10' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg40' 
-- Equation name is '_LC1_D9', type is buried 
_LC1_D9  = DFF( _LC9_D9,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:9' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg41' 
-- Equation name is '_LC7_D9', type is buried 
_LC7_D9  = DFF( _LC1_D9,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:8' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg42' 
-- Equation name is '_LC2_D9', type is buried 
_LC2_D9  = DFF( _LC7_D9,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:7' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg43' 
-- Equation name is '_LC8_D9', type is buried 
_LC8_D9  = DFF( _LC2_D9,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:6' = '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|reg44' 
-- Equation name is '_LC3_D9', type is buried 
_LC3_D9  = DFF( _LC8_D9,  _LC2_A11, !_LC6_A8,  VCC);

-- Node name is '|bb1_make_tc_90bit:34|SHIFT_REG_45:37|:4' 
-- Equation name is '_LC6_D9', type is buried 
_LC6_D9  = DFF( _EQ039,  _LC2_A11,  VCC,  VCC);
  _EQ039 =  _LC3_D9 & !_LC6_A8
         #  _LC6_A8 &  _LC6_D9;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:33' = '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count0' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFF( _EQ040, GLOBAL( CLK),  VCC,  VCC);
  _EQ040 =  _LC2_B3 & !_LC3_B1 &  _LC6_B8 & !_LC6_C5
         #  _LC3_B1 &  _LC6_B8 &  _LC6_C5;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:32' = '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count1' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFF( _EQ041, GLOBAL( CLK),  VCC,  VCC);
  _EQ041 =  _LC4_B1 &  _LC6_B8 & !_LC6_C5
         #  _LC2_B1 &  _LC6_B8 &  _LC6_C5;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:31' = '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count2' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFF( _EQ042, GLOBAL( CLK),  VCC,  VCC);
  _EQ042 =  _LC5_B1 &  _LC6_B8;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:30' = '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|adr_count3' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = DFF( _EQ043, GLOBAL( CLK),  VCC,  VCC);
  _EQ043 =  _LC6_B8 &  _LC10_C1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = LCELL( _EQ044);
  _EQ044 =  _LC2_B1 &  _LC3_B1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|LPM_ADD_SUB:241|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ045);
  _EQ045 =  _LC1_B1 &  _LC2_B1 &  _LC3_B1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|state~1' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = DFF( _EQ046, GLOBAL( CLK),  VCC,  VCC);
  _EQ046 =  _LC6_B8 & !_LC6_C5
         #  _LC1_B12 & !_LC6_B8;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:20' 
-- Equation name is '_LC7_B10', type is buried 
_LC7_B10 = DFF( _EQ047, GLOBAL( CLK),  VCC,  VCC);
  _EQ047 =  _LC6_B8 &  _LC7_B10
         #  _LC6_B8 &  _LC6_C5
         # !_LC1_B12 & !_LC6_B8;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:22' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = DFF( _EQ048, GLOBAL( CLK),  VCC,  VCC);
  _EQ048 =  _LC6_B8 &  _LC8_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:24' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = DFF( _EQ049, GLOBAL( CLK),  VCC,  VCC);
  _EQ049 =  _LC6_B1 &  _LC6_B8 & !_LC6_C5
         #  _LC1_B12 & !_LC6_B8;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~179~1' 
-- Equation name is '_LC8_C5', type is buried 
-- synthesized logic cell 
!_LC8_C5 = _LC8_C5~NOT;
_LC8_C5~NOT = LCELL( _EQ050);
  _EQ050 = !PGA_H0 &  PGA_H4 &  PGA_H5 & !PGA_H6;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~206~1' 
-- Equation name is '_LC2_C5', type is buried 
-- synthesized logic cell 
!_LC2_C5 = _LC2_C5~NOT;
_LC2_C5~NOT = LCELL( _EQ051);
  _EQ051 =  PGA_H0 & !PGA_H4 & !PGA_H5 &  PGA_H6;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~207~1' 
-- Equation name is '_LC7_C5', type is buried 
-- synthesized logic cell 
!_LC7_C5 = _LC7_C5~NOT;
_LC7_C5~NOT = LCELL( _EQ052);
  _EQ052 =  PGA_H2 &  PGA_H3 & !PGA_H7 &  PGA_H8;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~207~2' 
-- Equation name is '_LC1_C5', type is buried 
-- synthesized logic cell 
!_LC1_C5 = _LC1_C5~NOT;
_LC1_C5~NOT = LCELL( _EQ053);
  _EQ053 = !_LC7_C5 & !PGA_H1 & !PGA_H9 &  PGA_H10;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:207' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ054);
  _EQ054 = !_LC1_C5 & !_LC8_C5 &  PGA1_BB1_G_M
         # !_LC1_C5 & !_LC2_C5 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:212' 
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ055);
  _EQ055 =  _LC5_B3 & !_LC6_B3 &  _LC9_B3 & !_LC10_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:328' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = LCELL( _EQ056);
  _EQ056 =  _LC4_C1 &  _LC6_C5
         #  _LC2_B3 &  _LC4_C1 & !_LC7_B1
         #  _LC2_B3 & !_LC4_C1 & !_LC6_C5 &  _LC7_B1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:340' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ057);
  _EQ057 =  _LC1_B1 &  _LC6_C5
         #  _LC1_B1 &  _LC2_B3 & !_LC8_B1
         # !_LC1_B1 &  _LC2_B3 & !_LC6_C5 &  _LC8_B1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~349~1' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ058);
  _EQ058 =  _LC4_B3
         # !_LC3_F4;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|:349' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ059);
  _EQ059 = !_LC2_B1 &  _LC2_B3 &  _LC3_B1
         #  _LC2_B1 &  _LC2_B3 & !_LC3_B1;

-- Node name is '|bb1_tc_seqplay:37|BB1_PLAY_TIMECODE:18|~468~1' 
-- Equation name is '_LC8_B3', type is buried 
-- synthesized logic cell 
_LC8_B3  = LCELL( _EQ060);
  _EQ060 =  _LC4_B3 & !_LC6_C5
         #  _LC1_B3 &  _LC6_C5
         #  _LC1_B3 & !_LC3_F4;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:45' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg0' 
-- Equation name is '_LC2_F20', type is buried 
_LC2_F20 = DFF( _EQ061, GLOBAL( CLK),  VCC,  VCC);
  _EQ061 =  _LC6_F20 &  _LC8_F15
         #  _LC2_F20 &  _LC5_F17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:44' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg1' 
-- Equation name is '_LC6_F4', type is buried 
_LC6_F4  = DFF( _EQ062, GLOBAL( CLK),  VCC,  VCC);
  _EQ062 =  _LC1_F4 & !_LC6_F6
         #  _LC6_F6 &  _LC7_F4;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:43' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg2' 
-- Equation name is '_LC8_F20', type is buried 
_LC8_F20 = DFF( _EQ063, GLOBAL( CLK),  VCC,  VCC);
  _EQ063 =  _LC4_F20
         #  _LC1_F20 &  _LC8_F20
         #  _LC2_B7 &  _LC8_F20;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:42' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg3' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = DFF( _EQ064, GLOBAL( CLK),  VCC,  VCC);
  _EQ064 =  _LC3_F22
         #  _LC6_C17 &  _LC8_C17
         #  _LC3_C17 & !_LC8_C17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:41' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg4' 
-- Equation name is '_LC10_C13', type is buried 
_LC10_C13 = DFF( _EQ065, GLOBAL( CLK),  VCC,  VCC);
  _EQ065 =  _LC6_C13
         #  _LC2_C13 &  _LC2_F17
         #  _LC3_F22;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:40' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg5' 
-- Equation name is '_LC6_F17', type is buried 
_LC6_F17 = DFF( _EQ066, GLOBAL( CLK),  VCC,  VCC);
  _EQ066 =  _LC7_F17
         #  _LC2_F17 &  _LC4_F17 & !_LC6_F17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:39' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg6' 
-- Equation name is '_LC9_F13', type is buried 
_LC9_F13 = DFF( _EQ067, GLOBAL( CLK),  VCC,  VCC);
  _EQ067 =  _LC3_F22 & !PGA1_BB1_G_M
         #  _LC7_F13
         #  _LC1_F13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:38' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_offset_reg7' 
-- Equation name is '_LC7_F15', type is buried 
_LC7_F15 = DFF( _EQ068, GLOBAL( CLK),  VCC,  VCC);
  _EQ068 =  _LC2_B7 &  _LC7_F15
         #  _LC1_F15 &  _LC6_F6;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:15' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg0' 
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = DFF( _EQ069, GLOBAL( CLK),  VCC,  VCC);
  _EQ069 =  _LC1_B12 &  _LC6_B3 & !_LC6_F6
         #  _LC2_F8 & !_LC6_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:14' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg1' 
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = DFF( _EQ070, GLOBAL( CLK),  VCC,  VCC);
  _EQ070 =  _LC2_B7 &  _LC5_B3
         #  _LC2_F8 & !_LC5_B3 &  _LC6_B3
         #  _LC2_F8 &  _LC5_B3 & !_LC6_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:13' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg2' 
-- Equation name is '_LC10_B3', type is buried 
_LC10_B3 = DFF( _EQ071, GLOBAL( CLK),  VCC,  VCC);
  _EQ071 =  _LC2_B7 &  _LC10_B3
         #  _LC2_F8 &  _LC3_B3 & !_LC10_B3
         #  _LC2_F8 & !_LC3_B3 &  _LC10_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:12' = '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|G_M_out_reg3' 
-- Equation name is '_LC9_B3', type is buried 
_LC9_B3  = DFF( _EQ072, GLOBAL( CLK),  VCC,  VCC);
  _EQ072 =  _LC2_B7 &  _LC9_B3
         #  _LC2_F8 &  _LC7_B3 & !_LC9_B3
         #  _LC2_F8 & !_LC7_B3 &  _LC9_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B3', type is buried 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ073);
  _EQ073 = !_LC6_B3
         # !_LC5_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:334|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B3', type is buried 
!_LC7_B3 = _LC7_B3~NOT;
_LC7_B3~NOT = LCELL( _EQ074);
  _EQ074 = !_LC6_B3
         # !_LC5_B3
         # !_LC10_B3;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = LCELL( _EQ075);
  _EQ075 =  _LC6_F4
         #  _LC8_F20
         #  _LC8_C17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:676|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ076);
  _EQ076 =  _LC5_C13 &  _LC10_C13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = LCELL( _EQ077);
  _EQ077 =  _LC6_F4 &  _LC8_F20
         #  _LC2_F20 &  _LC8_F20
         #  _LC8_C17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|LPM_ADD_SUB:702|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ078);
  _EQ078 =  _LC7_C13 &  _LC10_C13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~1' 
-- Equation name is '_LC8_F11', type is buried 
_LC8_F11 = DFF( _LC1_F11, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~2' 
-- Equation name is '_LC1_F11', type is buried 
_LC1_F11 = DFF( _EQ079, GLOBAL( CLK),  VCC,  VCC);
  _EQ079 =  _LC6_F9 & !_LC7_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~3' 
-- Equation name is '_LC7_F11', type is buried 
_LC7_F11 = DFF( _EQ080, GLOBAL( CLK),  VCC,  VCC);
  _EQ080 =  _LC2_F11
         #  _LC2_F1 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~4' 
-- Equation name is '_LC2_F11', type is buried 
_LC2_F11 = DFF( _LC2_F7, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~5' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = DFF( _EQ081, GLOBAL( CLK),  VCC,  VCC);
  _EQ081 =  _LC6_F9 &  _LC7_F15 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~6' 
-- Equation name is '_LC6_F9', type is buried 
_LC6_F9  = DFF( _EQ082, GLOBAL( CLK),  VCC,  VCC);
  _EQ082 =  _LC1_B3 &  _LC6_F11 & !_LC7_B10;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~7' 
-- Equation name is '_LC6_F11', type is buried 
_LC6_F11 = DFF( _EQ083, GLOBAL( CLK),  VCC,  VCC);
  _EQ083 =  _LC8_F11
         #  _LC7_F11
         #  _LC4_F11
         #  _LC2_B7;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|state~8' 
-- Equation name is '_LC6_F6', type is buried 
_LC6_F6  = DFF( _EQ084, GLOBAL( CLK),  VCC,  VCC);
  _EQ084 =  _LC1_B12 & !_LC7_B10
         #  _LC1_B12 & !_LC6_F11
         #  _LC6_F6 & !_LC7_B10
         #  _LC6_F6 & !_LC6_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:10' 
-- Equation name is '_LC3_F4', type is buried 
_LC3_F4  = DFF( _EQ085, GLOBAL( CLK),  VCC,  VCC);
  _EQ085 =  _LC6_F6 &  _LC9_F4
         #  _LC6_F6 & !_LC6_F11 &  _LC8_F4;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~962~1' 
-- Equation name is '_LC2_F8', type is buried 
-- synthesized logic cell 
_LC2_F8  = LCELL( _EQ086);
  _EQ086 =  _LC6_F6 &  _LC6_F9
         # !_LC2_F2 &  _LC6_F6
         #  _LC6_F6 &  _LC6_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~998~1' 
-- Equation name is '_LC3_F11', type is buried 
-- synthesized logic cell 
_LC3_F11 = LCELL( _EQ087);
  _EQ087 =  _LC2_F11
         #  _LC1_F11 & !_LC7_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:1039' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ088);
  _EQ088 =  _LC1_B12 & !_LC6_F6;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|:1043' 
-- Equation name is '_LC4_F11', type is buried 
_LC4_F11 = LCELL( _EQ089);
  _EQ089 = !_LC1_B3 &  _LC6_F11 & !_LC7_B10;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~1' 
-- Equation name is '_LC9_F4', type is buried 
-- synthesized logic cell 
_LC9_F4  = LCELL( _EQ090);
  _EQ090 =  _LC2_F7 &  _LC3_F4
         #  _LC3_F4 &  _LC6_F9
         #  _LC3_F4 &  _LC6_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~2' 
-- Equation name is '_LC2_F4', type is buried 
-- synthesized logic cell 
!_LC2_F4 = _LC2_F4~NOT;
_LC2_F4~NOT = LCELL( _EQ091);
  _EQ091 = !_LC2_F7 & !_LC6_F9;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1081~3' 
-- Equation name is '_LC8_F4', type is buried 
-- synthesized logic cell 
_LC8_F4  = LCELL( _EQ092);
  _EQ092 = !_LC2_F4 &  _LC3_F11
         #  _LC2_F1 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~1' 
-- Equation name is '_LC2_F2', type is buried 
-- synthesized logic cell 
!_LC2_F2 = _LC2_F2~NOT;
_LC2_F2~NOT = LCELL( _EQ093);
  _EQ093 =  _LC2_F7
         #  _LC3_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~2' 
-- Equation name is '_LC9_C13', type is buried 
-- synthesized logic cell 
_LC9_C13 = LCELL( _EQ094);
  _EQ094 = !_LC10_C13 & !PGA1_BB1_G_M
         # !_LC7_C13 & !PGA1_BB1_G_M
         # !_LC6_F17 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~3' 
-- Equation name is '_LC5_F13', type is buried 
-- synthesized logic cell 
_LC5_F13 = LCELL( _EQ095);
  _EQ095 =  _LC2_F2 & !_LC6_F11 & !_LC7_F15 &  _LC9_F13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~4' 
-- Equation name is '_LC8_F13', type is buried 
-- synthesized logic cell 
_LC8_F13 = LCELL( _EQ096);
  _EQ096 = !_LC9_F13
         #  _LC9_C13
         #  _LC8_C13
         # !_LC2_F2;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~5' 
-- Equation name is '_LC4_F13', type is buried 
-- synthesized logic cell 
_LC4_F13 = LCELL( _EQ097);
  _EQ097 =  _LC3_F13 &  _LC5_F13
         #  _LC7_F15 &  _LC8_F13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1199~6' 
-- Equation name is '_LC1_F15', type is buried 
-- synthesized logic cell 
_LC1_F15 = LCELL( _EQ098);
  _EQ098 =  _LC6_F11 &  _LC7_F15
         #  _LC4_F13 & !_LC6_F9;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~1' 
-- Equation name is '_LC2_F17', type is buried 
-- synthesized logic cell 
_LC2_F17 = LCELL( _EQ099);
  _EQ099 = !_LC8_F14 &  _LC8_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~2' 
-- Equation name is '_LC3_F13', type is buried 
-- synthesized logic cell 
_LC3_F13 = LCELL( _EQ100);
  _EQ100 =  _LC3_C13 &  _LC6_F17 &  PGA1_BB1_G_M
         #  _LC4_C13 &  _LC6_F17 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~3' 
-- Equation name is '_LC7_F13', type is buried 
-- synthesized logic cell 
_LC7_F13 = LCELL( _EQ101);
  _EQ101 =  _LC3_F13 & !_LC8_F14 &  _LC8_F15 & !_LC9_F13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~4' 
-- Equation name is '_LC8_C13', type is buried 
-- synthesized logic cell 
_LC8_C13 = LCELL( _EQ102);
  _EQ102 = !_LC10_C13 &  PGA1_BB1_G_M
         # !_LC5_C13 &  PGA1_BB1_G_M
         # !_LC6_F17 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~5' 
-- Equation name is '_LC2_F13', type is buried 
-- synthesized logic cell 
_LC2_F13 = LCELL( _EQ103);
  _EQ103 = !_LC6_F9 &  _LC8_C13
         # !_LC2_F2 & !_LC6_F9;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~6' 
-- Equation name is '_LC6_F13', type is buried 
-- synthesized logic cell 
_LC6_F13 = LCELL( _EQ104);
  _EQ104 =  _LC2_F13 &  _LC6_F6
         #  _LC2_F19 &  _LC6_F6
         #  _LC2_B7;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1223~7' 
-- Equation name is '_LC1_F13', type is buried 
-- synthesized logic cell 
_LC1_F13 = LCELL( _EQ105);
  _EQ105 = !_LC6_F9 &  _LC9_C13 &  _LC9_F13
         #  _LC6_F13 &  _LC9_F13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~1' 
-- Equation name is '_LC9_F17', type is buried 
-- synthesized logic cell 
_LC9_F17 = LCELL( _EQ106);
  _EQ106 = !_LC1_B12 & !_LC6_F6 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~2' 
-- Equation name is '_LC1_F17', type is buried 
-- synthesized logic cell 
_LC1_F17 = LCELL( _EQ107);
  _EQ107 = !_LC4_C13 & !PGA1_BB1_G_M
         # !_LC3_C13 &  PGA1_BB1_G_M
         # !_LC2_F2;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~3' 
-- Equation name is '_LC3_F17', type is buried 
-- synthesized logic cell 
_LC3_F17 = LCELL( _EQ108);
  _EQ108 =  _LC1_F17 &  _LC6_F6 & !_LC6_F9
         #  _LC2_F19 &  _LC6_F6;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~4' 
-- Equation name is '_LC7_F17', type is buried 
-- synthesized logic cell 
_LC7_F17 = LCELL( _EQ109);
  _EQ109 =  _LC9_F17
         #  _LC3_F17 &  _LC6_F17
         #  _LC2_B7 &  _LC6_F17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1247~5' 
-- Equation name is '_LC4_F17', type is buried 
-- synthesized logic cell 
_LC4_F17 = LCELL( _EQ110);
  _EQ110 =  _LC3_C13 &  PGA1_BB1_G_M
         #  _LC4_C13 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~1' 
-- Equation name is '_LC3_F15', type is buried 
-- synthesized logic cell 
_LC3_F15 = LCELL( _EQ111);
  _EQ111 =  _LC6_F9 & !_LC7_F15
         # !_LC8_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~2' 
-- Equation name is '_LC1_C13', type is buried 
-- synthesized logic cell 
_LC1_C13 = LCELL( _EQ112);
  _EQ112 = !_LC5_C13 &  PGA1_BB1_G_M
         # !_LC7_C13 & !PGA1_BB1_G_M
         # !_LC2_F2;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~3' 
-- Equation name is '_LC6_C13', type is buried 
-- synthesized logic cell 
_LC6_C13 = LCELL( _EQ113);
  _EQ113 =  _LC1_C13 & !_LC6_F9 &  _LC10_C13
         #  _LC3_F15 &  _LC10_C13;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1271~4' 
-- Equation name is '_LC2_C13', type is buried 
-- synthesized logic cell 
_LC2_C13 = LCELL( _EQ114);
  _EQ114 =  _LC5_C13 & !_LC10_C13 &  PGA1_BB1_G_M
         #  _LC7_C13 & !_LC10_C13 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~1' 
-- Equation name is '_LC3_F22', type is buried 
-- synthesized logic cell 
_LC3_F22 = LCELL( _EQ115);
  _EQ115 = !_LC1_B12 & !_LC6_F6;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~2' 
-- Equation name is '_LC1_C17', type is buried 
-- synthesized logic cell 
_LC1_C17 = LCELL( _EQ116);
  _EQ116 =  _LC6_F4 &  _LC8_F20
         #  _LC2_F20 &  _LC8_F20
         #  _LC6_F4 &  PGA1_BB1_G_M
         #  _LC8_F20 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~3' 
-- Equation name is '_LC6_C17', type is buried 
-- synthesized logic cell 
_LC6_C17 = LCELL( _EQ117);
  _EQ117 =  _LC1_C17 & !_LC6_F9
         # !_LC2_F2 & !_LC6_F9
         #  _LC3_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~4' 
-- Equation name is '_LC2_C17', type is buried 
-- synthesized logic cell 
_LC2_C17 = LCELL( _EQ118);
  _EQ118 = !_LC6_F4 & !_LC8_F20
         # !_LC2_F20 & !_LC6_F4 & !PGA1_BB1_G_M
         # !_LC8_F20 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1295~5' 
-- Equation name is '_LC3_C17', type is buried 
-- synthesized logic cell 
_LC3_C17 = LCELL( _EQ119);
  _EQ119 =  _LC2_C17 &  _LC2_F17;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~1' 
-- Equation name is '_LC9_F20', type is buried 
-- synthesized logic cell 
_LC9_F20 = LCELL( _EQ120);
  _EQ120 = !_LC6_F4 & !_LC8_F20 &  PGA1_BB1_G_M
         #  _LC6_F4 & !_LC8_F20 & !PGA1_BB1_G_M
         #  _LC2_F20 & !_LC8_F20 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~2' 
-- Equation name is '_LC4_F20', type is buried 
-- synthesized logic cell 
_LC4_F20 = LCELL( _EQ121);
  _EQ121 = !_LC8_F14 &  _LC8_F15 &  _LC9_F20
         #  _LC3_F20 &  _LC8_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~3' 
-- Equation name is '_LC7_F20', type is buried 
-- synthesized logic cell 
_LC7_F20 = LCELL( _EQ122);
  _EQ122 = !_LC2_F20 & !_LC6_F4 & !PGA1_BB1_G_M
         #  _LC6_F4 &  PGA1_BB1_G_M
         # !_LC2_F2;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1319~4' 
-- Equation name is '_LC1_F20', type is buried 
-- synthesized logic cell 
_LC1_F20 = LCELL( _EQ123);
  _EQ123 =  _LC6_F6 & !_LC6_F9 &  _LC7_F20
         #  _LC2_F19 &  _LC6_F6;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~1' 
-- Equation name is '_LC1_F4', type is buried 
-- synthesized logic cell 
_LC1_F4  = LCELL( _EQ124);
  _EQ124 =  _LC1_B12 &  _LC6_F4
         # !_LC1_B12 &  PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~2' 
-- Equation name is '_LC8_F14', type is buried 
-- synthesized logic cell 
!_LC8_F14 = _LC8_F14~NOT;
_LC8_F14~NOT = LCELL( _EQ125);
  _EQ125 =  _LC2_F2 & !_LC6_F9;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~3' 
-- Equation name is '_LC5_F20', type is buried 
-- synthesized logic cell 
_LC5_F20 = LCELL( _EQ126);
  _EQ126 = !_LC8_F14 &  PGA1_BB1_G_M
         # !_LC2_F20 & !_LC8_F14;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~4' 
-- Equation name is '_LC2_F1', type is buried 
-- synthesized logic cell 
_LC2_F1  = LCELL( _EQ127);
  _EQ127 =  _LC6_F9 &  _LC7_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1343~5' 
-- Equation name is '_LC7_F4', type is buried 
-- synthesized logic cell 
_LC7_F4  = LCELL( _EQ128);
  _EQ128 =  _LC6_F4 &  _LC6_F11
         # !_LC5_F20 &  _LC6_F4
         #  _LC2_F1 & !_LC6_F11
         #  _LC5_F20 & !_LC6_F4 & !_LC6_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~1' 
-- Equation name is '_LC8_F15', type is buried 
-- synthesized logic cell 
_LC8_F15 = LCELL( _EQ129);
  _EQ129 =  _LC6_F6 & !_LC6_F11;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~2' 
-- Equation name is '_LC3_F20', type is buried 
-- synthesized logic cell 
_LC3_F20 = LCELL( _EQ130);
  _EQ130 =  _LC6_F9 &  _LC7_F15 & !PGA1_BB1_G_M;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~3' 
-- Equation name is '_LC2_F19', type is buried 
-- synthesized logic cell 
_LC2_F19 = LCELL( _EQ131);
  _EQ131 =  _LC6_F11
         #  _LC6_F9 & !_LC7_F15;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~4' 
-- Equation name is '_LC6_F20', type is buried 
-- synthesized logic cell 
_LC6_F20 = LCELL( _EQ132);
  _EQ132 = !_LC2_F20 & !_LC8_F14 & !PGA1_BB1_G_M
         #  _LC3_F20;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~5' 
-- Equation name is '_LC8_F17', type is buried 
-- synthesized logic cell 
_LC8_F17 = LCELL( _EQ133);
  _EQ133 = !_LC6_F9 &  PGA1_BB1_G_M
         # !_LC2_F2 & !_LC6_F9;

-- Node name is '|bb1_tc_seqplay:37|BB1_TC_SEQUENZE:16|~1367~6' 
-- Equation name is '_LC5_F17', type is buried 
-- synthesized logic cell 
_LC5_F17 = LCELL( _EQ134);
  _EQ134 =  _LC6_F6 &  _LC8_F17
         #  _LC2_F19 &  _LC6_F6
         #  _LC2_B7;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~121~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E19', type is buried 
-- synthesized logic cell 
_LC4_E19 = LCELL( _EQ135);
  _EQ135 =  _LC3_B12 & !_LC8_E19 &  _LC10_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_E19', type is buried 
!_LC10_E19 = _LC10_E19~NOT;
_LC10_E19~NOT = LCELL( _EQ136);
  _EQ136 = !_LC1_B14
         # !_LC3_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~125~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ137);
  _EQ137 =  _LC3_B12 & !_LC7_B18 &  _LC9_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_E19', type is buried 
_LC9_E19 = LCELL( _EQ138);
  _EQ138 =  _LC1_B14 &  _LC3_E21 &  _LC8_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~129~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_E21', type is buried 
-- synthesized logic cell 
_LC9_E21 = LCELL( _EQ139);
  _EQ139 =  _LC3_B12 &  _LC4_B18 & !_LC7_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ140);
  _EQ140 =  _LC7_B18 &  _LC9_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~133~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E15', type is buried 
-- synthesized logic cell 
_LC4_E15 = LCELL( _EQ141);
  _EQ141 =  _LC2_E13 &  _LC3_B12 & !_LC7_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_E13', type is buried 
_LC2_E13 = LCELL( _EQ142);
  _EQ142 =  _LC4_B18 &  _LC7_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E15', type is buried 
-- synthesized logic cell 
_LC5_E15 = LCELL( _EQ143);
  _EQ143 =  _LC3_B12 & !_LC7_E15
         # !_LC2_E13 &  _LC3_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|~137~2' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_E15', type is buried 
-- synthesized logic cell 
_LC9_E15 = LCELL( _EQ144);
  _EQ144 =  _LC2_E13 &  _LC3_B12 &  _LC7_E15 & !_LC8_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|LPM_ADD_SUB:244|addcore:adder|:154' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_E15', type is buried 
_LC1_E15 = LCELL( _EQ145);
  _EQ145 = !_LC7_E15 &  _LC8_E15
         # !_LC7_E21 &  _LC8_E15
         # !_LC4_B18 &  _LC8_E15
         #  _LC4_B18 &  _LC7_E15 &  _LC7_E21 & !_LC8_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~1' 
-- Equation name is '_LC8_B14', type is buried 
_LC8_B14 = DFF( _EQ146, GLOBAL( CLK),  VCC,  VCC);
  _EQ146 =  _LC6_B16
         # !_LC1_B3 &  _LC9_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~2' 
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = DFF( _EQ147, GLOBAL( CLK),  VCC,  VCC);
  _EQ147 =  _LC8_B16
         # !_LC1_B3 &  _LC5_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~3' 
-- Equation name is '_LC6_B16', type is buried 
_LC6_B16 = DFF( _EQ148, GLOBAL( CLK),  VCC,  VCC);
  _EQ148 =  _LC3_B12
         #  _LC8_B14 &  _LC9_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~4' 
-- Equation name is '_LC8_B16', type is buried 
_LC8_B16 = DFF( _EQ149, GLOBAL( CLK),  VCC,  VCC);
  _EQ149 =  _LC6_B12
         #  _LC4_B16 &  _LC9_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~5' 
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = DFF( _EQ150, GLOBAL( CLK),  VCC,  VCC);
  _EQ150 =  _LC6_D9 &  _LC9_B12 &  PGA1_BB1_START_TIMECODE;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~6' 
-- Equation name is '_LC6_B12', type is buried 
_LC6_B12 = DFF( _EQ151, GLOBAL( CLK),  VCC,  VCC);
  _EQ151 = !_LC6_D9 &  _LC9_B12 &  PGA1_BB1_START_TIMECODE;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~7' 
-- Equation name is '_LC9_B12', type is buried 
_LC9_B12 = DFF( _EQ152, GLOBAL( CLK),  VCC,  VCC);
  _EQ152 =  _LC9_B12 & !PGA1_BB1_START_TIMECODE
         # !_LC6_B14 &  _LC7_E11;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~8~2' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ153);
  _EQ153 =  _LC1_B3 & !_LC6_B12 & !_LC7_B10 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~8~3' 
-- Equation name is '_LC1_C22', type is buried 
-- synthesized logic cell 
_LC1_C22 = LCELL( _EQ154);
  _EQ154 = !_LC1_B3 &  _LC6_C22
         #  _LC6_C22 &  _LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~8~4' 
-- Equation name is '_LC7_C19', type is buried 
-- synthesized logic cell 
_LC7_C19 = LCELL( _EQ155);
  _EQ155 = !_LC2_B16 &  _LC6_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~8~5' 
-- Equation name is '_LC1_C19', type is buried 
-- synthesized logic cell 
_LC1_C19 = LCELL( _EQ156);
  _EQ156 =  _LC1_B3 & !_LC2_B16 & !_LC4_B16 &  _LC6_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|state~8' 
-- Equation name is '_LC6_B14', type is buried 
_LC6_B14 = DFF( _EQ157, GLOBAL( CLK),  VCC,  VCC);
  _EQ157 =  _LC2_B14 &  _LC6_B14
         #  _LC2_B14 &  _LC7_E11
         #  _LC6_B14 & !_LC7_B10
         # !_LC7_B10 &  _LC7_E11;

-- Node name is '|BB1_TIMECODE_MAIN:33|:26' = '|BB1_TIMECODE_MAIN:33|tc_adr_out0' 
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = DFF( _EQ158, GLOBAL( CLK),  VCC,  VCC);
  _EQ158 =  _LC7_C8
         #  _LC1_C8 &  _LC4_C8
         #  _LC4_C8 &  _LC10_C8;

-- Node name is '|BB1_TIMECODE_MAIN:33|:25' = '|BB1_TIMECODE_MAIN:33|tc_adr_out1' 
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = DFF( _EQ159, GLOBAL( CLK),  VCC,  VCC);
  _EQ159 =  _LC4_C8 &  _LC6_C8
         #  _LC4_C8 &  _LC10_C8
         #  _LC2_C8;

-- Node name is '|BB1_TIMECODE_MAIN:33|:24' = '|BB1_TIMECODE_MAIN:33|tc_adr_out2' 
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = DFF( _EQ160, GLOBAL( CLK),  VCC,  VCC);
  _EQ160 =  _LC7_C19 &  _LC9_C19 &  _LC9_C20
         #  _LC4_C19;

-- Node name is '|BB1_TIMECODE_MAIN:33|:23' = '|BB1_TIMECODE_MAIN:33|tc_adr_out3' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFF( _EQ161, GLOBAL( CLK),  VCC,  VCC);
  _EQ161 =  _LC3_C1 &  _LC6_C1
         #  _LC3_C15 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:22' = '|BB1_TIMECODE_MAIN:33|tc_adr_out4' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFF( _EQ162, GLOBAL( CLK),  VCC,  VCC);
  _EQ162 =  _LC2_C1 &  _LC6_C1
         #  _LC4_C22 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:21' = '|BB1_TIMECODE_MAIN:33|tc_adr_out5' 
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = DFF( _EQ163, GLOBAL( CLK),  VCC,  VCC);
  _EQ163 =  _LC2_C22 &  _LC6_C22
         #  _LC7_C22 &  _LC9_C20;

-- Node name is '|BB1_TIMECODE_MAIN:33|:20' = '|BB1_TIMECODE_MAIN:33|tc_adr_out6' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFF( _EQ164, GLOBAL( CLK),  VCC,  VCC);
  _EQ164 =  _LC1_C1 &  _LC6_C1
         #  _LC5_C22 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:51' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg0' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = DFF( _EQ165, GLOBAL( CLK),  VCC,  VCC);
  _EQ165 = !_LC1_B14 &  _LC2_B21 & !_LC3_B14
         #  _LC1_B14 &  _LC10_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~50~1' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg1~1' 
-- Equation name is '_LC5_E19', type is buried 
-- synthesized logic cell 
_LC5_E19 = LCELL( _EQ166);
  _EQ166 =  _LC1_B14 &  _LC3_B12 & !_LC3_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|:50' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg1' 
-- Equation name is '_LC3_E21', type is buried 
_LC3_E21 = DFF( _EQ167, GLOBAL( CLK),  VCC,  VCC);
  _EQ167 =  _LC2_E17 &  _LC3_E21
         #  _LC2_E21 &  _LC3_E21
         #  _LC1_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|:49' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg2' 
-- Equation name is '_LC8_E19', type is buried 
_LC8_E19 = DFF( _EQ168, GLOBAL( CLK),  VCC,  VCC);
  _EQ168 =  _LC7_E19
         #  _LC2_E19 &  _LC8_E19
         #  _LC2_E17 &  _LC8_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|:48' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg3' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = DFF( _EQ169, GLOBAL( CLK),  VCC,  VCC);
  _EQ169 =  _LC6_B18 &  _LC7_B18
         #  _LC2_E17 &  _LC7_B18
         #  _LC2_B18;

-- Node name is '|BB1_TIMECODE_MAIN:33|:47' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg4' 
-- Equation name is '_LC7_E21', type is buried 
_LC7_E21 = DFF( _EQ170, GLOBAL( CLK),  VCC,  VCC);
  _EQ170 =  _LC6_E21 &  _LC7_E21
         #  _LC2_E17 &  _LC7_E21
         #  _LC1_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|:46' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg5' 
-- Equation name is '_LC7_E15', type is buried 
_LC7_E15 = DFF( _EQ171, GLOBAL( CLK),  VCC,  VCC);
  _EQ171 =  _LC2_E15
         #  _LC5_E22 &  _LC7_E15
         #  _LC2_E17 &  _LC7_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|:45' = '|BB1_TIMECODE_MAIN:33|tc_adr_reg6' 
-- Equation name is '_LC8_E15', type is buried 
_LC8_E15 = DFF( _EQ172, GLOBAL( CLK),  VCC,  VCC);
  _EQ172 =  _LC3_E15 &  _LC8_E15
         #  _LC2_B21 &  _LC6_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|:7' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = DFF( _EQ173, GLOBAL( CLK),  VCC,  VCC);
  _EQ173 =  _LC7_B16
         #  _LC3_B12 & !_LC7_B12
         #  _LC6_B12 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:16' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = DFF( _EQ174, GLOBAL( CLK),  VCC,  VCC);
  _EQ174 =  _LC1_D1
         #  _LC2_B5 & !_LC2_B16 &  _LC6_D9;

-- Node name is '|BB1_TIMECODE_MAIN:33|:18' 
-- Equation name is '_LC1_B12', type is buried 
_LC1_B12 = DFF( _EQ175, GLOBAL( CLK),  VCC,  VCC);
  _EQ175 =  _LC1_B12 &  _LC7_E11
         #  _LC1_B12 &  _LC6_B14
         #  _LC2_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:410' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = LCELL( _EQ176);
  _EQ176 =  _LC1_C8 &  _LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~449~1' 
-- Equation name is '_LC10_E15', type is buried 
-- synthesized logic cell 
_LC10_E15 = LCELL( _EQ177);
  _EQ177 =  _LC1_B3 & !_LC1_B18 & !_LC2_E13 &  _LC7_E15
         #  _LC1_B3 & !_LC1_B18 &  _LC2_E13 & !_LC7_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|:458' 
-- Equation name is '_LC8_E21', type is buried 
_LC8_E21 = LCELL( _EQ178);
  _EQ178 =  _LC1_B3 & !_LC4_B18 &  _LC7_E21
         #  _LC1_B3 &  _LC4_B18 & !_LC7_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|:467' 
-- Equation name is '_LC8_B18', type is buried 
_LC8_B18 = LCELL( _EQ179);
  _EQ179 =  _LC1_B3 &  _LC7_B18 & !_LC9_E19
         #  _LC1_B3 & !_LC7_B18 &  _LC9_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|:476' 
-- Equation name is '_LC6_E19', type is buried 
_LC6_E19 = LCELL( _EQ180);
  _EQ180 =  _LC1_B3 &  _LC8_E19 & !_LC10_E19
         #  _LC1_B3 & !_LC8_E19 &  _LC10_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|:485' 
-- Equation name is '_LC3_E19', type is buried 
_LC3_E19 = LCELL( _EQ181);
  _EQ181 =  _LC1_B3 &  _LC1_B14 & !_LC3_E21
         #  _LC1_B3 & !_LC1_B14 &  _LC3_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|:1290' 
-- Equation name is '_LC9_B16', type is buried 
_LC9_B16 = LCELL( _EQ182);
  _EQ182 =  _LC1_B3 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1442~1' 
-- Equation name is '_LC7_B12', type is buried 
-- synthesized logic cell 
!_LC7_B12 = _LC7_B12~NOT;
_LC7_B12~NOT = LCELL( _EQ183);
  _EQ183 =  _LC6_B14 & !_LC9_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1442~2' 
-- Equation name is '_LC1_B18', type is buried 
-- synthesized logic cell 
!_LC1_B18 = _LC1_B18~NOT;
_LC1_B18~NOT = LCELL( _EQ184);
  _EQ184 = !_LC2_B16 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1442~3' 
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ185);
  _EQ185 = !_LC1_B3
         #  _LC7_B12
         #  _LC7_B10
         #  _LC2_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1442~4' 
-- Equation name is '_LC8_C22', type is buried 
-- synthesized logic cell 
_LC8_C22 = LCELL( _EQ186);
  _EQ186 =  _LC1_B3 & !_LC6_D9
         #  _LC1_B3 &  _LC1_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1442~5' 
-- Equation name is '_LC5_C22', type is buried 
-- synthesized logic cell 
_LC5_C22 = LCELL( _EQ187);
  _EQ187 = !_LC2_B16 & !_LC7_B10 &  _LC8_C22
         #  _LC6_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1466~1' 
-- Equation name is '_LC2_B16', type is buried 
-- synthesized logic cell 
!_LC2_B16 = _LC2_B16~NOT;
_LC2_B16~NOT = LCELL( _EQ188);
  _EQ188 = !_LC3_B12 & !_LC6_B16 & !_LC8_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1466~2' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ189);
  _EQ189 =  _LC2_B16 &  _LC9_C20
         #  _LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1466~3' 
-- Equation name is '_LC7_C22', type is buried 
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ190);
  _EQ190 =  _LC1_C22
         #  _LC6_B14 &  _LC6_D9 &  _LC10_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1490~1' 
-- Equation name is '_LC3_C22', type is buried 
-- synthesized logic cell 
_LC3_C22 = LCELL( _EQ191);
  _EQ191 =  _LC1_B3 & !_LC4_B18 &  _LC7_E21
         #  _LC1_B3 &  _LC4_B18 & !_LC7_E21
         #  _LC1_B3 & !_LC6_D9;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1490~2' 
-- Equation name is '_LC4_C22', type is buried 
-- synthesized logic cell 
_LC4_C22 = LCELL( _EQ192);
  _EQ192 = !_LC2_B16 &  _LC3_C22 & !_LC7_B10
         #  _LC6_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1514~1' 
-- Equation name is '_LC9_B18', type is buried 
-- synthesized logic cell 
_LC9_B18 = LCELL( _EQ193);
  _EQ193 =  _LC1_B3 &  _LC7_B18 & !_LC9_E19
         #  _LC1_B3 & !_LC7_B18 &  _LC9_E19
         #  _LC1_B3 & !_LC6_D9;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1514~2' 
-- Equation name is '_LC3_C15', type is buried 
-- synthesized logic cell 
_LC3_C15 = LCELL( _EQ194);
  _EQ194 = !_LC2_B16 & !_LC7_B10 &  _LC9_B18
         #  _LC6_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1537~1' 
-- Equation name is '_LC9_C20', type is buried 
-- synthesized logic cell 
!_LC9_C20 = _LC9_C20~NOT;
_LC9_C20~NOT = LCELL( _EQ195);
  _EQ195 =  _LC9_B12
         #  _LC6_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1538~1' 
-- Equation name is '_LC8_C19', type is buried 
-- synthesized logic cell 
_LC8_C19 = LCELL( _EQ196);
  _EQ196 =  _LC6_C19 &  _LC6_D9 &  _LC7_B10
         #  _LC6_D9 &  _LC6_E19 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1538~2' 
-- Equation name is '_LC9_C19', type is buried 
-- synthesized logic cell 
_LC9_C19 = LCELL( _EQ197);
  _EQ197 = !_LC4_B16 &  _LC6_C19 &  _LC7_B10
         #  _LC8_C19;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1538~3' 
-- Equation name is '_LC2_C19', type is buried 
-- synthesized logic cell 
_LC2_C19 = LCELL( _EQ198);
  _EQ198 = !_LC1_B3 &  _LC4_B16 & !_LC6_D9
         #  _LC4_B16 & !_LC6_D9 &  _LC7_B10
         # !_LC4_B16 & !_LC6_D9 & !_LC7_B10
         # !_LC1_B3 &  _LC6_D9 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1538~4' 
-- Equation name is '_LC3_C19', type is buried 
-- synthesized logic cell 
_LC3_C19 = LCELL( _EQ199);
  _EQ199 =  _LC2_C19 &  _LC9_C20
         #  _LC2_B16 &  _LC9_C20
         # !_LC6_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1538~5' 
-- Equation name is '_LC4_C19', type is buried 
-- synthesized logic cell 
_LC4_C19 = LCELL( _EQ200);
  _EQ200 =  _LC6_C19 &  _LC9_B12
         #  _LC3_C19 &  _LC6_C19
         #  _LC1_C19 &  _LC3_C19;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~1' 
-- Equation name is '_LC9_C8', type is buried 
-- synthesized logic cell 
_LC9_C8  = LCELL( _EQ201);
  _EQ201 = !_LC1_B3 & !_LC4_B16 & !_LC6_D9
         # !_LC4_B16 & !_LC6_D9 &  _LC7_B10
         #  _LC4_B16 & !_LC6_D9 & !_LC7_B10
         # !_LC1_B3 &  _LC6_D9 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~2' 
-- Equation name is '_LC4_C8', type is buried 
-- synthesized logic cell 
_LC4_C8  = LCELL( _EQ202);
  _EQ202 =  _LC9_C8
         #  _LC2_B16
         #  _LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~3' 
-- Equation name is '_LC10_C8', type is buried 
-- synthesized logic cell 
_LC10_C8 = LCELL( _EQ203);
  _EQ203 =  _LC1_B3 & !_LC2_B16 &  _LC4_B16 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~4' 
-- Equation name is '_LC3_C8', type is buried 
-- synthesized logic cell 
_LC3_C8  = LCELL( _EQ204);
  _EQ204 =  _LC6_C8 &  _LC6_D9 &  _LC7_B10
         #  _LC3_E19 &  _LC6_D9 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~5' 
-- Equation name is '_LC8_C8', type is buried 
-- synthesized logic cell 
_LC8_C8  = LCELL( _EQ205);
  _EQ205 =  _LC4_B16 &  _LC6_C8 &  _LC7_B10
         #  _LC3_C8;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1562~6' 
-- Equation name is '_LC2_C8', type is buried 
-- synthesized logic cell 
_LC2_C8  = LCELL( _EQ206);
  _EQ206 = !_LC2_B16 & !_LC7_B12 &  _LC8_C8
         #  _LC6_B12 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1586~1' 
-- Equation name is '_LC7_C1', type is buried 
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ207);
  _EQ207 =  _LC1_C8 &  _LC7_B10
         #  _LC1_B3 & !_LC1_B14 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1586~2' 
-- Equation name is '_LC9_C1', type is buried 
-- synthesized logic cell 
_LC9_C1  = LCELL( _EQ208);
  _EQ208 =  _LC4_B16 &  _LC5_C1
         #  _LC6_D9 &  _LC7_C1;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1586~3' 
-- Equation name is '_LC7_C8', type is buried 
-- synthesized logic cell 
_LC7_C8  = LCELL( _EQ209);
  _EQ209 = !_LC2_B16 & !_LC7_B12 &  _LC9_C1
         #  _LC6_B12 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1610~1' 
-- Equation name is '_LC10_B16', type is buried 
-- synthesized logic cell 
_LC10_B16 = LCELL( _EQ210);
  _EQ210 =  _LC1_B16
         #  _LC1_B3 & !_LC7_B10 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1610~2' 
-- Equation name is '_LC7_B16', type is buried 
-- synthesized logic cell 
_LC7_B16 = LCELL( _EQ211);
  _EQ211 = !_LC6_B16 & !_LC8_B16 &  _LC10_B16
         #  _LC7_B12 &  _LC10_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1634~1' 
-- Equation name is '_LC2_B12', type is buried 
-- synthesized logic cell 
_LC2_B12 = LCELL( _EQ212);
  _EQ212 =  _LC3_B12 & !_LC7_B12
         #  _LC6_B12 & !_LC7_B12
         # !_LC3_B16 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|:1639' 
-- Equation name is '_LC2_E17', type is buried 
_LC2_E17 = LCELL( _EQ213);
  _EQ213 = !_LC6_B14 &  _LC7_E11;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1660~1' 
-- Equation name is '_LC2_B14', type is buried 
-- synthesized logic cell 
_LC2_B14 = LCELL( _EQ214);
  _EQ214 = !_LC4_B16 & !_LC8_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1664~1' 
-- Equation name is '_LC5_B16', type is buried 
-- synthesized logic cell 
_LC5_B16 = LCELL( _EQ215);
  _EQ215 =  _LC6_D9 & !_LC7_B10 &  _LC8_B14
         #  _LC4_B16 & !_LC6_D9 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1666~1' 
-- Equation name is '_LC9_B14', type is buried 
-- synthesized logic cell 
_LC9_B14 = LCELL( _EQ216);
  _EQ216 = !_LC6_D9 & !_LC7_B10 &  _LC8_B14
         #  _LC4_B16 &  _LC6_D9 & !_LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1688~1' 
-- Equation name is '_LC3_E15', type is buried 
-- synthesized logic cell 
_LC3_E15 = LCELL( _EQ217);
  _EQ217 =  _LC5_E15 &  _LC6_B14
         #  _LC6_B14 &  _LC7_B14
         # !_LC6_B14 &  _LC7_E11;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1688~2' 
-- Equation name is '_LC6_E15', type is buried 
-- synthesized logic cell 
_LC6_E15 = LCELL( _EQ218);
  _EQ218 =  _LC9_E15
         #  _LC1_B3 & !_LC1_B18 &  _LC1_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1712~1' 
-- Equation name is '_LC2_E15', type is buried 
-- synthesized logic cell 
_LC2_E15 = LCELL( _EQ219);
  _EQ219 =  _LC2_B21 &  _LC4_E15
         #  _LC2_B21 &  _LC10_E15;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1712~2' 
-- Equation name is '_LC5_E22', type is buried 
-- synthesized logic cell 
_LC5_E22 = LCELL( _EQ220);
  _EQ220 = !_LC2_E13 &  _LC3_B12 &  _LC6_B14
         #  _LC6_B14 &  _LC7_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1736~1' 
-- Equation name is '_LC6_E21', type is buried 
-- synthesized logic cell 
_LC6_E21 = LCELL( _EQ221);
  _EQ221 =  _LC3_B12 & !_LC4_B18 &  _LC6_B14
         #  _LC6_B14 &  _LC7_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1736~2' 
-- Equation name is '_LC1_E21', type is buried 
-- synthesized logic cell 
_LC1_E21 = LCELL( _EQ222);
  _EQ222 =  _LC2_B21 &  _LC9_E21
         # !_LC1_B18 &  _LC2_B21 &  _LC8_E21;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1760~1' 
-- Equation name is '_LC6_B18', type is buried 
-- synthesized logic cell 
_LC6_B18 = LCELL( _EQ223);
  _EQ223 =  _LC3_B12 &  _LC6_B14 & !_LC9_E19
         #  _LC6_B14 &  _LC7_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1760~2' 
-- Equation name is '_LC2_B18', type is buried 
-- synthesized logic cell 
_LC2_B18 = LCELL( _EQ224);
  _EQ224 =  _LC2_B21 &  _LC3_B18
         # !_LC1_B18 &  _LC2_B21 &  _LC8_B18;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1784~1' 
-- Equation name is '_LC7_E19', type is buried 
-- synthesized logic cell 
_LC7_E19 = LCELL( _EQ225);
  _EQ225 =  _LC2_B21 &  _LC4_E19
         # !_LC1_B18 &  _LC2_B21 &  _LC6_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1784~2' 
-- Equation name is '_LC2_E19', type is buried 
-- synthesized logic cell 
_LC2_E19 = LCELL( _EQ226);
  _EQ226 =  _LC3_B12 &  _LC6_B14 & !_LC10_E19
         #  _LC6_B14 &  _LC7_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1808~1' 
-- Equation name is '_LC3_B16', type is buried 
-- synthesized logic cell 
_LC3_B16 = LCELL( _EQ227);
  _EQ227 =  _LC6_B16
         #  _LC8_B16
         # !_LC1_B3
         #  _LC7_B10;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1808~2' 
-- Equation name is '_LC3_B14', type is buried 
-- synthesized logic cell 
_LC3_B14 = LCELL( _EQ228);
  _EQ228 = !_LC3_B12 &  _LC3_B16;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1808~3' 
-- Equation name is '_LC2_B21', type is buried 
-- synthesized logic cell 
_LC2_B21 = LCELL( _EQ229);
  _EQ229 = !_LC6_B12 & !_LC7_B12;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1808~4' 
-- Equation name is '_LC2_E21', type is buried 
-- synthesized logic cell 
_LC2_E21 = LCELL( _EQ230);
  _EQ230 = !_LC1_B14 &  _LC3_B12 &  _LC6_B14
         #  _LC6_B14 &  _LC7_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1808~5' 
-- Equation name is '_LC1_E19', type is buried 
-- synthesized logic cell 
_LC1_E19 = LCELL( _EQ231);
  _EQ231 =  _LC2_B21 &  _LC5_E19
         # !_LC1_B18 &  _LC2_B21 &  _LC3_E19;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1832~1' 
-- Equation name is '_LC7_B14', type is buried 
-- synthesized logic cell 
_LC7_B14 = LCELL( _EQ232);
  _EQ232 = !_LC9_C20
         #  _LC3_B14;

-- Node name is '|BB1_TIMECODE_MAIN:33|~1832~2' 
-- Equation name is '_LC10_B14', type is buried 
-- synthesized logic cell 
_LC10_B14 = LCELL( _EQ233);
  _EQ233 =  _LC6_B14 &  _LC7_B14
         #  _LC2_E17;



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_top_timecode.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:38
   Database Builder                       00:00:07
   Logic Synthesizer                      00:00:10
   Partitioner                            00:00:04
   Fitter                                 00:00:52
   Timing SNF Extractor                   00:00:15
   Assembler                              00:00:06
   --------------------------             --------
   Total Time                             00:02:12


Memory Allocated
-----------------

Peak memory allocated during compilation  = 17,092K
