<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_191/sim/ed_sim_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/ed_sim_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_mm_interconnect_1920/sim/ed_sim_altera_mm_interconnect_1920_2l4tnfq.vhd"
   type="VHDL"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="modelsim" />
 <file
   path="altera_reset_controller_1921/sim/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="modelsim" />
 <file
   path="altera_reset_controller_1921/sim/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="riviera" />
 <file
   path="altera_reset_controller_1921/sim/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="riviera" />
 <file
   path="altera_reset_controller_1921/sim/cadence/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="ncsim" />
 <file
   path="altera_reset_controller_1921/sim/cadence/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="ncsim" />
 <file
   path="altera_reset_controller_1921/sim/synopsys/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="vcs, vcsmx" />
 <file
   path="altera_reset_controller_1921/sim/synopsys/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="altera_reset_controller_1921"
   simulator="vcs, vcsmx" />
 <file
   path="sim/ed_sim.vhd"
   type="VHDL"
   library="ed_sim"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim.ed_sim" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
