{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic load,\n    input logic ena,\n    input logic [1:0] amount,\n    input logic [63:0] data,\n    output logic [63:0] q\n);\n\n    always @(posedge clk or posedge reset) begin\n        if (reset) begin\n            q <= 64'b0;\n        end else if (load) begin\n            q <= data;\n        end else if (ena) begin\n            case (amount)\n                2'b00: q <= {q[62:0], 1'b0}; // Shift left by 1 bit\n                2'b01: q <= {q[55:0], 8'b0}; // Shift left by 8 bits\n                2'b10: q <= {q[63], q[63:1]}; // Arithmetic shift right by 1 bit\n                2'b11: q <= {q[63], q[63:8]}; // Arithmetic shift right by 8 bits\n                default: q <= q; // No change\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1164,
        "passfail": "r"
    }
}