#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011A3598 .scope module, "MipsCPU" "MipsCPU" 2 1;
 .timescale 0 0;
v011B11B0_0 .net "ALUCtl", 3 0, v011F5408_0; 1 drivers
v011B10A8_0 .net "ALUOp", 1 0, v011B0E98_0; 1 drivers
v011B1310_0 .net "ALUOut", 31 0, v011F56C8_0; 1 drivers
v011B1100_0 .net "ALUSrc", 0 0, v011B0C88_0; 1 drivers
v011B1368_0 .net "ALU_B", 31 0, v011B0D90_0; 1 drivers
v011B1208_0 .net "Add_ALUOut", 31 0, v011F5040_0; 1 drivers
v011B13C0_0 .net "AndGateOut", 0 0, v011F5670_0; 1 drivers
v011B0F48_0 .net "Branch", 0 0, v011B07B8_0; 1 drivers
v011F5E60_0 .net "Extend32", 31 0, v011B0A20_0; 1 drivers
v011F6438_0 .net "MemRead", 0 0, v011B0CE0_0; 1 drivers
v011F6228_0 .net "MemWrite", 0 0, v011B0810_0; 1 drivers
v011F5F68_0 .net "MemtoReg", 0 0, v011B05A8_0; 1 drivers
v011F6648_0 .net "PCin", 31 0, v011F50F0_0; 1 drivers
v011F5D58_0 .net "PCout", 31 0, v011B1158_0; 1 drivers
v011F60C8_0 .net "ReadData", 31 0, v011C3708_0; 1 drivers
v011F6178_0 .net "ReadData1", 31 0, L_011B1610; 1 drivers
v011F5C50_0 .net "ReadData2", 31 0, L_011B16B8; 1 drivers
v011F65F0_0 .net "RegDst", 0 0, v011B0868_0; 1 drivers
v011F5FC0_0 .net "RegWrite", 0 0, v011B08C0_0; 1 drivers
v011F6540_0 .net "ShiftOut", 31 0, v011F55C0_0; 1 drivers
v011F6388_0 .net "WriteData_Reg", 31 0, v011B9E90_0; 1 drivers
v011F5DB0_0 .net "WriteReg", 4 0, v011B0708_0; 1 drivers
v011F66A0_0 .net "Zero", 0 0, L_011F63E0; 1 drivers
v011F5E08_0 .net "clock", 0 0, C4<z>; 0 drivers
v011F61D0_0 .net "inst", 31 0, v011B0FA0_0; 1 drivers
v011F6280_0 .net "reset", 0 0, C4<z>; 0 drivers
L_011F5EB8 .part v011B0FA0_0, 26, 6;
L_011F64E8 .part v011B0FA0_0, 16, 5;
L_011F6598 .part v011B0FA0_0, 11, 5;
L_011F5CA8 .part v011B0FA0_0, 21, 5;
L_011F5F10 .part v011B0FA0_0, 16, 5;
L_011F5D00 .part v011B0FA0_0, 0, 16;
L_011F62D8 .part v011B0FA0_0, 0, 6;
L_011F6018 .part v011F56C8_0, 0, 7;
S_011A25A8 .scope module, "pc_0" "PC" 2 24, 3 1, S_011A3598;
 .timescale 0 0;
v011B12B8_0 .alias "PCin", 31 0, v011F6648_0;
v011B1158_0 .var "PCout", 31 0;
v011B0FF8_0 .alias "clock", 0 0, v011F5E08_0;
v011B1260_0 .alias "reset", 0 0, v011F6280_0;
S_011A21F0 .scope module, "instmem_0" "InstMem" 2 35, 4 1, S_011A3598;
 .timescale 0 0;
v011B0918 .array "Mem", 127 0, 31 0;
v011B09C8_0 .alias "address", 31 0, v011F6648_0;
v011B1050_0 .alias "clock", 0 0, v011F5E08_0;
v011B0FA0_0 .var "inst", 31 0;
S_011A1F48 .scope module, "main_control_0" "MainControl" 2 46, 5 1, S_011A3598;
 .timescale 0 0;
v011B0E98_0 .var "ALUOp", 1 0;
v011B0C88_0 .var "ALUSrc", 0 0;
v011B07B8_0 .var "Branch", 0 0;
v011B0CE0_0 .var "MemRead", 0 0;
v011B0810_0 .var "MemWrite", 0 0;
v011B05A8_0 .var "MemtoReg", 0 0;
v011B0760_0 .net "Opcode", 5 0, L_011F5EB8; 1 drivers
v011B0868_0 .var "RegDst", 0 0;
v011B08C0_0 .var "RegWrite", 0 0;
E_011A8FA8 .event edge, v011B0760_0;
S_011A2630 .scope module, "mux1_0" "Mux1" 2 62, 6 1, S_011A3598;
 .timescale 0 0;
v011B0B80_0 .alias "RegDst", 0 0, v011F65F0_0;
v011B0708_0 .var "WriteReg", 4 0;
v011B0600_0 .net "inst15_11", 15 11, L_011F6598; 1 drivers
v011B0E40_0 .net "inst20_16", 20 16, L_011F64E8; 1 drivers
E_011A8D68 .event edge, v011B0600_0, v011B0E40_0, v011B0B80_0;
S_011A2A70 .scope module, "regfile_0" "RegFile" 2 73, 7 1, S_011A3598;
 .timescale 0 0;
L_011B1610 .functor BUFZ 32, L_011F6490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011B16B8 .functor BUFZ 32, L_011F66F8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011B0A78_0 .alias "ReadData1", 31 0, v011F6178_0;
v011B0550_0 .alias "ReadData2", 31 0, v011F5C50_0;
v011B0970_0 .net "ReadReg1", 4 0, L_011F5CA8; 1 drivers
v011B04F8_0 .net "ReadReg2", 4 0, L_011F5F10; 1 drivers
v011B0EF0_0 .alias "RegWrite", 0 0, v011F5FC0_0;
v011B0D38_0 .alias "WriteData", 31 0, v011F6388_0;
v011B0AD0_0 .alias "WriteReg", 4 0, v011F5DB0_0;
v011B06B0_0 .net *"_s0", 31 0, L_011F6490; 1 drivers
v011B0C30_0 .net *"_s4", 31 0, L_011F66F8; 1 drivers
v011B0448_0 .alias "clock", 0 0, v011F5E08_0;
v011B0DE8 .array "reg_mem", 31 0, 31 0;
L_011F6490 .array/port v011B0DE8, L_011F5CA8;
L_011F66F8 .array/port v011B0DE8, L_011F5F10;
S_011A27C8 .scope module, "sign_extend_0" "SignExtend" 2 89, 8 1, S_011A3598;
 .timescale 0 0;
v011B0A20_0 .var "Extend32", 31 0;
v011B0B28_0 .net "inst15_0", 15 0, L_011F5D00; 1 drivers
E_011A8B88 .event edge, v011B0B28_0;
S_011A37B8 .scope module, "mux2_0" "Mux2" 2 98, 9 1, S_011A3598;
 .timescale 0 0;
v011B0658_0 .alias "ALUSrc", 0 0, v011B1100_0;
v011B0D90_0 .var "ALU_B", 31 0;
v011B0BD8_0 .alias "Extend32", 31 0, v011F5E60_0;
v011B04A0_0 .alias "ReadData2", 31 0, v011F5C50_0;
E_011A8AA8 .event edge, v011F5568_0, v011C3760_0, v011B0658_0;
S_011A3730 .scope module, "shift_left2_0" "ShiftLeft2" 2 109, 10 1, S_011A3598;
 .timescale 0 0;
v011F5568_0 .alias "ShiftIn", 31 0, v011F5E60_0;
v011F55C0_0 .var "ShiftOut", 31 0;
E_011A8BE8 .event edge, v011F5568_0;
S_011A39D8 .scope module, "alu_control_0" "ALUControl" 2 118, 11 1, S_011A3598;
 .timescale 0 0;
v011F5408_0 .var "ALUCtl", 3 0;
v011F5510_0 .alias "ALUOp", 1 0, v011B10A8_0;
v011F5618_0 .net "FuncCode", 5 0, L_011F62D8; 1 drivers
E_011A89C8 .event edge, v011F5618_0, v011F5510_0;
S_011A36A8 .scope module, "alu_0" "ALU" 2 129, 12 1, S_011A3598;
 .timescale 0 0;
v011F51F8_0 .alias "A", 31 0, v011F6178_0;
v011F5300_0 .alias "ALUCtl", 3 0, v011B11B0_0;
v011F56C8_0 .var "ALUOut", 31 0;
v011F5358_0 .alias "B", 31 0, v011B1368_0;
v011F5250_0 .alias "Zero", 0 0, v011F66A0_0;
v011F52A8_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
E_011A8A88 .event edge, v011F5358_0, v011F51F8_0, v011F5300_0;
L_011F63E0 .cmp/eq 32, v011F56C8_0, C4<00000000000000000000000000000000>;
S_011A3620 .scope module, "add_alu_0" "Add_ALU" 2 141, 13 1, S_011A3598;
 .timescale 0 0;
v011F5040_0 .var "Add_ALUOut", 31 0;
v011F5098_0 .alias "PCout", 31 0, v011F5D58_0;
v011F51A0_0 .alias "ShiftOut", 31 0, v011F6540_0;
E_011A8B28 .event edge, v011F53B0_0, v011F51A0_0;
S_011A32F0 .scope module, "and_gate_0" "AndGate" 2 151, 14 1, S_011A3598;
 .timescale 0 0;
v011F5670_0 .var "AndGateOut", 0 0;
v011F5148_0 .alias "Branch", 0 0, v011B0F48_0;
v011F5778_0 .alias "Zero", 0 0, v011F66A0_0;
E_011A8C88 .event edge, v011F5148_0, v011F5778_0;
S_011A3048 .scope module, "mux4_0" "Mux4" 2 160, 15 1, S_011A3598;
 .timescale 0 0;
v011F54B8_0 .alias "Add_ALUOut", 31 0, v011B1208_0;
v011F5720_0 .alias "AndGateOut", 0 0, v011B13C0_0;
v011F50F0_0 .var "PCin", 31 0;
v011F53B0_0 .alias "PCout", 31 0, v011F5D58_0;
E_011A8AC8 .event edge, v011F5720_0, v011F53B0_0, v011F54B8_0;
S_011A31E0 .scope module, "data_memory_0" "DataMemory" 2 171, 16 1, S_011A3598;
 .timescale 0 0;
v011C3890 .array "Mem", 127 0, 31 0;
v011C38E8_0 .alias "MemRead", 0 0, v011F6438_0;
v011C3940_0 .alias "MemWrite", 0 0, v011F6228_0;
v011C3708_0 .var "ReadData", 31 0;
v011C3760_0 .alias "WriteData", 31 0, v011F5C50_0;
v011C37B8_0 .net "address", 6 0, L_011F6018; 1 drivers
v011F5460_0 .alias "clock", 0 0, v011F5E08_0;
E_011A88E8 .event negedge, v011F5460_0;
E_011A8A68 .event posedge, v011F5460_0;
S_011A3840 .scope module, "mu3_0" "Mux3" 2 184, 17 1, S_011A3598;
 .timescale 0 0;
v0117CE18_0 .alias "ALUOut", 31 0, v011B1310_0;
v0117CF08_0 .net "MemtoReg", 0 0, C4<z>; 0 drivers
v011A7298_0 .alias "ReadData", 31 0, v011F60C8_0;
v011B9E90_0 .var "WriteData_Reg", 31 0;
E_011A87A8 .event edge, v0117CF08_0, v0117CE18_0, v011A7298_0;
    .scope S_011A25A8;
T_0 ;
    %wait E_011A8A68;
    %load/v 8, v011B1260_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v011B1158_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v011B12B8_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v011B1158_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011A21F0;
T_1 ;
    %vpi_call 4 11 "$readmemh", "Instruction.txt", v011B0918, 1'sb0, 4'sb0101;
    %end;
    .thread T_1;
    .scope S_011A21F0;
T_2 ;
    %wait E_011A8A68;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 40, v011B09C8_0, 30;
    %jmp T_2.1;
T_2.0 ;
    %mov 40, 2, 30;
T_2.1 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %load/av 8, v011B0918, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B0FA0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_011A1F48;
T_3 ;
    %wait E_011A8FA8;
    %load/v 8, v011B0760_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0868_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0C88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B05A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B08C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0CE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B07B8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011B0E98_0, 0, 8;
    %jmp T_3.4;
T_3.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0C88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B05A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B08C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0CE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B07B8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011B0E98_0, 0, 0;
    %jmp T_3.4;
T_3.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0C88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B05A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B08C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0CE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0810_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011B07B8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011B0E98_0, 0, 0;
    %jmp T_3.4;
T_3.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0C88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B05A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B08C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0CE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B0810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B07B8_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011B0E98_0, 0, 8;
    %jmp T_3.4;
T_3.4 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011A2630;
T_4 ;
    %wait E_011A8D68;
    %load/v 8, v011B0B80_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/v 8, v011B0E40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011B0708_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/v 8, v011B0600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011B0708_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_011A2A70;
T_5 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011B0DE8, 0, 0;
t_0 ;
    %movi 8, 8, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011B0DE8, 0, 8;
t_1 ;
    %movi 8, 20, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011B0DE8, 0, 8;
t_2 ;
    %end;
    .thread T_5;
    .scope S_011A2A70;
T_6 ;
    %wait E_011A8A68;
    %load/v 8, v011B0EF0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v011B0D38_0, 32;
    %ix/getv 3, v011B0AD0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v011B0DE8, 8, 32;
t_3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_011A27C8;
T_7 ;
    %wait E_011A8B88;
    %load/v 8, v011B0B28_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v011B0A20_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011A37B8;
T_8 ;
    %wait E_011A8AA8;
    %load/v 8, v011B0658_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/v 8, v011B04A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B0D90_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/v 8, v011B0BD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B0D90_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_011A3730;
T_9 ;
    %wait E_011A8BE8;
    %load/v 8, v011F5568_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011F55C0_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_011A39D8;
T_10 ;
    %wait E_011A89C8;
    %load/v 8, v011F5510_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v011F5510_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v011F5618_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_10.9, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 1;
    %jmp T_10.11;
T_10.4 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.11;
T_10.5 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.11;
T_10.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 0;
    %jmp T_10.11;
T_10.7 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.11;
T_10.8 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.11;
T_10.9 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011F5408_0, 0, 8;
    %jmp T_10.11;
T_10.11 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_011A36A8;
T_11 ;
    %wait E_011A8A88;
    %load/v 8, v011F5300_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_11.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 8;
    %jmp T_11.7;
T_11.1 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 8;
    %jmp T_11.7;
T_11.2 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 8;
    %jmp T_11.7;
T_11.3 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 8;
    %jmp T_11.7;
T_11.4 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_11.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_11.10, 8;
T_11.8 ; End of true expr.
    %jmp/0  T_11.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_11.10;
T_11.9 ;
    %mov 9, 0, 32; Return false value
T_11.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 9;
    %jmp T_11.7;
T_11.5 ;
    %load/v 8, v011F51F8_0, 32;
    %load/v 40, v011F5358_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F56C8_0, 0, 8;
    %jmp T_11.7;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_011A3620;
T_12 ;
    %wait E_011A8B28;
    %load/v 8, v011F5098_0, 32;
    %load/v 40, v011F51A0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F5040_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_011A32F0;
T_13 ;
    %wait E_011A8C88;
    %load/v 8, v011F5148_0, 1;
    %load/v 9, v011F5778_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011F5670_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_011A3048;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011F50F0_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_011A3048;
T_15 ;
    %wait E_011A8AC8;
    %load/v 8, v011F5720_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/v 8, v011F53B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F50F0_0, 0, 8;
    %jmp T_15.2;
T_15.1 ;
    %load/v 8, v011F54B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F50F0_0, 0, 8;
    %jmp T_15.2;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_011A31E0;
T_16 ;
    %movi 8, 5, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011C3890, 8, 32;
    %movi 8, 6, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v011C3890, 8, 32;
    %movi 8, 7, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v011C3890, 8, 32;
    %end;
    .thread T_16;
    .scope S_011A31E0;
T_17 ;
    %wait E_011A8A68;
    %load/v 8, v011C3940_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v011C3760_0, 32;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.2, 4;
    %load/x1p 40, v011C37B8_0, 5;
    %jmp T_17.3;
T_17.2 ;
    %mov 40, 2, 5;
T_17.3 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C3890, 0, 8;
t_4 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_011A31E0;
T_18 ;
    %wait E_011A88E8;
    %load/v 8, v011C38E8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.0, 4;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.2, 4;
    %load/x1p 40, v011C37B8_0, 5;
    %jmp T_18.3;
T_18.2 ;
    %mov 40, 2, 5;
T_18.3 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v011C3890, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C3708_0, 0, 8;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_011A3840;
T_19 ;
    %wait E_011A87A8;
    %load/v 8, v0117CF08_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/v 8, v0117CE18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B9E90_0, 0, 8;
    %jmp T_19.2;
T_19.1 ;
    %load/v 8, v011A7298_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B9E90_0, 0, 8;
    %jmp T_19.2;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "MipsCPU.v";
    "PC.v";
    "InstMem.v";
    "MainControl.v";
    "Mux1.v";
    "RegFile.v";
    "SignExtend.v";
    "Mux2.v";
    "ShiftLeft2.v";
    "ALUcontrol.v";
    "ALU.v";
    "Add_ALU.v";
    "AndGate.v";
    "Mux4.v";
    "DataMemory.v";
    "Mux3.v";
