Analysis & Synthesis report for Audio
Wed Dec 04 16:57:21 2024
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Parameter Settings for User Entity Instance: Top-level Entity: |Audio
  7. Parameter Settings for User Entity Instance: VGA_Audio_PLL:inst1|altpll:altpll_component
  8. Parameter Settings for User Entity Instance: I2C_Config:inst2
  9. Parameter Settings for User Entity Instance: audio_clock:inst3
 10. Parameter Settings for User Entity Instance: SRAM:inst4
 11. Port Connectivity Checks: "SRAM:inst4"
 12. Port Connectivity Checks: "I2C_Config:inst2|I2C_Controller:inst5"
 13. Port Connectivity Checks: "VGA_Audio_PLL:inst1"
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 04 16:57:21 2024              ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Audio                                          ;
; Top-level Entity Name              ; Audio                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Audio              ; Audio              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Audio|VGA_Audio_PLL:inst1 ; D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/vga_audio_pll.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Audio ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                              ;
; LEFT           ; 0001  ; Unsigned Binary                              ;
; READ_IDLE      ; 0010  ; Unsigned Binary                              ;
; DACL           ; 0011  ; Unsigned Binary                              ;
; DACR           ; 0100  ; Unsigned Binary                              ;
; READ_IDLEH     ; 0101  ; Unsigned Binary                              ;
; DACLH          ; 0110  ; Unsigned Binary                              ;
; DACRH          ; 0111  ; Unsigned Binary                              ;
; READ_IDLEL     ; 1000  ; Unsigned Binary                              ;
; DACLL          ; 1001  ; Unsigned Binary                              ;
; DACRL          ; 1010  ; Unsigned Binary                              ;
; RIGHT          ; 1011  ; Unsigned Binary                              ;
; RUN            ; 1100  ; Unsigned Binary                              ;
; RUNL           ; 1101  ; Unsigned Binary                              ;
; RUNR           ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------+
; Parameter Name                ; Value             ; Type                                 ;
+-------------------------------+-------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                              ;
; PLL_TYPE                      ; FAST              ; Untyped                              ;
; LPM_HINT                      ; UNUSED            ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                              ;
; LOCK_LOW                      ; 1                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                              ;
; SKIP_VCO                      ; OFF               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                              ;
; BANDWIDTH                     ; 0                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; VCO_MIN                       ; 0                 ; Untyped                              ;
; VCO_MAX                       ; 0                 ; Untyped                              ;
; VCO_CENTER                    ; 0                 ; Untyped                              ;
; PFD_MIN                       ; 0                 ; Untyped                              ;
; PFD_MAX                       ; 0                 ; Untyped                              ;
; M_INITIAL                     ; 0                 ; Untyped                              ;
; M                             ; 0                 ; Untyped                              ;
; N                             ; 1                 ; Untyped                              ;
; M2                            ; 1                 ; Untyped                              ;
; N2                            ; 1                 ; Untyped                              ;
; SS                            ; 1                 ; Untyped                              ;
; C0_HIGH                       ; 0                 ; Untyped                              ;
; C1_HIGH                       ; 0                 ; Untyped                              ;
; C2_HIGH                       ; 0                 ; Untyped                              ;
; C3_HIGH                       ; 0                 ; Untyped                              ;
; C4_HIGH                       ; 0                 ; Untyped                              ;
; C5_HIGH                       ; 0                 ; Untyped                              ;
; C6_HIGH                       ; 0                 ; Untyped                              ;
; C7_HIGH                       ; 0                 ; Untyped                              ;
; C8_HIGH                       ; 0                 ; Untyped                              ;
; C9_HIGH                       ; 0                 ; Untyped                              ;
; C0_LOW                        ; 0                 ; Untyped                              ;
; C1_LOW                        ; 0                 ; Untyped                              ;
; C2_LOW                        ; 0                 ; Untyped                              ;
; C3_LOW                        ; 0                 ; Untyped                              ;
; C4_LOW                        ; 0                 ; Untyped                              ;
; C5_LOW                        ; 0                 ; Untyped                              ;
; C6_LOW                        ; 0                 ; Untyped                              ;
; C7_LOW                        ; 0                 ; Untyped                              ;
; C8_LOW                        ; 0                 ; Untyped                              ;
; C9_LOW                        ; 0                 ; Untyped                              ;
; C0_INITIAL                    ; 0                 ; Untyped                              ;
; C1_INITIAL                    ; 0                 ; Untyped                              ;
; C2_INITIAL                    ; 0                 ; Untyped                              ;
; C3_INITIAL                    ; 0                 ; Untyped                              ;
; C4_INITIAL                    ; 0                 ; Untyped                              ;
; C5_INITIAL                    ; 0                 ; Untyped                              ;
; C6_INITIAL                    ; 0                 ; Untyped                              ;
; C7_INITIAL                    ; 0                 ; Untyped                              ;
; C8_INITIAL                    ; 0                 ; Untyped                              ;
; C9_INITIAL                    ; 0                 ; Untyped                              ;
; C0_MODE                       ; BYPASS            ; Untyped                              ;
; C1_MODE                       ; BYPASS            ; Untyped                              ;
; C2_MODE                       ; BYPASS            ; Untyped                              ;
; C3_MODE                       ; BYPASS            ; Untyped                              ;
; C4_MODE                       ; BYPASS            ; Untyped                              ;
; C5_MODE                       ; BYPASS            ; Untyped                              ;
; C6_MODE                       ; BYPASS            ; Untyped                              ;
; C7_MODE                       ; BYPASS            ; Untyped                              ;
; C8_MODE                       ; BYPASS            ; Untyped                              ;
; C9_MODE                       ; BYPASS            ; Untyped                              ;
; C0_PH                         ; 0                 ; Untyped                              ;
; C1_PH                         ; 0                 ; Untyped                              ;
; C2_PH                         ; 0                 ; Untyped                              ;
; C3_PH                         ; 0                 ; Untyped                              ;
; C4_PH                         ; 0                 ; Untyped                              ;
; C5_PH                         ; 0                 ; Untyped                              ;
; C6_PH                         ; 0                 ; Untyped                              ;
; C7_PH                         ; 0                 ; Untyped                              ;
; C8_PH                         ; 0                 ; Untyped                              ;
; C9_PH                         ; 0                 ; Untyped                              ;
; L0_HIGH                       ; 1                 ; Untyped                              ;
; L1_HIGH                       ; 1                 ; Untyped                              ;
; G0_HIGH                       ; 1                 ; Untyped                              ;
; G1_HIGH                       ; 1                 ; Untyped                              ;
; G2_HIGH                       ; 1                 ; Untyped                              ;
; G3_HIGH                       ; 1                 ; Untyped                              ;
; E0_HIGH                       ; 1                 ; Untyped                              ;
; E1_HIGH                       ; 1                 ; Untyped                              ;
; E2_HIGH                       ; 1                 ; Untyped                              ;
; E3_HIGH                       ; 1                 ; Untyped                              ;
; L0_LOW                        ; 1                 ; Untyped                              ;
; L1_LOW                        ; 1                 ; Untyped                              ;
; G0_LOW                        ; 1                 ; Untyped                              ;
; G1_LOW                        ; 1                 ; Untyped                              ;
; G2_LOW                        ; 1                 ; Untyped                              ;
; G3_LOW                        ; 1                 ; Untyped                              ;
; E0_LOW                        ; 1                 ; Untyped                              ;
; E1_LOW                        ; 1                 ; Untyped                              ;
; E2_LOW                        ; 1                 ; Untyped                              ;
; E3_LOW                        ; 1                 ; Untyped                              ;
; L0_INITIAL                    ; 1                 ; Untyped                              ;
; L1_INITIAL                    ; 1                 ; Untyped                              ;
; G0_INITIAL                    ; 1                 ; Untyped                              ;
; G1_INITIAL                    ; 1                 ; Untyped                              ;
; G2_INITIAL                    ; 1                 ; Untyped                              ;
; G3_INITIAL                    ; 1                 ; Untyped                              ;
; E0_INITIAL                    ; 1                 ; Untyped                              ;
; E1_INITIAL                    ; 1                 ; Untyped                              ;
; E2_INITIAL                    ; 1                 ; Untyped                              ;
; E3_INITIAL                    ; 1                 ; Untyped                              ;
; L0_MODE                       ; BYPASS            ; Untyped                              ;
; L1_MODE                       ; BYPASS            ; Untyped                              ;
; G0_MODE                       ; BYPASS            ; Untyped                              ;
; G1_MODE                       ; BYPASS            ; Untyped                              ;
; G2_MODE                       ; BYPASS            ; Untyped                              ;
; G3_MODE                       ; BYPASS            ; Untyped                              ;
; E0_MODE                       ; BYPASS            ; Untyped                              ;
; E1_MODE                       ; BYPASS            ; Untyped                              ;
; E2_MODE                       ; BYPASS            ; Untyped                              ;
; E3_MODE                       ; BYPASS            ; Untyped                              ;
; L0_PH                         ; 0                 ; Untyped                              ;
; L1_PH                         ; 0                 ; Untyped                              ;
; G0_PH                         ; 0                 ; Untyped                              ;
; G1_PH                         ; 0                 ; Untyped                              ;
; G2_PH                         ; 0                 ; Untyped                              ;
; G3_PH                         ; 0                 ; Untyped                              ;
; E0_PH                         ; 0                 ; Untyped                              ;
; E1_PH                         ; 0                 ; Untyped                              ;
; E2_PH                         ; 0                 ; Untyped                              ;
; E3_PH                         ; 0                 ; Untyped                              ;
; M_PH                          ; 0                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Config:inst2 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_clock:inst3 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                     ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                     ;
; DATA_WIDTH     ; 16       ; Signed Integer                     ;
; CHANNEL_NUM    ; 2        ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM:inst4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_BITS      ; 16    ; Signed Integer                 ;
; ADDR_BITS      ; 20    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "SRAM:inst4"         ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; byteenable_n ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Config:inst2|I2C_Controller:inst5"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:inst1"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Dec 04 16:57:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio
Warning (125092): Tcl Script File Verilog1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Verilog1.qip
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audio.v
    Info (12023): Found entity 1: Audio
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file audio_clock.v
    Info (12023): Found entity 1: audio_clock
Warning (12019): Can't analyze file -- file audio_converter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.v
    Info (12023): Found entity 1: I2C_Config
Warning (10236): Verilog HDL Implicit Net warning at Audio.v(91): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at Audio.v(92): created implicit net for "AUD_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at Audio.v(93): created implicit net for "VGA_CLK"
Info (12127): Elaborating entity "Audio" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Audio.v(263): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(284): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(316): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(333): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(367): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(417): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(435): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(440): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(484): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Audio.v(505): truncated value with size 32 to match size of target (20)
Warning (10034): Output port "LED[3]" at Audio.v(28) has no driver
Warning (10034): Output port "LED10" at Audio.v(32) has no driver
Warning (12125): Using design file process.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Process
Info (12128): Elaborating entity "Process" for hierarchy "Process:Process0"
Warning (10034): Output port "writedata" at process.v(14) has no driver
Warning (12125): Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Reset_Delay
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:inst0"
Warning (12125): Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
Info (12128): Elaborating entity "I2C_Config" for hierarchy "I2C_Config:inst2"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Config:inst2|I2C_Controller:inst5"
Info (12128): Elaborating entity "audio_clock" for hierarchy "audio_clock:inst3"
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:inst4"
Warning (10230): Verilog HDL assignment warning at SRAM.v(46): truncated value with size 32 to match size of target (16)
Error (12014): Net "writedata[15]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[15]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[15]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[14]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[14]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[14]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[13]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[13]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[13]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[12]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[12]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[12]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[11]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[11]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[11]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[10]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[10]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[10]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[9]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[9]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[9]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[8]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[8]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[8]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[7]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[7]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[7]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[6]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[6]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[6]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[5]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[5]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[5]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[4]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[4]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[4]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[3]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[3]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[3]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[2]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[2]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[2]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[1]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[1]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[1]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Error (12014): Net "writedata[0]", which fans out to "writedata", cannot be assigned more than one value File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
    Error (12015): Net is fed by "Process:Process0|writedata[0]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/process.v Line: 14
    Error (12015): Net is fed by "writedata[0]" File: D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v Line: 197
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/output_files/Audio.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 23 warnings
    Error: Peak virtual memory: 4584 megabytes
    Error: Processing ended: Wed Dec 04 16:57:21 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/output_files/Audio.map.smsg.


