{
    "name": "F03x",
    "folder": "F03x",
    "sim_files": [],
    "files": [
        "klessydra-f0-3th/CMP-TMR_REG.vhd",
        "klessydra-f0-3th/RTL-CSR_Unit_TMR.vhd",
        "klessydra-f0-3th/RTL-Debug_Unit.vhd",
        "klessydra-f0-3th/RTL-Processing_Pipeline_TMR.vhd",
        "klessydra-f0-3th/RTL-Program_Counter_unit_TMR.vhd",
        "klessydra-f0-3th/STR-Klessydra_top.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/klessydra/F03x",
    "top_module": "klessydra_f0_3th_core",
    "extra_flags": [],
    "language_version": "08",
    "modules": [
        {
            "module": "TMR_REG",
            "file": "klessydra-f0-3th/CMP-TMR_REG.vhd"
        },
        {
            "module": "TMR_iREG",
            "file": "klessydra-f0-3th/CMP-TMR_REG.vhd"
        },
        {
            "module": "TMR_iREG_arst",
            "file": "klessydra-f0-3th/CMP-TMR_REG.vhd"
        },
        {
            "module": "TMR_REG_rst_0",
            "file": "klessydra-f0-3th/CMP-TMR_REG.vhd"
        },
        {
            "module": "TMR_sREG",
            "file": "klessydra-f0-3th/CMP-TMR_REG.vhd"
        },
        {
            "module": "CSR_Unit",
            "file": "klessydra-f0-3th/RTL-CSR_Unit_TMR.vhd"
        },
        {
            "module": "Debug_UNIT",
            "file": "klessydra-f0-3th/RTL-Debug_Unit.vhd"
        },
        {
            "module": "Pipeline",
            "file": "klessydra-f0-3th/RTL-Processing_Pipeline_TMR.vhd"
        },
        {
            "module": "Program_Counter",
            "file": "klessydra-f0-3th/RTL-Program_Counter_unit_TMR.vhd"
        },
        {
            "module": "klessydra_f0_3th_core",
            "file": "klessydra-f0-3th/STR-Klessydra_top.vhd"
        }
    ],
    "module_graph": {
        "TMR_REG": [],
        "TMR_iREG": [],
        "TMR_iREG_arst": [],
        "TMR_REG_rst_0": [],
        "TMR_sREG": [],
        "CSR_Unit": [],
        "Debug_UNIT": [],
        "Pipeline": [],
        "Program_Counter": [],
        "klessydra_f0_3th_core": []
    },
    "module_graph_inverse": {
        "TMR_REG": [],
        "TMR_iREG": [],
        "TMR_iREG_arst": [],
        "TMR_REG_rst_0": [],
        "TMR_sREG": [],
        "CSR_Unit": [],
        "Debug_UNIT": [],
        "Pipeline": [],
        "Program_Counter": [],
        "klessydra_f0_3th_core": []
    },
    "non_tb_files": [
        "klessydra-f0-3th/CMP-TMR_REG.vhd",
        "klessydra-f0-3th/PKG_RiscV_Klessydra.vhd",
        "klessydra-f0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
        "klessydra-f0-3th/RTL-CSR_Unit_TMR.vhd",
        "klessydra-f0-3th/RTL-Debug_Unit.vhd",
        "klessydra-f0-3th/RTL-Processing_Pipeline_TMR.vhd",
        "klessydra-f0-3th/RTL-Program_Counter_unit_TMR.vhd",
        "klessydra-f0-3th/STR-Klessydra_top.vhd",
        "klessydra-f0-3th/TMR_REG_PKG.vhd"
    ]
}