#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000002765256a280 .scope module, "m_gen_tb" "m_gen_tb" 2 21;
 .timescale -9 -11;
v0000027652566c60_0 .var "clk", 0 0;
v0000027652566d00_0 .var "res", 0 0;
v000002765247ac40_0 .net "y", 0 0, L_000002765247ace0;  1 drivers
S_00000276525668f0 .scope module, "m_gen" "m_gen" 2 24, 2 3 0, S_000002765256a280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /OUTPUT 1 "y";
v0000027652566a80_0 .net "clk", 0 0, v0000027652566c60_0;  1 drivers
v000002765256c1c0_0 .var "d", 3 0;
v0000027652566b20_0 .net "res", 0 0, v0000027652566d00_0;  1 drivers
v0000027652566bc0_0 .net "y", 0 0, L_000002765247ace0;  alias, 1 drivers
E_000002765256cb60/0 .event negedge, v0000027652566b20_0;
E_000002765256cb60/1 .event posedge, v0000027652566a80_0;
E_000002765256cb60 .event/or E_000002765256cb60/0, E_000002765256cb60/1;
L_000002765247ace0 .part v000002765256c1c0_0, 0, 1;
    .scope S_00000276525668f0;
T_0 ;
    %wait E_000002765256cb60;
    %load/vec4 v0000027652566b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002765256c1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002765256c1c0_0;
    %parti/s 3, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002765256c1c0_0, 4, 5;
    %load/vec4 v000002765256c1c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002765256c1c0_0;
    %parti/s 1, 0, 2;
    %add;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002765256c1c0_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002765256a280;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027652566c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027652566d00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027652566d00_0, 0;
    %delay 30000, 0;
    %vpi_call 2 28 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002765256a280;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0000027652566c60_0;
    %inv;
    %store/vec4 v0000027652566c60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002765256a280;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "m_gen_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\m_gen.v";
