## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2015.1
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
## 
## ==============================================================


E:\Ubuntu_source_code_data\ECE_527_MP\mp4\dct\solution2optimize\impl\verilog>vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Thu Oct 29 08:52:38 2015] Launched synth_1...
Run output will be captured here: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/synth_1/runme.log
[Thu Oct 29 08:52:38 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log DCT.vds -m64 -mode batch -messageDb vivado.pb -notrace -source DCT.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source DCT.tcl -notrace
Command: synth_design -top DCT -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 246.605 ; gain = 68.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT' [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.v:12]
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'DCT_Loop_1_proc' [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b001 
	Parameter ap_ST_st2_fsm_1 bound to: 3'b010 
	Parameter ap_ST_st3_fsm_2 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv7_8 bound to: 7'b0001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:57]
INFO: [Synth 8-256] done synthesizing module 'DCT_Loop_1_proc' (1#1) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'DCT' (2#1) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.v:12]
WARNING: [Synth 8-3917] design DCT has port X_read driven by constant 0
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[31]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[30]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[29]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[28]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[27]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[26]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[25]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[24]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[23]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[22]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[21]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[20]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[19]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[18]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[17]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[16]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[15]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[14]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[13]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[12]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[11]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[10]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[9]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[8]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[7]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[6]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[5]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[4]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[3]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[2]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[1]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[0]
WARNING: [Synth 8-3331] design DCT has unconnected port X_empty_n
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[7]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[6]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[5]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[4]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[3]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[2]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[1]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 279.949 ; gain = 101.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 279.949 ; gain = 101.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 596.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond4_i_i_fu_80_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_98_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT_Loop_1_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design DCT has port X_read driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[31] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[30] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[29] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[28] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[27] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[26] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[25] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[24] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[23] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[22] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[21] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[20] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[19] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[18] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[17] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[16] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[15] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[14] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[13] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[12] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[11] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[10] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[9] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[8] driven by constant 0
WARNING: [Synth 8-3917] design DCT has port Y_din[7] driven by constant 0
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[31]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[30]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[29]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[28]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[27]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[26]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[25]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[24]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[23]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[22]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[21]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[20]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[19]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[18]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[17]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[16]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[15]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[14]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[13]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[12]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[11]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[10]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[9]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[8]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[7]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[6]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[5]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[4]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[3]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[2]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[1]
WARNING: [Synth 8-3331] design DCT has unconnected port X_dout[0]
WARNING: [Synth 8-3331] design DCT has unconnected port X_empty_n
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[7]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[6]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[5]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[4]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[3]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[2]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[1]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DCT_Loop_1_proc_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/ap_done_reg_reg ) is unused and will be removed from module DCT.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/count_reg_129_reg[2] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/count_reg_129_reg[1] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/count_reg_129_reg[0] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[2] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[1] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[0] ) is unused and will be removed from module DCT.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     6|
|3     |LUT3 |     5|
|4     |LUT4 |     9|
|5     |LUT5 |     6|
|6     |LUT6 |     9|
|7     |FDRE |    30|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |    69|
|2     |  DCT_Loop_1_proc_U0 |DCT_Loop_1_proc |    69|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 596.742 ; gain = 83.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 418.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 596.742 ; gain = 404.660
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 596.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 08:53:24 2015...
[Thu Oct 29 08:53:28 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 206.750 ; gain = 6.031
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 479.125 ; gain = 272.375
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 479.125 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 955.543 ; gain = 476.418
[Thu Oct 29 08:53:53 2015] Launched impl_1...
Run output will be captured here: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/runme.log
[Thu Oct 29 08:53:53 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log DCT.vdi -applog -m64 -messageDb vivado.pb -mode batch -source DCT.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source DCT.tcl -notrace
Command: open_checkpoint E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT.dcp
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/.Xil/Vivado-7300-zombie/dcp/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/.Xil/Vivado-7300-zombie/dcp/DCT.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 467.438 ; gain = 274.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 471.430 ; gain = 1.996
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 103edb4b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 946.184 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 103edb4b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 946.184 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 103edb4b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 946.184 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 103edb4b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 946.184 ; gain = 0.000
Implement Debug Cores | Checksum: 103edb4b1
Logic Optimization | Checksum: 103edb4b1

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 103edb4b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 946.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 946.184 ; gain = 478.746
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 0c770a09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f1f09ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 11a677c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: eb61844e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: eb61844e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: eb61844e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: eb61844e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: eb61844e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 138f650a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 138f650a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e2afe0b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 9c87100b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 9c87100b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: f242a613

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: e9f9d426

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1c4f529af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16fc84e1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16fc84e1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.721. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 166e81645

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1ae36d15e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ae36d15e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
Ending Placer Task | Checksum: 13ed4342a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 975.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 975.637 ; gain = 1.164
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 975.637 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 975.637 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 975.637 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 975.637 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 975.637 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 975.637 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "Y_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ae862f27

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1052.988 ; gain = 77.352

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae862f27

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1052.988 ; gain = 77.352

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ae862f27

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1057.785 ; gain = 82.148
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1730b7df2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.682  | TNS=0.000  | WHS=-0.107 | THS=-1.068 |

Phase 2 Router Initialization | Checksum: 13e7c5d92

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233827277

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10a0cacbd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.737  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ca2f64bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
Phase 4 Rip-up And Reroute | Checksum: 1ca2f64bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2755bc328

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2755bc328

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2755bc328

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
Phase 5 Delay and Skew Optimization | Checksum: 2755bc328

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1f74d69e4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 20aa828f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00227814 %
  Global Horizontal Routing Utilization  = 0.00498648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23398ebce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1060.535 ; gain = 84.898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23398ebce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1061.406 ; gain = 85.770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e65b7c28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1061.406 ; gain = 85.770

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e65b7c28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1061.406 ; gain = 85.770
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1061.406 ; gain = 85.770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1061.406 ; gain = 85.770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1061.406 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 08:55:31 2015...
[Thu Oct 29 08:55:33 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:40 . Memory (MB): peak = 962.648 ; gain = 6.398
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/.Xil/Vivado-6340-zombie/dcp/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/.Xil/Vivado-6340-zombie/dcp/DCT.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1049.238 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1049.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1156.723 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Thu Oct 29 08:55:35 -0500 2015

#=== Resource usage ===
SLICE:            9
LUT:             27
FF:              30
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    3.143
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 08:55:35 2015...
