timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_19302086_X1_Y1_1677844589_1677844589 PMOS_S_19302086_X1_Y1_1677844589_1677844589_0 1 0 0 0 1 1512
use PMOS_S_19302086_X1_Y1_1677844589_1677844589 PMOS_S_19302086_X1_Y1_1677844589_1677844589_1 -1 0 1032 0 1 1512
use NMOS_S_81537667_X1_Y1_1677844588_1677844589 NMOS_S_81537667_X1_Y1_1677844588_1677844589_0 1 0 0 0 -1 1512
use NMOS_S_81537667_X1_Y1_1677844588_1677844589 NMOS_S_81537667_X1_Y1_1677844588_1677844589_1 -1 0 1032 0 -1 1512
node "m1_312_728#" 2 140.531 312 728 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 7168 480 0 0 0 0 0 0 0 0
node "m1_140_1400#" 1 147.825 140 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_312_2240#" 2 145.344 312 2240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 7168 480 0 0 0 0 0 0 0 0
node "m1_828_560#" 5 781.759 828 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_491_571#" 485 1182.59 491 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 54432 2392 12992 576 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_728#" "li_491_571#" 127.209
cap "m1_828_560#" "m1_312_2240#" 16.7291
cap "m1_828_560#" "m1_140_1400#" 0.254996
cap "li_491_571#" "m1_828_560#" 136.843
cap "li_491_571#" "m1_312_2240#" 124.278
cap "m1_312_728#" "m1_828_560#" 16.7291
cap "m1_312_728#" "m1_312_2240#" 8.68275
cap "li_491_571#" "m1_140_1400#" 36.1768
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" 3.51928
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" 34.0754
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 3.12681
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" 3.18768
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 107.238
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" 32.8183
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 542.255
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 3.51928
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" 269.008
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 9.92094
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" 57.4792
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 1192.77
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 3.1991
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" 1.59075
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" 384.398
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" 3.41239
cap "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" 50.8415
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" 1.89461
cap "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 142.627
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_1/a_147_525#" "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" -1043.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "m1_312_728#"
merge "m1_312_728#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/VSUBS"
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/VSUBS" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/VSUBS"
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/VSUBS" "VSUBS"
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/w_0_0#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" -1382.02 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" "m1_312_2240#"
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_1/a_230_525#" "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" -2456.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11088 -844 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_230_525#"
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#"
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" "li_491_571#"
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_1/a_200_252#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" -715.958 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "m1_828_560#"
merge "NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_230_525#" "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" -213.923 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "m1_140_1400#"
