Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5c0075c219a7425dacc8e7e2cc963c8e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testTC_behav xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/edgeD.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/edgeD.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/edgeD.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:75]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:87]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/top.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.edgeD
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterUD16L
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ringcounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testTC
Compiling module xil_defaultlib.glbl
Built simulation snapshot testTC_behav
