#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr  6 21:02:19 2020
# Process ID: 1532
# Current directory: C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1
# Command line: vivado.exe -log Display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Display.tcl
# Log file: C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/Display.vds
# Journal file: C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Display.tcl -notrace
Command: synth_design -top Display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 308.125 ; gain = 73.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:50]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLK' of component 'clk_wiz_0' [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/realtime/clk_wiz_0_stub.vhdl:13]
WARNING: [Synth 8-6014] Unused sequential element cent20_reg was removed.  [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element next_cent20_reg was removed.  [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element next_AN_reg was removed.  [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'aux_unidades_reg' and it is trimmed from '10' to '4' bits. [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'dec20_reg' and it is trimmed from '20' to '10' bits. [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'next_dec20_reg' and it is trimmed from '20' to '10' bits. [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'aux_centenas_reg' and it is trimmed from '10' to '4' bits. [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'next_centenas_reg' and it is trimmed from '10' to '4' bits. [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Display' (1#1) [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:50]
WARNING: [Synth 8-3917] design Display has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[0] driven by constant 1
WARNING: [Synth 8-3917] design Display has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.449 ; gain = 113.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.449 ; gain = 113.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLK'
Finished Parsing XDC File [C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLK'
Parsing XDC File [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 655.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/.Xil/Vivado-1532-CARLOS-LAPTOP/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dec20_reg was removed.  [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'aux_decenas_reg[6:0]' into 'aux_decenas_reg[6:0]' [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element aux_decenas_reg was removed.  [C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd:98]
WARNING: [Synth 8-3917] design Display has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Display has port AN[0] driven by constant 1
WARNING: [Synth 8-3917] design Display has port DP driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dec20_reg[0] )
INFO: [Synth 8-3886] merging instance 'aux_reg[0]' (FD) to 'dec20_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dec20_reg[0] )
WARNING: [Synth 8-3332] Sequential element (dec20_reg[0]) is unused and will be removed from module Display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK/clk_out1' to pin 'CLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |     7|
|3     |LUT1           |    10|
|4     |LUT2           |    18|
|5     |LUT3           |     5|
|6     |LUT4           |    13|
|7     |LUT5           |    11|
|8     |LUT6           |    14|
|9     |FDRE           |    31|
|10    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   126|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 655.051 ; gain = 113.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 655.051 ; gain = 419.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 655.051 ; gain = 427.719
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Vivado-Workspace/Display/Display.runs/synth_1/Display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 655.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 21:02:44 2020...
