#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 24 13:19:36 2023
# Process ID: 11947
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_data.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/bitonic_sort_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top bitonic_sort -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top bitonic_sort -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11955 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.832 ; gain = 202.684 ; free physical = 5806 ; free virtual = 9985
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bitonic_sort' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'xor_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:234]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:234]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'source' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1135]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'source' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_data' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48420' bound to instance 'c_LSQ_data' of component 'LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:4696]
INFO: [Synth 8-6157] synthesizing module 'LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48420]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_data' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:13462]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_data' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:13462]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48008]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_data' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48008]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48229]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_data' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48229]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48329]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_data' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48329]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_data' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48420]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (47#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (48#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (49#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 6 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (52#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net data_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:28]
WARNING: [Synth 8-3848] Net data_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:29]
WARNING: [Synth 8-3848] Net in_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:38]
WARNING: [Synth 8-3848] Net in_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:39]
WARNING: [Synth 8-3848] Net w_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:48]
WARNING: [Synth 8-3848] Net w_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:49]
WARNING: [Synth 8-3848] Net addr_in_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:58]
WARNING: [Synth 8-3848] Net addr_in_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:59]
WARNING: [Synth 8-3848] Net mean_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:68]
WARNING: [Synth 8-3848] Net mean_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:69]
WARNING: [Synth 8-3848] Net addr_out_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:78]
WARNING: [Synth 8-3848] Net addr_out_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:79]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:96]
WARNING: [Synth 8-3848] Net MC_in_pValidArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1601]
WARNING: [Synth 8-3848] Net MC_in_dataInArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1597]
WARNING: [Synth 8-3848] Net MC_in_pValidArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1602]
WARNING: [Synth 8-3848] Net MC_in_dataInArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1598]
WARNING: [Synth 8-3848] Net MC_w_pValidArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1623]
WARNING: [Synth 8-3848] Net MC_w_dataInArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1619]
WARNING: [Synth 8-3848] Net MC_w_pValidArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1624]
WARNING: [Synth 8-3848] Net MC_w_dataInArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1620]
WARNING: [Synth 8-3848] Net MC_addr_in_pValidArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1645]
WARNING: [Synth 8-3848] Net MC_addr_in_dataInArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1641]
WARNING: [Synth 8-3848] Net MC_addr_in_pValidArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1646]
WARNING: [Synth 8-3848] Net MC_addr_in_dataInArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1642]
WARNING: [Synth 8-3848] Net MC_mean_pValidArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1667]
WARNING: [Synth 8-3848] Net MC_mean_dataInArray_2 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1663]
WARNING: [Synth 8-3848] Net MC_mean_pValidArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1668]
WARNING: [Synth 8-3848] Net MC_mean_dataInArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1664]
WARNING: [Synth 8-3848] Net MC_addr_out_pValidArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1691]
WARNING: [Synth 8-3848] Net MC_addr_out_dataInArray_3 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1686]
WARNING: [Synth 8-3848] Net MC_addr_out_pValidArray_4 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1692]
WARNING: [Synth 8-3848] Net MC_addr_out_dataInArray_4 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:1687]
INFO: [Synth 8-256] done synthesizing module 'bitonic_sort' (53#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:83]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design xor_op has unconnected port clk
WARNING: [Synth 8-3331] design xor_op has unconnected port rst
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_we1
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[31]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[30]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[29]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[28]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[27]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[26]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[25]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[24]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[23]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[22]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[21]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[20]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[19]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[18]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[17]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[16]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[15]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[14]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port data_dout1[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2307.566 ; gain = 531.418 ; free physical = 5611 ; free virtual = 9798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2313.504 ; gain = 537.355 ; free physical = 5667 ; free virtual = 9853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2313.504 ; gain = 537.355 ; free physical = 5667 ; free virtual = 9853
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2313.504 ; gain = 0.000 ; free physical = 5611 ; free virtual = 9798
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.320 ; gain = 0.000 ; free physical = 5470 ; free virtual = 9656
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2411.320 ; gain = 0.000 ; free physical = 5470 ; free virtual = 9656
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2411.320 ; gain = 635.172 ; free physical = 5647 ; free virtual = 9834
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2419.324 ; gain = 643.176 ; free physical = 5647 ; free virtual = 9834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2423.242 ; gain = 647.094 ; free physical = 5647 ; free virtual = 9833
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48319]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v:48410]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2423.242 ; gain = 647.094 ; free physical = 3722 ; free virtual = 7916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     44743|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     26949|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     24063|
|4     |LSQ_data__GC0            |           1|     19749|
|5     |bitonic_sort__GC0                 |           1|      9586|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 68    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 139   
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 39    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 973   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 153   
	   2 Input     16 Bit        Muxes := 672   
	  17 Input     16 Bit        Muxes := 144   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 609   
	  16 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 384   
	  16 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  17 Input     16 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 111   
	  16 Input      1 Bit        Muxes := 16    
Module GROUP_ALLOCATOR_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xor_op 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_4/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_4/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_4/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q2_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q2_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[0]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[1]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[3]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[4]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[7]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[8]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[9]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[10]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[11]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[12]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[13]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[14]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[15]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[16]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[17]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[18]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[19]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[20]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[21]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[22]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[23]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[24]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[25]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[26]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[27]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[28]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[29]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_29/multiply_unit/b_reg_reg[30]' (FDE) to 'i_0/mul_29/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mul_29/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[0]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[1]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[3]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[4]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[7]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[8]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[9]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[10]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[11]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[12]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[13]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[14]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[15]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[16]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[17]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[18]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[19]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[20]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[21]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[22]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[23]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[24]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[25]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[26]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[27]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[28]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[29]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_4/multiply_unit/b_reg_reg[30]' (FDE) to 'i_0/mul_4/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mul_4/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_12/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_12/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_12/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_12/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_12/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_12/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_12/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_12/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[4]' (FDE) to 'i_0/MC_mean/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[3]' (FDE) to 'i_0/MC_mean/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[2]' (FDE) to 'i_0/MC_mean/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[4]' (FDE) to 'i_0/MC_addr_out/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[3]' (FDE) to 'i_0/MC_addr_out/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[2]' (FDE) to 'i_0/MC_addr_out/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[4]' (FDE) to 'i_0/MC_addr_in/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[3]' (FDE) to 'i_0/MC_addr_in/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[2]' (FDE) to 'i_0/MC_addr_in/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[4]' (FDE) to 'i_0/MC_w/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[3]' (FDE) to 'i_0/MC_w/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[2]' (FDE) to 'i_0/MC_w/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[4]' (FDE) to 'i_0/MC_in/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[3]' (FDE) to 'i_0/MC_in/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[2]' (FDE) to 'i_0/MC_in/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[7]' (FDE) to 'i_0/MC_mean/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[1]' (FDE) to 'i_0/MC_mean/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[6]' (FDE) to 'i_0/MC_mean/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[7]' (FDE) to 'i_0/MC_addr_out/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[1]' (FDE) to 'i_0/MC_addr_out/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[6]' (FDE) to 'i_0/MC_addr_out/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[7]' (FDE) to 'i_0/MC_addr_in/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[1]' (FDE) to 'i_0/MC_addr_in/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[6]' (FDE) to 'i_0/MC_addr_in/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[7]' (FDE) to 'i_0/MC_w/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[1]' (FDE) to 'i_0/MC_w/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[6]' (FDE) to 'i_0/MC_w/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[7]' (FDE) to 'i_0/MC_in/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[1]' (FDE) to 'i_0/MC_in/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_in/counter1_reg[6]' (FDE) to 'i_0/MC_in/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[10]' (FDE) to 'i_0/MC_mean/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[5]' (FDE) to 'i_0/MC_mean/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_mean/counter1_reg[9]' (FDE) to 'i_0/MC_mean/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[10]' (FDE) to 'i_0/MC_addr_out/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[5]' (FDE) to 'i_0/MC_addr_out/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_out/counter1_reg[9]' (FDE) to 'i_0/MC_addr_out/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[10]' (FDE) to 'i_0/MC_addr_in/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[5]' (FDE) to 'i_0/MC_addr_in/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr_in/counter1_reg[9]' (FDE) to 'i_0/MC_addr_in/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_w/counter1_reg[10]' (FDE) to 'i_0/MC_w/counter1_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_w/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_in/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_mean/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_out/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr_in/\counter1_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:03:13 . Memory (MB): peak = 2663.328 ; gain = 887.180 ; free physical = 2550 ; free virtual = 6783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_4  | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_5  | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_9  | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_12 | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bitonic_sort         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bitonic_sort         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|bitonic_sort         | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|bitonic_sort         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bitonic_sort         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|bitonic_sort         | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     35845|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     27366|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     10339|
|4     |LSQ_data__GC0            |           1|      7957|
|5     |bitonic_sort__GC0                 |           1|      7579|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 2663.328 ; gain = 887.180 ; free physical = 2429 ; free virtual = 6662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-7245.0/oG. 461.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:05:58 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2359 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_9  | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_4  | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_5  | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_12 | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     35845|
|2     |bitonic_sort_GT0                  |           1|     14054|
|3     |bitonic_sort_GT1                  |           1|     37378|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:06:15 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2404 ; free virtual = 6638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:16 ; elapsed = 00:06:21 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:16 ; elapsed = 00:06:21 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:06:24 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:19 ; elapsed = 00:06:24 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:19 ; elapsed = 00:06:25 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:19 ; elapsed = 00:06:25 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   928|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_3 |     2|
|4     |DSP48E1_4 |     2|
|5     |LUT1      |    51|
|6     |LUT2      |   659|
|7     |LUT3      |  2177|
|8     |LUT4      |  6365|
|9     |LUT5      |  5363|
|10    |LUT6      |  9044|
|11    |MUXF7     |   808|
|12    |MUXF8     |    70|
|13    |RAM32M    |    27|
|14    |FDCE      |   968|
|15    |FDPE      |    82|
|16    |FDRE      |  3851|
|17    |FDSE      |     6|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 30405|
|2     |  phi_n0                         |mux_51                               |    65|
|3     |    tehb1                        |TEHB__parameterized0_62              |    65|
|4     |  MC_addr_out                    |MemCont__parameterized0              |   132|
|5     |    read_arbiter                 |read_memory_arbiter__parameterized0  |   132|
|6     |      data                       |read_data_signals__parameterized0    |   132|
|7     |  add_20                         |add_op                               |    24|
|8     |  MC_in                          |MemCont_10                           |    66|
|9     |    read_arbiter                 |read_memory_arbiter_173              |    66|
|10    |      data                       |read_data_signals_174                |    66|
|11    |  MC_addr_in                     |MemCont                              |    66|
|12    |    read_arbiter                 |read_memory_arbiter_175              |    66|
|13    |      data                       |read_data_signals_176                |    66|
|14    |  add_30                         |add_op_15                            |    40|
|15    |  Buffer_18                      |transpFIFO__parameterized0           |    27|
|16    |    fifo                         |elasticFifoInner__parameterized0_186 |    27|
|17    |  phi_28                         |mux_49                               |    65|
|18    |    tehb1                        |TEHB__parameterized0_64              |    65|
|19    |  Buffer_12                      |transpFIFO__parameterized2           |    28|
|20    |    fifo                         |elasticFifoInner__parameterized2     |    28|
|21    |  Buffer_1                       |elasticBuffer__parameterized0        |   104|
|22    |    oehb1                        |OEHB__parameterized0_196             |    35|
|23    |    tehb1                        |TEHB__parameterized0_197             |    69|
|24    |  Buffer_10                      |TEHB__parameterized0                 |     5|
|25    |  Buffer_11                      |elasticBuffer__parameterized0_0      |   101|
|26    |    oehb1                        |OEHB__parameterized0_194             |    36|
|27    |    tehb1                        |TEHB__parameterized0_195             |    65|
|28    |  Buffer_13                      |elasticBuffer__parameterized0_1      |   135|
|29    |    oehb1                        |OEHB__parameterized0_192             |    67|
|30    |    tehb1                        |TEHB__parameterized0_193             |    68|
|31    |  Buffer_14                      |elasticBuffer__parameterized1        |     4|
|32    |    oehb1                        |OEHB_190                             |     1|
|33    |    tehb1                        |TEHB_191                             |     3|
|34    |  Buffer_15                      |elasticBuffer__parameterized1_2      |     2|
|35    |    oehb1                        |OEHB_188                             |     1|
|36    |    tehb1                        |TEHB_189                             |     1|
|37    |  Buffer_16                      |transpFIFO__parameterized1           |    23|
|38    |    fifo                         |elasticFifoInner__parameterized1_187 |    23|
|39    |  Buffer_17                      |transpFIFO__parameterized3           |    19|
|40    |    fifo                         |elasticFifoInner__parameterized3     |    19|
|41    |  Buffer_2                       |elasticBuffer__parameterized1_3      |   162|
|42    |    oehb1                        |OEHB_184                             |     1|
|43    |    tehb1                        |TEHB_185                             |     1|
|44    |  Buffer_3                       |elasticBuffer__parameterized0_4      |   108|
|45    |    oehb1                        |OEHB__parameterized0_182             |    42|
|46    |    tehb1                        |TEHB__parameterized0_183             |    66|
|47    |  Buffer_4                       |transpFIFO                           |    33|
|48    |    fifo                         |elasticFifoInner                     |    33|
|49    |  Buffer_5                       |transpFIFO__parameterized0_5         |    26|
|50    |    fifo                         |elasticFifoInner__parameterized0     |    26|
|51    |  Buffer_6                       |elasticBuffer__parameterized1_6      |     3|
|52    |    oehb1                        |OEHB_180                             |     2|
|53    |    tehb1                        |TEHB_181                             |     1|
|54    |  Buffer_7                       |elasticBuffer__parameterized0_7      |   100|
|55    |    oehb1                        |OEHB__parameterized0                 |    35|
|56    |    tehb1                        |TEHB__parameterized0_179             |    65|
|57    |  Buffer_8                       |elasticBuffer__parameterized1_8      |     5|
|58    |    oehb1                        |OEHB_177                             |     4|
|59    |    tehb1                        |TEHB_178                             |     1|
|60    |  Buffer_9                       |transpFIFO__parameterized1_9         |    25|
|61    |    fifo                         |elasticFifoInner__parameterized1     |    25|
|62    |  MC_mean                        |MemCont_11                           |    69|
|63    |    read_arbiter                 |read_memory_arbiter_171              |    69|
|64    |      data                       |read_data_signals_172                |    69|
|65    |  MC_w                           |MemCont_12                           |    69|
|66    |    read_arbiter                 |read_memory_arbiter                  |    69|
|67    |      data                       |read_data_signals                    |    69|
|68    |  add_21                         |add_op_13                            |    26|
|69    |  add_24                         |add_op_14                            |    30|
|70    |  add_42                         |add_op_16                            |   488|
|71    |  add_48                         |add_op_17                            |    27|
|72    |  add_5                          |add_op_18                            |    40|
|73    |  c_LSQ_data                     |LSQ_data                             | 25522|
|74    |    LOAD_PORT_LSQ_data           |LOAD_PORT_LSQ_data                   |    19|
|75    |    LOAD_PORT_LSQ_data_1         |LOAD_PORT_LSQ_data_167               |    14|
|76    |    STORE_ADDR_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data             |    15|
|77    |    STORE_ADDR_PORT_LSQ_data_1   |STORE_DATA_PORT_LSQ_data_168         |    14|
|78    |    STORE_DATA_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data_169         |    16|
|79    |    STORE_DATA_PORT_LSQ_data_1   |STORE_DATA_PORT_LSQ_data_170         |    16|
|80    |    loadQ                        |LOAD_QUEUE_LSQ_data                  | 13073|
|81    |    storeQ                       |STORE_QUEUE_LSQ_data                 | 12355|
|82    |  forkC_0                        |fork__parameterized2                 |     9|
|83    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_165          |     3|
|84    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_166          |     6|
|85    |  forkC_11                       |\fork                                |    19|
|86    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_160          |     3|
|87    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_161          |     2|
|88    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_162          |     3|
|89    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_163          |     9|
|90    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_164          |     2|
|91    |  forkC_14                       |fork_19                              |    59|
|92    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_155          |    34|
|93    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_156          |     2|
|94    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_157          |     5|
|95    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_158          |     8|
|96    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_159          |    10|
|97    |  forkC_15                       |fork__parameterized4                 |    23|
|98    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_149          |     1|
|99    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_150          |     1|
|100   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_151          |     2|
|101   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_152          |     3|
|102   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_153          |    15|
|103   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_154          |     1|
|104   |  forkC_16                       |fork__parameterized4_20              |    35|
|105   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_143          |     6|
|106   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_144          |     2|
|107   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_145          |     2|
|108   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_146          |     8|
|109   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_147          |    11|
|110   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_148          |     6|
|111   |  forkC_21                       |fork__parameterized2_21              |    13|
|112   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_141          |     5|
|113   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_142          |     8|
|114   |  fork_0                         |fork__parameterized0                 |     3|
|115   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_138          |     1|
|116   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_139          |     1|
|117   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_140          |     1|
|118   |  fork_1                         |fork__parameterized1                 |     7|
|119   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_136          |     5|
|120   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_137          |     2|
|121   |  fork_10                        |fork__parameterized3                 |     8|
|122   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_131          |     2|
|123   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_132          |     3|
|124   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_133          |     1|
|125   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_134          |     1|
|126   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_135          |     1|
|127   |  fork_12                        |fork__parameterized1_22              |     9|
|128   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_129          |     3|
|129   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_130          |     6|
|130   |  fork_13                        |fork__parameterized1_23              |     9|
|131   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_127          |     2|
|132   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_128          |     7|
|133   |  fork_17                        |fork__parameterized1_24              |     5|
|134   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_125          |     3|
|135   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_126          |     2|
|136   |  fork_18                        |fork__parameterized0_25              |    10|
|137   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_122          |     3|
|138   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_123          |     4|
|139   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_124          |     3|
|140   |  fork_19                        |fork__parameterized0_26              |     8|
|141   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_119          |     5|
|142   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_120          |     2|
|143   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_121          |     1|
|144   |  fork_2                         |fork__parameterized0_27              |     7|
|145   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_116          |     2|
|146   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_117          |     3|
|147   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_118          |     2|
|148   |  fork_20                        |fork__parameterized6                 |    11|
|149   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_112          |     1|
|150   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_113          |     2|
|151   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_114          |     5|
|152   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_115          |     3|
|153   |  fork_22                        |fork__parameterized1_28              |     2|
|154   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_110          |     1|
|155   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_111          |     1|
|156   |  fork_23                        |fork__parameterized1_29              |     3|
|157   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_108          |     1|
|158   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_109          |     2|
|159   |  fork_24                        |fork__parameterized1_30              |     3|
|160   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_106          |     1|
|161   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_107          |     2|
|162   |  fork_3                         |fork__parameterized1_31              |     6|
|163   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_104          |     1|
|164   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_105          |     5|
|165   |  fork_4                         |fork__parameterized3_32              |    12|
|166   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_99           |     4|
|167   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_100          |     3|
|168   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_101          |     2|
|169   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_102          |     1|
|170   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_103          |     2|
|171   |  fork_5                         |fork__parameterized1_33              |     2|
|172   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_97           |     1|
|173   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_98           |     1|
|174   |  fork_6                         |fork__parameterized3_34              |    41|
|175   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_92           |     9|
|176   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_93           |    19|
|177   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_94           |     5|
|178   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_95           |     6|
|179   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_96           |     2|
|180   |  fork_7                         |fork__parameterized1_35              |    10|
|181   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_90           |     7|
|182   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_91           |     3|
|183   |  fork_8                         |fork__parameterized0_36              |     7|
|184   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_87           |     2|
|185   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_88           |     3|
|186   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_89           |     2|
|187   |  fork_9                         |fork__parameterized1_37              |    10|
|188   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     2|
|189   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_86           |     8|
|190   |  icmp_22                        |icmp_ult_op                          |     5|
|191   |  icmp_25                        |icmp_ult_op_38                       |     7|
|192   |  icmp_40                        |icmp_sgt_op                          |    36|
|193   |  icmp_49                        |icmp_ult_op_39                       |     5|
|194   |  load_11                        |mc_load_op                           |   105|
|195   |    Buffer_1                     |TEHB__parameterized0_84              |    67|
|196   |    Buffer_2                     |TEHB__parameterized0_85              |    38|
|197   |  load_16                        |mc_load_op_40                        |   102|
|198   |    Buffer_1                     |TEHB__parameterized0_82              |    67|
|199   |    Buffer_2                     |TEHB__parameterized0_83              |    35|
|200   |  load_33                        |mc_load_op_41                        |   142|
|201   |    Buffer_1                     |TEHB__parameterized0_80              |    67|
|202   |    Buffer_2                     |TEHB__parameterized0_81              |    75|
|203   |  load_36                        |mc_load_op_42                        |   616|
|204   |    Buffer_1                     |TEHB__parameterized0_78              |    68|
|205   |    Buffer_2                     |TEHB__parameterized0_79              |   548|
|206   |  load_45                        |mc_load_op_43                        |   615|
|207   |    Buffer_1                     |TEHB__parameterized0_76              |    65|
|208   |    Buffer_2                     |TEHB__parameterized0_77              |   550|
|209   |  load_8                         |mc_load_op_44                        |   105|
|210   |    Buffer_1                     |TEHB__parameterized0_74              |    67|
|211   |    Buffer_2                     |TEHB__parameterized0_75              |    38|
|212   |  mul_29                         |mul_op                               |    49|
|213   |    buff                         |delay_buffer_71                      |     6|
|214   |    multiply_unit                |mul_4_stage_72                       |    37|
|215   |    oehb                         |OEHB_73                              |     6|
|216   |  mul_4                          |mul_op_45                            |    47|
|217   |    buff                         |delay_buffer                         |     6|
|218   |    multiply_unit                |mul_4_stage                          |    37|
|219   |    oehb                         |OEHB_70                              |     4|
|220   |  phiC_13                        |mux__parameterized0                  |     2|
|221   |    tehb1                        |TEHB_69                              |     2|
|222   |  phiC_2                         |mux__parameterized0_46               |     1|
|223   |    tehb1                        |TEHB_68                              |     1|
|224   |  phiC_20                        |mux__parameterized0_47               |     3|
|225   |    tehb1                        |TEHB_67                              |     3|
|226   |  phiC_3                         |mux__parameterized0_48               |     3|
|227   |    tehb1                        |TEHB_66                              |     3|
|228   |  phi_1                          |mux                                  |    65|
|229   |    tehb1                        |TEHB__parameterized0_65              |    65|
|230   |  phi_3                          |mux_50                               |    65|
|231   |    tehb1                        |TEHB__parameterized0_63              |    65|
|232   |  phi_n1                         |mux_52                               |    66|
|233   |    tehb1                        |TEHB__parameterized0_61              |    66|
|234   |  phi_n21                        |merge                                |    38|
|235   |    tehb1                        |TEHB__parameterized0_60              |    38|
|236   |  phi_n22                        |merge_53                             |    59|
|237   |    tehb1                        |TEHB__parameterized0_59              |    59|
|238   |  phi_n23                        |merge_54                             |    62|
|239   |    tehb1                        |TEHB__parameterized0_58              |    62|
|240   |  phi_n24                        |mux_55                               |     6|
|241   |    tehb1                        |TEHB__parameterized0_57              |     6|
|242   |  ret_0                          |ret_op                               |    65|
|243   |    tehb                         |TEHB__parameterized0_56              |    65|
|244   |  select_0                       |select_op                            |     2|
|245   |    Antitokens                   |antitokens                           |     2|
|246   |  shl_13                         |shl_op                               |   131|
|247   |  start_0                        |start_node                           |     9|
|248   |    startBuff                    |elasticBuffer                        |     5|
|249   |      oehb1                      |OEHB                                 |     3|
|250   |      tehb1                      |TEHB                                 |     2|
|251   |  xor_12                         |xor_op                               |    24|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:20 ; elapsed = 00:06:25 . Memory (MB): peak = 2969.328 ; gain = 1193.180 ; free physical = 2403 ; free virtual = 6636
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 399 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:17 ; elapsed = 00:06:26 . Memory (MB): peak = 2973.238 ; gain = 1099.273 ; free physical = 5532 ; free virtual = 9766
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 00:06:31 . Memory (MB): peak = 2973.238 ; gain = 1197.090 ; free physical = 5533 ; free virtual = 9766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2973.238 ; gain = 0.000 ; free physical = 5521 ; free virtual = 9755
INFO: [Netlist 29-17] Analyzing 1839 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.238 ; gain = 0.000 ; free physical = 5483 ; free virtual = 9717
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
465 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2973.238 ; gain = 1459.906 ; free physical = 5656 ; free virtual = 9890
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 13:26:32 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bitonic_sort
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 21994 |     0 |    101400 | 21.69 |
|   LUT as Logic             | 21886 |     0 |    101400 | 21.58 |
|   LUT as Memory            |   108 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |   108 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4907 |     0 |    202800 |  2.42 |
|   Register as Flip Flop    |  4907 |     0 |    202800 |  2.42 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   808 |     0 |     50700 |  1.59 |
| F8 Muxes                   |    70 |     0 |     25350 |  0.28 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 82    |          Yes |           - |          Set |
| 968   |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 3851  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9044 |                 LUT |
| LUT4     | 6365 |                 LUT |
| LUT5     | 5363 |                 LUT |
| FDRE     | 3851 |        Flop & Latch |
| LUT3     | 2177 |                 LUT |
| FDCE     |  968 |        Flop & Latch |
| CARRY4   |  928 |          CarryLogic |
| MUXF7    |  808 |               MuxFx |
| LUT2     |  659 |                 LUT |
| RAMD32   |  162 |  Distributed Memory |
| FDPE     |   82 |        Flop & Latch |
| MUXF8    |   70 |               MuxFx |
| RAMS32   |   54 |  Distributed Memory |
| LUT1     |   51 |                 LUT |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 13:26:40 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bitonic_sort
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.028ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/portQ_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 1.591ns (16.470%)  route 8.069ns (83.530%))
  Logic Levels:           19  (CARRY4=4 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5128, unset)         0.672     0.672    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/portQ_6_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_data/loadQ/portQ_6_reg/Q
                         net (fo=51, unplaced)        0.741     1.622    c_LSQ_data/loadQ/portQ_6_reg_n_0
                         LUT6 (Prop_lut6_I0_O)        0.153     1.775 f  c_LSQ_data/loadQ/i___0__0_i_46/O
                         net (fo=8, unplaced)         0.702     2.477    c_LSQ_data/loadQ/i___0__0_i_46_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.530 f  c_LSQ_data/loadQ/loadCompleted_12_i_6/O
                         net (fo=1, unplaced)         0.461     2.991    c_LSQ_data/loadQ/loadCompleted_12_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.044 f  c_LSQ_data/loadQ/loadCompleted_12_i_3/O
                         net (fo=3, unplaced)         0.358     3.402    c_LSQ_data/loadQ/loadCompleted_12_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     3.455 r  c_LSQ_data/loadQ/dataQ_0[31]_i_69/O
                         net (fo=1, unplaced)         0.664     4.119    c_LSQ_data/loadQ/dataQ_0[31]_i_69_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.172 r  c_LSQ_data/loadQ/dataQ_0[31]_i_42__0/O
                         net (fo=128, unplaced)       0.446     4.618    c_LSQ_data/loadQ/dataQ_0[31]_i_42__0_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.671 f  c_LSQ_data/loadQ/dataQ_0[3]_i_22/O
                         net (fo=2, unplaced)         0.676     5.347    c_LSQ_data/loadQ/dataQ_0[3]_i_22_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.400 f  c_LSQ_data/loadQ/i___1_i_71/O
                         net (fo=2, unplaced)         0.351     5.751    icmp_40/i___1_i_31_3
                         LUT6 (Prop_lut6_I5_O)        0.053     5.804 r  icmp_40/i___1_i_52/O
                         net (fo=1, unplaced)         0.363     6.167    icmp_40/i___1_i_52_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.474 r  icmp_40/i___1_i_31/CO[3]
                         net (fo=1, unplaced)         0.008     6.482    icmp_40/i___1_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.542 r  icmp_40/i___1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     6.542    icmp_40/i___1_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.602 r  icmp_40/i___1_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.602    icmp_40/i___1_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.662 r  icmp_40/i___1_i_4/CO[3]
                         net (fo=33, unplaced)        0.590     7.252    c_LSQ_data/loadQ/reg_out1_reg_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.053     7.305 r  c_LSQ_data/loadQ/i___1_i_1/O
                         net (fo=10, unplaced)        0.383     7.688    c_LSQ_data/loadQ/add_42_pValidArray_1
                         LUT5 (Prop_lut5_I2_O)        0.053     7.741 r  c_LSQ_data/loadQ/reg_value_i_2__42/O
                         net (fo=8, unplaced)         0.378     8.119    c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/reg_value_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.053     8.172 r  c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/reg_value_i_2__23/O
                         net (fo=18, unplaced)        0.397     8.569    c_LSQ_data/loadQ/loadCompleted_1_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.053     8.622 f  c_LSQ_data/loadQ/loadCompleted_15_i_2/O
                         net (fo=2, unplaced)         0.532     9.154    c_LSQ_data/loadQ/loadCompleted_15_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.207 r  c_LSQ_data/loadQ/head[3]_i_10/O
                         net (fo=1, unplaced)         0.310     9.517    c_LSQ_data/loadQ/head[3]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.570 r  c_LSQ_data/loadQ/head[3]_i_7/O
                         net (fo=1, unplaced)         0.340     9.910    c_LSQ_data/loadQ/head[3]_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     9.963 r  c_LSQ_data/loadQ/head[3]_i_1__0/O
                         net (fo=4, unplaced)         0.369    10.332    c_LSQ_data/loadQ/_T_102172
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5128, unset)         0.638     4.638    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_data/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 -6.028    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.238 ; gain = 0.000 ; free physical = 5339 ; free virtual = 9573
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2977.332 ; gain = 4.094 ; free physical = 5337 ; free virtual = 9571

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17d0f214f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.332 ; gain = 0.000 ; free physical = 5337 ; free virtual = 9571

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ce07f17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5266 ; free virtual = 9499
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11ce07f17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5266 ; free virtual = 9499
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 96841919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9494
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 96841919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9494
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 96841919

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9494
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 96841919

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9494
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              33  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9495
Ending Logic Optimization Task | Checksum: 11222014f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9495

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11222014f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9495

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11222014f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5262 ; free virtual = 9495

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5262 ; free virtual = 9495
Ending Netlist Obfuscation Task | Checksum: 11222014f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5261 ; free virtual = 9495
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.332 ; gain = 12.094 ; free physical = 5261 ; free virtual = 9495
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5259 ; free virtual = 9493
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5f789fd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5259 ; free virtual = 9493
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5259 ; free virtual = 9493

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 036e4257

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5235 ; free virtual = 9469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d56192d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5184 ; free virtual = 9418

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d56192d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5184 ; free virtual = 9417
Phase 1 Placer Initialization | Checksum: d56192d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5183 ; free virtual = 9417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8fbcbafc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5161 ; free virtual = 9394

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 37 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1009 nets or cells. Created 1000 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5146 ; free virtual = 9380

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              9  |                  1009  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              9  |                  1009  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: a0a2cd75

Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5143 ; free virtual = 9377
Phase 2.2 Global Placement Core | Checksum: 1a35f1211

Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5141 ; free virtual = 9375
Phase 2 Global Placement | Checksum: 1a35f1211

Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5149 ; free virtual = 9383

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab99ac4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5149 ; free virtual = 9383

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20230c012

Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5145 ; free virtual = 9379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8e7dc13

Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5145 ; free virtual = 9379

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b7f9fdc

Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5145 ; free virtual = 9379

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19c6dc06e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5147 ; free virtual = 9381

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b20803bf

Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5130 ; free virtual = 9364

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 104962c19

Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5132 ; free virtual = 9366

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: cf8de952

Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5131 ; free virtual = 9365

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f7b6bfb6

Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5125 ; free virtual = 9359
Phase 3 Detail Placement | Checksum: f7b6bfb6

Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5125 ; free virtual = 9359

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 141962c73

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 141962c73

Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5137 ; free virtual = 9371
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.232. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2367de352

Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374
Phase 4.1 Post Commit Optimization | Checksum: 2367de352

Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2367de352

Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2367de352

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374
Phase 4.4 Final Placement Cleanup | Checksum: 20409b0fd

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5140 ; free virtual = 9374
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20409b0fd

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5139 ; free virtual = 9373
Ending Placer Task | Checksum: 150c04b38

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5139 ; free virtual = 9373
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 5171 ; free virtual = 9405
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: eb31a35f ConstDB: 0 ShapeSum: 658ea7d9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 75530a30

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4987 ; free virtual = 9222
Post Restoration Checksum: NetGraph: 35988556 NumContArr: 3fba84da Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 75530a30

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4964 ; free virtual = 9198

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 75530a30

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4957 ; free virtual = 9192

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 75530a30

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4957 ; free virtual = 9192
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb28df15

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4942 ; free virtual = 9176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.809 | TNS=-15238.104| WHS=-0.188 | THS=-99.116|

Phase 2 Router Initialization | Checksum: 1f8774fa1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2985.332 ; gain = 0.000 ; free physical = 4939 ; free virtual = 9174

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21488
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21488
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e99bdaf3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4934 ; free virtual = 9168
INFO: [Route 35-580] Design has 587 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                       forkC_15/generateBlocks[5].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                       forkC_15/generateBlocks[0].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                       forkC_15/generateBlocks[2].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                                             Buffer_8/tehb1/full_reg_reg/D|
|                      clk |                      clk |                                                                        Buffer_8/oehb1/validArray_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8388
 Number of Nodes with overlaps = 1245
 Number of Nodes with overlaps = 394
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.547 | TNS=-21384.740| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe0f06a6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4929 ; free virtual = 9163

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.557 | TNS=-21332.791| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b96716cc

Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4928 ; free virtual = 9163
Phase 4 Rip-up And Reroute | Checksum: 1b96716cc

Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4928 ; free virtual = 9163

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10b5fc91b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4928 ; free virtual = 9163
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.458 | TNS=-21052.749| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e7d93f34

Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9161

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e7d93f34

Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9161
Phase 5 Delay and Skew Optimization | Checksum: e7d93f34

Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f7389bb4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.417 | TNS=-20994.239| WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f7389bb4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9160
Phase 6 Post Hold Fix | Checksum: f7389bb4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4926 ; free virtual = 9160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.73735 %
  Global Horizontal Routing Utilization  = 8.52621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y88 -> INT_L_X34Y88
   INT_R_X37Y87 -> INT_R_X37Y87
South Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y88 -> INT_L_X32Y88
   INT_R_X37Y83 -> INT_R_X37Y83
   INT_L_X38Y82 -> INT_L_X38Y82
   INT_R_X39Y81 -> INT_R_X39Y81
   INT_R_X33Y77 -> INT_R_X33Y77
East Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y84 -> INT_R_X33Y85
West Dir 2x2 Area, Max Cong = 91.9118%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y86 -> INT_R_X45Y87
   INT_L_X40Y82 -> INT_R_X41Y83

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 9f43d53b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4925 ; free virtual = 9160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9f43d53b

Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4924 ; free virtual = 9159

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b20a8c7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:55 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4922 ; free virtual = 9157

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.417 | TNS=-20994.239| WHS=0.079  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12b20a8c7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2986.336 ; gain = 1.004 ; free physical = 4923 ; free virtual = 9158
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2996.242 ; gain = 10.910 ; free physical = 4936 ; free virtual = 9171

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:57 . Memory (MB): peak = 2996.242 ; gain = 10.910 ; free physical = 4936 ; free virtual = 9171
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 13:30:45 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bitonic_sort
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 22879 |     0 |    101400 | 22.56 |
|   LUT as Logic             | 22771 |     0 |    101400 | 22.46 |
|   LUT as Memory            |   108 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |   108 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4907 |     0 |    202800 |  2.42 |
|   Register as Flip Flop    |  4907 |     0 |    202800 |  2.42 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   808 |     0 |     50700 |  1.59 |
| F8 Muxes                   |    70 |     0 |     25350 |  0.28 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 82    |          Yes |           - |          Set |
| 968   |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 3851  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6618 |     0 |     25350 | 26.11 |
|   SLICEL                                   |  4155 |     0 |           |       |
|   SLICEM                                   |  2463 |     0 |           |       |
| LUT as Logic                               | 22771 |     0 |    101400 | 22.46 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 21916 |       |           |       |
|   using O5 and O6                          |   855 |       |           |       |
| LUT as Memory                              |   108 |     0 |     35000 |  0.31 |
|   LUT as Distributed RAM                   |   108 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   108 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4907 |     0 |    202800 |  2.42 |
|   Register driven from within the Slice    |  4226 |       |           |       |
|   Register driven from outside the Slice   |   681 |       |           |       |
|     LUT in front of the register is unused |   325 |       |           |       |
|     LUT in front of the register is used   |   356 |       |           |       |
| Unique Control Sets                        |   167 |       |     25350 |  0.66 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9044 |                 LUT |
| LUT4     | 6365 |                 LUT |
| LUT5     | 5363 |                 LUT |
| FDRE     | 3851 |        Flop & Latch |
| LUT3     | 2177 |                 LUT |
| FDCE     |  968 |        Flop & Latch |
| CARRY4   |  928 |          CarryLogic |
| MUXF7    |  808 |               MuxFx |
| LUT2     |  659 |                 LUT |
| RAMD32   |  162 |  Distributed Memory |
| FDPE     |   82 |        Flop & Latch |
| MUXF8    |   70 |               MuxFx |
| RAMS32   |   54 |  Distributed Memory |
| LUT1     |   18 |                 LUT |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 13:30:50 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bitonic_sort
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.418ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 1.521ns (14.992%)  route 8.625ns (85.008%))
  Logic Levels:           18  (CARRY4=3 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 5.272 - 4.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5128, unset)         1.379     1.379    c_LSQ_data/loadQ/clk
    SLICE_X62Y122        FDRE                                         r  c_LSQ_data/loadQ/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.308     1.687 r  c_LSQ_data/loadQ/head_reg[3]/Q
                         net (fo=150, routed)         0.656     2.343    c_LSQ_data/loadQ/head_reg[3]_0[3]
    SLICE_X63Y123        LUT4 (Prop_lut4_I0_O)        0.053     2.396 r  c_LSQ_data/loadQ/addrKnown_14_i_4/O
                         net (fo=27, routed)          0.770     3.166    c_LSQ_data/loadQ/addrKnown_14_i_4_n_0
    SLICE_X59Y123        LUT5 (Prop_lut5_I0_O)        0.053     3.219 r  c_LSQ_data/loadQ/loadCompleted_12_i_7/O
                         net (fo=1, routed)           0.572     3.791    c_LSQ_data/loadQ/loadCompleted_12_i_7_n_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I3_O)        0.053     3.844 f  c_LSQ_data/loadQ/loadCompleted_12_i_3/O
                         net (fo=3, routed)           0.541     4.385    c_LSQ_data/loadQ/loadCompleted_12_i_3_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I5_O)        0.053     4.438 r  c_LSQ_data/loadQ/dataQ_0[31]_i_69/O
                         net (fo=1, routed)           0.556     4.994    c_LSQ_data/loadQ/dataQ_0[31]_i_69_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I0_O)        0.053     5.047 r  c_LSQ_data/loadQ/dataQ_0[31]_i_42__0/O
                         net (fo=128, routed)         0.559     5.605    c_LSQ_data/loadQ/dataQ_0[31]_i_42__0_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I4_O)        0.053     5.658 f  c_LSQ_data/loadQ/dataQ_0[11]_i_21/O
                         net (fo=2, routed)           0.718     6.377    c_LSQ_data/loadQ/dataQ_0[11]_i_21_n_0
    SLICE_X67Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.430 f  c_LSQ_data/loadQ/i___1_i_63/O
                         net (fo=2, routed)           0.578     7.008    icmp_40/i___1_i_14_3
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.053     7.061 r  icmp_40/i___1_i_34/O
                         net (fo=1, routed)           0.382     7.443    icmp_40/i___1_i_34_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.745 r  icmp_40/i___1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.745    icmp_40/i___1_i_14_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.803 r  icmp_40/i___1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.803    icmp_40/i___1_i_5_n_0
    SLICE_X67Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.861 r  icmp_40/i___1_i_4/CO[3]
                         net (fo=33, routed)          0.578     8.439    c_LSQ_data/loadQ/reg_out1_reg_1[0]
    SLICE_X69Y130        LUT6 (Prop_lut6_I5_O)        0.053     8.492 r  c_LSQ_data/loadQ/i___1_i_1/O
                         net (fo=10, routed)          0.563     9.055    c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/add_42_pValidArray_1
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.053     9.108 r  c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/join_write_temp//i___1/O
                         net (fo=2, routed)           0.322     9.430    c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/join_write_temp//i___1_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.053     9.483 r  c_LSQ_data/STORE_DATA_PORT_LSQ_data_1/reg_value_i_2__23/O
                         net (fo=18, routed)          0.507     9.990    c_LSQ_data/loadQ/loadCompleted_1_reg_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I3_O)        0.053    10.043 f  c_LSQ_data/loadQ/loadCompleted_15_i_2/O
                         net (fo=2, routed)           0.409    10.453    c_LSQ_data/loadQ/loadCompleted_15_i_2_n_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I0_O)        0.053    10.506 r  c_LSQ_data/loadQ/head[3]_i_10/O
                         net (fo=1, routed)           0.445    10.951    c_LSQ_data/loadQ/head[3]_i_10_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I0_O)        0.053    11.004 r  c_LSQ_data/loadQ/head[3]_i_7/O
                         net (fo=1, routed)           0.228    11.232    c_LSQ_data/loadQ/head[3]_i_7_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I4_O)        0.053    11.285 r  c_LSQ_data/loadQ/head[3]_i_1__0/O
                         net (fo=4, routed)           0.240    11.525    c_LSQ_data/loadQ/_T_102172
    SLICE_X62Y122        FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5128, unset)         1.272     5.272    c_LSQ_data/loadQ/clk
    SLICE_X62Y122        FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
                         clock pessimism              0.089     5.361    
                         clock uncertainty           -0.035     5.326    
    SLICE_X62Y122        FDRE (Setup_fdre_C_CE)      -0.219     5.107    c_LSQ_data/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                 -6.418    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.242 ; gain = 0.000 ; free physical = 4929 ; free virtual = 9165
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 13:30:50 2023...
