set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ProcessadorNrisc.vo ProcessadorNrisc_v.sdo}}
	{{"Fast Model"} {ProcessadorNrisc_fast.vo ProcessadorNrisc_v_fast.sdo}}
}
