
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 400 MT/s
CPU 0 runs traces/SPEC2017/649.fotonik3d_s-7084B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2917184 heartbeat IPC: 3.42796 cumulative IPC: 3.42796 (Simulation time: 0 hr 8 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2917184 (Simulation time: 0 hr 8 min 17 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 26755749 heartbeat IPC: 0.419488 cumulative IPC: 0.419488 (Simulation time: 0 hr 25 min 42 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 50615317 heartbeat IPC: 0.419119 cumulative IPC: 0.419304 (Simulation time: 0 hr 43 min 33 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 74773291 heartbeat IPC: 0.413942 cumulative IPC: 0.417501 (Simulation time: 1 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 99126238 heartbeat IPC: 0.410628 cumulative IPC: 0.415761 (Simulation time: 1 hr 12 min 37 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 123381542 heartbeat IPC: 0.412281 cumulative IPC: 0.415061 (Simulation time: 1 hr 19 min 55 sec) 
Finished CPU 0 instructions: 50000001 cycles: 120464358 cumulative IPC: 0.415061 (Simulation time: 1 hr 19 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.415061 instructions: 50000001 cycles: 120464358
ITLB TOTAL     ACCESS:    6431569  HIT:    6431569  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    6431569  HIT:    6431569  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    7676663	FORWARD:          0	MERGED:    1245094	TO_CACHE:    6431569

DTLB TOTAL     ACCESS:   10704725  HIT:   10642256  MISS:      62469  HIT %:    99.4164  MISS %:   0.583565   MPKI: 1.24938
DTLB LOAD TRANSLATION ACCESS:   10704725  HIT:   10642256  MISS:      62469  HIT %:    99.4164  MISS %:   0.583565   MPKI: 1.24938
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 41.3942 cycles
DTLB RQ	ACCESS:   12611911	FORWARD:          0	MERGED:    1904980	TO_CACHE:   10706931

STLB TOTAL     ACCESS:      62469  HIT:      48821  MISS:      13648  HIT %:    78.1524  MISS %:    21.8476   MPKI: 0.27296
STLB LOAD TRANSLATION ACCESS:      62469  HIT:      48821  MISS:      13648  HIT %:    78.1524  MISS %:    21.8476   MPKI: 0.27296
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 145.562 cycles
STLB RQ	ACCESS:      62469	FORWARD:          0	MERGED:          0	TO_CACHE:      62469

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   12493667  HIT:   11674908  MISS:     818759  HIT %:    93.4466  MISS %:    6.55339   MPKI: 16.3752
L1D LOAD      ACCESS:   10035075  HIT:    9216316  MISS:     818759  HIT %:     91.841  MISS %:    8.15897   MPKI: 16.3752
L1D RFO       ACCESS:    2458592  HIT:    2458592  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 328.616 cycles
L1D RQ	ACCESS:   17092777	FORWARD:          0	MERGED:    6883855	TO_CACHE:   10153319
L1D WQ	ACCESS:    2458592	FORWARD:      55603	MERGED:          0	TO_CACHE:    2458592

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7676661  HIT:    7676661  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    7676661  HIT:    7676661  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   12010992	FORWARD:          0	MERGED:    4334329	TO_CACHE:    7676663

BTB TOTAL     ACCESS:     336777  HIT:     336774  MISS:          3  HIT %:    99.9991  MISS %: 0.000890797   MPKI: 6e-05
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     336777  HIT:     336774  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1092007  HIT:     271582  MISS:     820425  HIT %:      24.87  MISS %:      75.13   MPKI: 16.4085
L2C LOAD      ACCESS:     818759  HIT:         86  MISS:     818673  HIT %:  0.0105037  MISS %:    99.9895   MPKI: 16.3735
L2C DATA LOAD MPKI: 16.3735
L2C INSTRUCTION LOAD MPKI: 0
L2C WRITEBACK ACCESS:     259599  HIT:     259596  MISS:          3  HIT %:    99.9988  MISS %: 0.00115563   MPKI: 6e-05
L2C LOAD TRANSLATION ACCESS:      13649  HIT:      11900  MISS:       1749  HIT %:    87.1859  MISS %:    12.8141   MPKI: 0.03498
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 312.86 cycles
L2C RQ	ACCESS:     832408	FORWARD:          0	MERGED:          0	TO_CACHE:     832408
L2C WQ	ACCESS:     259599	FORWARD:          0	MERGED:          0	TO_CACHE:     259599

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 1749
L2C Data Evicting Data 816922
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 1751
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      13648  HIT:      13648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      13648  HIT:      13626  MISS:         22  HIT %:    99.8388  MISS %:   0.161196   MPKI: 0.00044
PSCL2 LOAD TRANSLATION ACCESS:      13648  HIT:      13626  MISS:         22  HIT %:    99.8388  MISS %:   0.161196   MPKI: 0.00044
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1080074  HIT:     259659  MISS:     820415  HIT %:    24.0409  MISS %:    75.9591   MPKI: 16.4083
LLC LOAD      ACCESS:     818673  HIT:         10  MISS:     818663  HIT %: 0.00122149  MISS %:    99.9988   MPKI: 16.3733
LLC WRITEBACK ACCESS:     259652  HIT:     259649  MISS:          3  HIT %:    99.9988  MISS %: 0.00115539   MPKI: 6e-05
LLC LOAD TRANSLATION ACCESS:       1749  HIT:          0  MISS:       1749  HIT %:          0  MISS %:        100   MPKI: 0.03498
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 282.683 cycles
LLC RQ	ACCESS:     820422	FORWARD:          0	MERGED:          0	TO_CACHE:     820422
LLC WQ	ACCESS:     259652	FORWARD:          0	MERGED:          0	TO_CACHE:     259652

LLC Dense regions hint to LLC: 0

RAW hits: 593647
Loads Generated: 17686423
Loads sent to L1D: 17092777
Stores Generated: 2458595
Stores sent to L1D: 2458592
Major fault: 0 Minor fault: 13917
Allocated PAGES: 13917

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     124022  ROW_BUFFER_MISS:     696390
 DBUS_CONGESTED:     929816
 WQ ROW_BUFFER_HIT:     249095  ROW_BUFFER_MISS:      10934  FULL:          0

 AVG_CONGESTED_CYCLE: 67
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 321509
0banks busy for write cycles: 0
1banks busy for read cycles: 36141985
1banks busy for write cycles: 269342
2banks busy for read cycles: 26469966
2banks busy for write cycles: 270829
3banks busy for read cycles: 15075920
3banks busy for write cycles: 271853
4banks busy for read cycles: 5862833
4banks busy for write cycles: 274361
5banks busy for read cycles: 1801564
5banks busy for write cycles: 287017
6banks busy for read cycles: 322103
6banks busy for write cycles: 403887
7banks busy for read cycles: 33499
7banks busy for write cycles: 3054173
8banks busy for read cycles: 1081
8banks busy for write cycles: 29602437

CPU 0 Branch Prediction Accuracy: 99.186% MPKI: 0.0562 Average ROB Occupancy at Mispredict: 329.432
Branch types
NOT_BRANCH: 49654734 99.3095%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 345201 0.690402%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 13917
