 ```verilog
always @(posedge clk) begin
    logic [7:0] temp_min = {a, b, c, d};
    min = temp_min[0];
    for (int i = 1; i < 8; i++) begin
        if (temp_min[i] < min)
            min = temp_min[i];
    end
end