
../compcert-repos/prog2/0.5:     file format elf32-littlearm


Disassembly of section .init:

00010694 <.init>:
   10694:	push	{r3, lr}
   10698:	bl	10750 <_start@@Base+0x3c>
   1069c:	pop	{r3, pc}

Disassembly of section .plt:

000106a0 <strcmp@plt-0x14>:
   106a0:	push	{lr}		; (str lr, [sp, #-4]!)
   106a4:	ldr	lr, [pc, #4]	; 106b0 <strcmp@plt-0x4>
   106a8:	add	lr, pc, lr
   106ac:	ldr	pc, [lr, #8]!
   106b0:	andeq	r0, r1, r0, asr r9

000106b4 <strcmp@plt>:
   106b4:	add	ip, pc, #0, 12
   106b8:	add	ip, ip, #16, 20	; 0x10000
   106bc:	ldr	pc, [ip, #2384]!	; 0x950

000106c0 <printf@plt>:
   106c0:	add	ip, pc, #0, 12
   106c4:	add	ip, ip, #16, 20	; 0x10000
   106c8:	ldr	pc, [ip, #2376]!	; 0x948

000106cc <__libc_start_main@plt>:
   106cc:	add	ip, pc, #0, 12
   106d0:	add	ip, ip, #16, 20	; 0x10000
   106d4:	ldr	pc, [ip, #2368]!	; 0x940

000106d8 <__gmon_start__@plt>:
   106d8:	add	ip, pc, #0, 12
   106dc:	add	ip, ip, #16, 20	; 0x10000
   106e0:	ldr	pc, [ip, #2360]!	; 0x938

000106e4 <bcmp@plt>:
   106e4:	add	ip, pc, #0, 12
   106e8:	add	ip, ip, #16, 20	; 0x10000
   106ec:	ldr	pc, [ip, #2352]!	; 0x930

000106f0 <strlen@plt>:
   106f0:	add	ip, pc, #0, 12
   106f4:	add	ip, ip, #16, 20	; 0x10000
   106f8:	ldr	pc, [ip, #2344]!	; 0x928

000106fc <__isoc99_scanf@plt>:
   106fc:	add	ip, pc, #0, 12
   10700:	add	ip, ip, #16, 20	; 0x10000
   10704:	ldr	pc, [ip, #2336]!	; 0x920

00010708 <abort@plt>:
   10708:	add	ip, pc, #0, 12
   1070c:	add	ip, ip, #16, 20	; 0x10000
   10710:	ldr	pc, [ip, #2328]!	; 0x918

Disassembly of section .text:

00010714 <_start@@Base>:
   10714:	mov	fp, #0
   10718:	mov	lr, #0
   1071c:	pop	{r1}		; (ldr r1, [sp], #4)
   10720:	mov	r2, sp
   10724:	push	{r2}		; (str r2, [sp, #-4]!)
   10728:	push	{r0}		; (str r0, [sp, #-4]!)
   1072c:	ldr	ip, [pc, #16]	; 10744 <_start@@Base+0x30>
   10730:	push	{ip}		; (str ip, [sp, #-4]!)
   10734:	ldr	r0, [pc, #12]	; 10748 <_start@@Base+0x34>
   10738:	ldr	r3, [pc, #12]	; 1074c <_start@@Base+0x38>
   1073c:	bl	106cc <__libc_start_main@plt>
   10740:	bl	10708 <abort@plt>
   10744:	ldrdeq	r0, [r1], -r8
   10748:	andeq	r0, r1, ip, asr #16
   1074c:	andeq	r0, r1, r8, ror sl
   10750:	ldr	r3, [pc, #20]	; 1076c <_start@@Base+0x58>
   10754:	ldr	r2, [pc, #20]	; 10770 <_start@@Base+0x5c>
   10758:	add	r3, pc, r3
   1075c:	ldr	r2, [r3, r2]
   10760:	cmp	r2, #0
   10764:	bxeq	lr
   10768:	b	106d8 <__gmon_start__@plt>
   1076c:	andeq	r0, r1, r0, lsr #17
   10770:	andeq	r0, r0, ip, lsr #32
   10774:	ldr	r0, [pc, #24]	; 10794 <_start@@Base+0x80>
   10778:	ldr	r3, [pc, #24]	; 10798 <_start@@Base+0x84>
   1077c:	cmp	r3, r0
   10780:	bxeq	lr
   10784:	ldr	r3, [pc, #16]	; 1079c <_start@@Base+0x88>
   10788:	cmp	r3, #0
   1078c:	bxeq	lr
   10790:	bx	r3
   10794:	andeq	r1, r2, r8, lsr r0
   10798:	andeq	r1, r2, r8, lsr r0
   1079c:	andeq	r0, r0, r0
   107a0:	ldr	r0, [pc, #36]	; 107cc <_start@@Base+0xb8>
   107a4:	ldr	r1, [pc, #36]	; 107d0 <_start@@Base+0xbc>
   107a8:	sub	r1, r1, r0
   107ac:	asr	r1, r1, #2
   107b0:	add	r1, r1, r1, lsr #31
   107b4:	asrs	r1, r1, #1
   107b8:	bxeq	lr
   107bc:	ldr	r3, [pc, #16]	; 107d4 <_start@@Base+0xc0>
   107c0:	cmp	r3, #0
   107c4:	bxeq	lr
   107c8:	bx	r3
   107cc:	andeq	r1, r2, r8, lsr r0
   107d0:	andeq	r1, r2, r8, lsr r0
   107d4:	andeq	r0, r0, r0
   107d8:	push	{r4, lr}
   107dc:	ldr	r4, [pc, #24]	; 107fc <_start@@Base+0xe8>
   107e0:	ldrb	r3, [r4]
   107e4:	cmp	r3, #0
   107e8:	popne	{r4, pc}
   107ec:	bl	10774 <_start@@Base+0x60>
   107f0:	mov	r3, #1
   107f4:	strb	r3, [r4]
   107f8:	pop	{r4, pc}
   107fc:	andeq	r1, r2, r8, lsr r0
   10800:	b	107a0 <_start@@Base+0x8c>

00010804 <inverte@@Base>:
   10804:	push	{r4, r5, r6, r7, fp, lr}
   10808:	add	fp, sp, #16
   1080c:	mov	r4, r1
   10810:	mov	r5, r0
   10814:	bl	106f0 <strlen@plt>
   10818:	cmp	r0, #0
   1081c:	beq	10848 <inverte@@Base+0x44>
   10820:	sub	r6, r5, #1
   10824:	mov	r7, #0
   10828:	add	r0, r6, r0
   1082c:	ldrb	r0, [r0, -r7]
   10830:	strb	r0, [r4, r7]
   10834:	mov	r0, r5
   10838:	add	r7, r7, #1
   1083c:	bl	106f0 <strlen@plt>
   10840:	cmp	r0, r7
   10844:	bhi	10828 <inverte@@Base+0x24>
   10848:	pop	{r4, r5, r6, r7, fp, pc}

0001084c <main@@Base>:
   1084c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10850:	add	fp, sp, #28
   10854:	sub	sp, sp, #220	; 0xdc
   10858:	vmov.i32	q8, #0	; 0x00000000
   1085c:	add	r9, sp, #112	; 0x70
   10860:	mov	r0, #96	; 0x60
   10864:	mov	r2, #0
   10868:	add	r5, sp, #8
   1086c:	mov	r1, r9
   10870:	vst1.64	{d16-d17}, [r1], r0
   10874:	str	r2, [r1]
   10878:	add	r1, r9, #80	; 0x50
   1087c:	vst1.64	{d16-d17}, [r1]
   10880:	add	r1, r9, #64	; 0x40
   10884:	vst1.64	{d16-d17}, [r1]
   10888:	add	r1, r9, #48	; 0x30
   1088c:	vst1.64	{d16-d17}, [r1]
   10890:	add	r1, r9, #32
   10894:	vst1.64	{d16-d17}, [r1]
   10898:	add	r1, r9, #16
   1089c:	vst1.64	{d16-d17}, [r1]
   108a0:	add	r1, r5, #80	; 0x50
   108a4:	vst1.64	{d16-d17}, [r1]
   108a8:	add	r1, r5, #64	; 0x40
   108ac:	vst1.64	{d16-d17}, [r1]
   108b0:	add	r1, r5, #48	; 0x30
   108b4:	vst1.64	{d16-d17}, [r1]
   108b8:	add	r1, r5, #32
   108bc:	vst1.64	{d16-d17}, [r1]
   108c0:	add	r1, r5, #16
   108c4:	vst1.64	{d16-d17}, [r1]
   108c8:	mov	r1, r5
   108cc:	vst1.64	{d16-d17}, [r1], r0
   108d0:	movw	r0, #2792	; 0xae8
   108d4:	movt	r0, #1
   108d8:	str	r2, [r1]
   108dc:	bl	106c0 <printf@plt>
   108e0:	movw	r0, #2802	; 0xaf2
   108e4:	mov	r1, r9
   108e8:	movt	r0, #1
   108ec:	bl	106fc <__isoc99_scanf@plt>
   108f0:	movw	r1, #2805	; 0xaf5
   108f4:	mov	r0, r9
   108f8:	mov	r2, #2
   108fc:	movt	r1, #1
   10900:	bl	106e4 <bcmp@plt>
   10904:	cmp	r0, #0
   10908:	beq	10a6c <main@@Base+0x220>
   1090c:	movw	r4, #2807	; 0xaf7
   10910:	movw	r6, #2833	; 0xb11
   10914:	movw	r8, #2805	; 0xaf5
   10918:	sub	r0, r9, #32
   1091c:	sub	r7, r9, #1
   10920:	mvn	sl, #31
   10924:	movt	r4, #1
   10928:	movt	r6, #1
   1092c:	movt	r8, #1
   10930:	str	r0, [sp, #4]
   10934:	b	1098c <main@@Base+0x140>
   10938:	mov	r0, r9
   1093c:	mov	r1, r5
   10940:	bl	106b4 <strcmp@plt>
   10944:	cmp	r0, #0
   10948:	mov	r0, r6
   1094c:	mov	r1, r9
   10950:	moveq	r0, r4
   10954:	bl	106c0 <printf@plt>
   10958:	movw	r0, #2792	; 0xae8
   1095c:	movt	r0, #1
   10960:	bl	106c0 <printf@plt>
   10964:	movw	r0, #2802	; 0xaf2
   10968:	mov	r1, r9
   1096c:	movt	r0, #1
   10970:	bl	106fc <__isoc99_scanf@plt>
   10974:	mov	r0, r9
   10978:	mov	r1, r8
   1097c:	mov	r2, #2
   10980:	bl	106e4 <bcmp@plt>
   10984:	cmp	r0, #0
   10988:	beq	10a6c <main@@Base+0x220>
   1098c:	mov	r0, r9
   10990:	bl	106f0 <strlen@plt>
   10994:	cmp	r0, #0
   10998:	beq	10938 <main@@Base+0xec>
   1099c:	mov	r1, #0
   109a0:	cmp	r0, #16
   109a4:	bcc	10a50 <main@@Base+0x204>
   109a8:	bic	r1, r0, #15
   109ac:	mov	r3, #1
   109b0:	subs	r2, r1, #16
   109b4:	add	r2, r3, r2, lsr #4
   109b8:	and	ip, r2, #1
   109bc:	beq	10a08 <main@@Base+0x1bc>
   109c0:	ldr	r3, [sp, #4]
   109c4:	add	r6, r3, r0
   109c8:	sub	r3, r2, ip
   109cc:	mov	r2, #0
   109d0:	add	r4, r6, #16
   109d4:	subs	r3, r3, #2
   109d8:	vld1.8	{d16-d17}, [r4]
   109dc:	add	r4, r5, r2
   109e0:	add	r2, r2, #32
   109e4:	vrev64.8	q8, q8
   109e8:	vext.8	q8, q8, q8, #8
   109ec:	vst1.8	{d16-d17}, [r4]!
   109f0:	vld1.8	{d16-d17}, [r6], sl
   109f4:	vrev64.8	q8, q8
   109f8:	vext.8	q8, q8, q8, #8
   109fc:	vst1.8	{d16-d17}, [r4]
   10a00:	bne	109d0 <main@@Base+0x184>
   10a04:	b	10a0c <main@@Base+0x1c0>
   10a08:	mov	r2, #0
   10a0c:	movw	r6, #2833	; 0xb11
   10a10:	cmp	ip, #0
   10a14:	movt	r6, #1
   10a18:	beq	10a40 <main@@Base+0x1f4>
   10a1c:	mvn	r3, r2
   10a20:	add	r2, r5, r2
   10a24:	add	r3, r0, r3
   10a28:	add	r3, r9, r3
   10a2c:	sub	r3, r3, #15
   10a30:	vld1.8	{d16-d17}, [r3]
   10a34:	vrev64.8	q8, q8
   10a38:	vext.8	q8, q8, q8, #8
   10a3c:	vst1.8	{d16-d17}, [r2]
   10a40:	movw	r4, #2807	; 0xaf7
   10a44:	cmp	r0, r1
   10a48:	movt	r4, #1
   10a4c:	beq	10938 <main@@Base+0xec>
   10a50:	sub	r0, r0, r1
   10a54:	add	r1, r5, r1
   10a58:	ldrb	r2, [r7, r0]
   10a5c:	subs	r0, r0, #1
   10a60:	strb	r2, [r1], #1
   10a64:	bne	10a58 <main@@Base+0x20c>
   10a68:	b	10938 <main@@Base+0xec>
   10a6c:	mov	r0, #0
   10a70:	sub	sp, fp, #28
   10a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00010a78 <__libc_csu_init@@Base>:
   10a78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10a7c:	mov	r7, r0
   10a80:	ldr	r6, [pc, #72]	; 10ad0 <__libc_csu_init@@Base+0x58>
   10a84:	ldr	r5, [pc, #72]	; 10ad4 <__libc_csu_init@@Base+0x5c>
   10a88:	add	r6, pc, r6
   10a8c:	add	r5, pc, r5
   10a90:	sub	r6, r6, r5
   10a94:	mov	r8, r1
   10a98:	mov	r9, r2
   10a9c:	bl	10694 <strcmp@plt-0x20>
   10aa0:	asrs	r6, r6, #2
   10aa4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10aa8:	mov	r4, #0
   10aac:	add	r4, r4, #1
   10ab0:	ldr	r3, [r5], #4
   10ab4:	mov	r2, r9
   10ab8:	mov	r1, r8
   10abc:	mov	r0, r7
   10ac0:	blx	r3
   10ac4:	cmp	r6, r4
   10ac8:	bne	10aac <__libc_csu_init@@Base+0x34>
   10acc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10ad0:	andeq	r0, r1, ip, ror r4
   10ad4:	andeq	r0, r1, r4, ror r4

00010ad8 <__libc_csu_fini@@Base>:
   10ad8:	bx	lr

Disassembly of section .fini:

00010adc <.fini>:
   10adc:	push	{r3, lr}
   10ae0:	pop	{r3, pc}
