<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RV32I, RV64I Instructions &mdash; riscv-isa-pages  documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="RV64I Instructions" href="rv64i.html" />
    <link rel="prev" title="RISC-V Instruction Set Specifications" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            riscv-isa-pages
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">RV32I, RV64I Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#lui">lui</a></li>
<li class="toctree-l2"><a class="reference internal" href="#auipc">auipc</a></li>
<li class="toctree-l2"><a class="reference internal" href="#addi">addi</a></li>
<li class="toctree-l2"><a class="reference internal" href="#slti">slti</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sltiu">sltiu</a></li>
<li class="toctree-l2"><a class="reference internal" href="#xori">xori</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ori">ori</a></li>
<li class="toctree-l2"><a class="reference internal" href="#andi">andi</a></li>
<li class="toctree-l2"><a class="reference internal" href="#slli">slli</a></li>
<li class="toctree-l2"><a class="reference internal" href="#srli">srli</a></li>
<li class="toctree-l2"><a class="reference internal" href="#srai">srai</a></li>
<li class="toctree-l2"><a class="reference internal" href="#add">add</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sub">sub</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sll">sll</a></li>
<li class="toctree-l2"><a class="reference internal" href="#slt">slt</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sltu">sltu</a></li>
<li class="toctree-l2"><a class="reference internal" href="#xor">xor</a></li>
<li class="toctree-l2"><a class="reference internal" href="#srl">srl</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sra">sra</a></li>
<li class="toctree-l2"><a class="reference internal" href="#or">or</a></li>
<li class="toctree-l2"><a class="reference internal" href="#and">and</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fence">fence</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fence-i">fence.i</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrw">csrrw</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrs">csrrs</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrc">csrrc</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrwi">csrrwi</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrsi">csrrsi</a></li>
<li class="toctree-l2"><a class="reference internal" href="#csrrci">csrrci</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ecall">ecall</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ebreak">ebreak</a></li>
<li class="toctree-l2"><a class="reference internal" href="#uret">uret</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sret">sret</a></li>
<li class="toctree-l2"><a class="reference internal" href="#mret">mret</a></li>
<li class="toctree-l2"><a class="reference internal" href="#wfi">wfi</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sfence-vma">sfence.vma</a></li>
<li class="toctree-l2"><a class="reference internal" href="#lb">lb</a></li>
<li class="toctree-l2"><a class="reference internal" href="#lh">lh</a></li>
<li class="toctree-l2"><a class="reference internal" href="#lw">lw</a></li>
<li class="toctree-l2"><a class="reference internal" href="#lbu">lbu</a></li>
<li class="toctree-l2"><a class="reference internal" href="#lhu">lhu</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sb">sb</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sh">sh</a></li>
<li class="toctree-l2"><a class="reference internal" href="#sw">sw</a></li>
<li class="toctree-l2"><a class="reference internal" href="#jal">jal</a></li>
<li class="toctree-l2"><a class="reference internal" href="#jalr">jalr</a></li>
<li class="toctree-l2"><a class="reference internal" href="#beq">beq</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bne">bne</a></li>
<li class="toctree-l2"><a class="reference internal" href="#blt">blt</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bge">bge</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bltu">bltu</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bgeu">bgeu</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="rv64i.html">RV64I Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rvm.html">RV32M, RV64M Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rv64m.html">RV64M Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rva.html">RV32A, RV64A Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rv64a.html">RV64A Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rvfd.html">RV32F, RV64D Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rv64f.html">RV64F Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rv64d.html">RV64D Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="rvc.html">RV32C, RV64C Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="regs.html">Register Definitions</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">riscv-isa-pages</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">RV32I, RV64I Instructions</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/rvi.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="rv32i-rv64i-instructions">
<h1>RV32I, RV64I Instructions<a class="headerlink" href="#rv32i-rv64i-instructions" title="Permalink to this headline"></a></h1>
<section id="lui">
<h2>lui<a class="headerlink" href="#lui" title="Permalink to this headline"></a></h2>
<p>load upper immediate.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="5"><p>imm[31:12]</p></td>
<td><p>rd</p></td>
<td><p>01101</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lui        rd,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = sext(immediate[31:12] &lt;&lt; 12)</div>
</div>
</dd>
</dl>
</section>
<section id="auipc">
<h2>auipc<a class="headerlink" href="#auipc" title="Permalink to this headline"></a></h2>
<p>add upper immediate to pc</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="5"><p>imm[31:12]</p></td>
<td><p>rd</p></td>
<td><p>00101</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">auipc      rd,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Build pc-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the pc, then places the result in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = pc + sext(immediate[31:12] &lt;&lt; 12)</div>
</div>
</dd>
</dl>
</section>
<section id="addi">
<h2>addi<a class="headerlink" href="#addi" title="Permalink to this headline"></a></h2>
<p>add immediate</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">addi       rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result. ADDI rd, rs1, 0 is used to implement the MV rd, rs1 assembler pseudo-instruction.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] + sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="slti">
<h2>slti<a class="headerlink" href="#slti" title="Permalink to this headline"></a></h2>
<p>set less than immediate</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>010</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">slti       rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Place the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;s sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="sltiu">
<h2>sltiu<a class="headerlink" href="#sltiu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>011</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sltiu      rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Place the value 1 in register rd if register rs1 is less than the immediate when both are treated as unsigned numbers, else 0 is written to rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;u sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="xori">
<h2>xori<a class="headerlink" href="#xori" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>100</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">xori       rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rd</div>
<div class="line">Note, “XORI rd, rs1, -1” performs a bitwise logical inversion of register rs1(assembler pseudo-instruction NOT rd, rs)</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] ^ sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="ori">
<h2>ori<a class="headerlink" href="#ori" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>110</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ori        rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise OR on register rs1 and the sign-extended 12-bit immediate and place the result in rd</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] | sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="andi">
<h2>andi<a class="headerlink" href="#andi" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>imm[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>111</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">andi       rd,rs1,imm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise AND on register rs1 and the sign-extended 12-bit immediate and place the result in rd</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &amp; sext(immediate)</div>
</div>
</dd>
</dl>
</section>
<section id="slli">
<h2>slli<a class="headerlink" href="#slli" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>0X</p></td>
<td><p>shamt</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">slli       rd,rs1,shamt</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate</div>
<div class="line">In RV64, bit-25 is used to shamt[5].</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;&lt; shamt</div>
</div>
</dd>
</dl>
</section>
<section id="srli">
<h2>srli<a class="headerlink" href="#srli" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>0X</p></td>
<td><p>shamt</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">srli       rd,rs1,shamt</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate</div>
<div class="line">In RV64, bit-25 is used to shamt[5].</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &gt;&gt;u shamt</div>
</div>
</dd>
</dl>
</section>
<section id="srai">
<h2>srai<a class="headerlink" href="#srai" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>01000</p></td>
<td><p>0X</p></td>
<td><p>shamt</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>00100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">srai       rd,rs1,shamt</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate</div>
<div class="line">In RV64, bit-25 is used to shamt[5].</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &gt;&gt;s shamt</div>
</div>
</dd>
</dl>
</section>
<section id="add">
<h2>add<a class="headerlink" href="#add" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">add        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Adds the registers rs1 and rs2 and stores the result in rd.</div>
<div class="line">Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] + x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="sub">
<h2>sub<a class="headerlink" href="#sub" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>01000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sub        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Subs the register rs2 from rs1 and stores the result in rd.</div>
<div class="line">Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] - x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="sll">
<h2>sll<a class="headerlink" href="#sll" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sll        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;&lt; x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="slt">
<h2>slt<a class="headerlink" href="#slt" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>010</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">slt        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as signed numbers, else 0 is written to rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;s x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="sltu">
<h2>sltu<a class="headerlink" href="#sltu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>011</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sltu       rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as unsigned numbers, else 0 is written to rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &lt;u x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="xor">
<h2>xor<a class="headerlink" href="#xor" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>100</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">xor        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise XOR on registers rs1 and rs2 and place the result in rd</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] ^ x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="srl">
<h2>srl<a class="headerlink" href="#srl" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">srl        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &gt;&gt;u x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="sra">
<h2>sra<a class="headerlink" href="#sra" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>01000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sra        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &gt;&gt;s x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="or">
<h2>or<a class="headerlink" href="#or" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>110</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">or         rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise OR on registers rs1 and rs2 and place the result in rd</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] | x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="and">
<h2>and<a class="headerlink" href="#and" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>111</p></td>
<td><p>rd</p></td>
<td><p>01100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">and        rd,rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Performs bitwise AND on registers rs1 and rs2 and place the result in rd</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = x[rs1] &amp; x[rs2]</div>
</div>
</dd>
</dl>
</section>
<section id="fence">
<h2>fence<a class="headerlink" href="#fence" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-28</p></td>
<td><p>27-24</p></td>
<td><p>23-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>0000</p></td>
<td><p>pred</p></td>
<td><p>succ</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>00011</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">fence pred, succ</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or coprocessors.</div>
<div class="line">Any combination of device input (I), device output (O), memory reads (R), and memory writes (W) may be ordered with respect to any combination of the same.</div>
<div class="line">Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">Fence(pred, succ)</div>
</div>
</dd>
</dl>
</section>
<section id="fence-i">
<h2>fence.i<a class="headerlink" href="#fence-i" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>00000</p></td>
<td><p>00000</p></td>
<td><p>001</p></td>
<td><p>00000</p></td>
<td><p>00011</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">fence.i</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Provides explicit synchronization between writes to instruction memory and instruction fetches on the same hart.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">Fence(Store, Fetch)</div>
</div>
</dd>
</dl>
</section>
<section id="csrrw">
<h2>csrrw<a class="headerlink" href="#csrrw" title="Permalink to this headline"></a></h2>
<p>atomic read/write CSR.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrw      rd,offset,rs1</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Atomically swaps values in the CSRs and integer registers.</div>
<div class="line">CSRRW reads the old value of the CSR, zero-extends the value to XLEN bits, then writes it to integer register rd.</div>
<div class="line">The initial value in rs1 is written to the CSR.</div>
<div class="line">If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t</div>
</div>
</dd>
</dl>
</section>
<section id="csrrs">
<h2>csrrs<a class="headerlink" href="#csrrs" title="Permalink to this headline"></a></h2>
<p>atomic read and set bits in CSR.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>rs1</p></td>
<td><p>010</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrs      rd,offset,rs1</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd.</div>
<div class="line">The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR.</div>
<div class="line">Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable.</div>
<div class="line">Other bits in the CSR are unaffected (though CSRs might have side effects when written).</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t</div>
</div>
</dd>
</dl>
</section>
<section id="csrrc">
<h2>csrrc<a class="headerlink" href="#csrrc" title="Permalink to this headline"></a></h2>
<p>atomic read and clear bits in CSR.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>rs1</p></td>
<td><p>011</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrc      rd,offset,rs1</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd.</div>
<div class="line">The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR.</div>
<div class="line">Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable.</div>
<div class="line">Other bits in the CSR are unaffected.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t = CSRs[csr]; CSRs[csr] = t &amp;∼x[rs1]; x[rd] = t</div>
</div>
</dd>
</dl>
</section>
<section id="csrrwi">
<h2>csrrwi<a class="headerlink" href="#csrrwi" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>uimm</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrwi     rd,offset,uimm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Update the CSR using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = CSRs[csr]; CSRs[csr] = zimm</div>
</div>
</dd>
</dl>
</section>
<section id="csrrsi">
<h2>csrrsi<a class="headerlink" href="#csrrsi" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>uimm</p></td>
<td><p>110</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrsi     rd,offset,uimm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Set CSR bit using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t</div>
</div>
</dd>
</dl>
</section>
<section id="csrrci">
<h2>csrrci<a class="headerlink" href="#csrrci" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>csr</p></td>
<td><p>rs1</p></td>
<td><p>111</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">csrrci     rd,offset,uimm</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Clear CSR bit using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t = CSRs[csr]; CSRs[csr] = t &amp;∼zimm; x[rd] = t</div>
</div>
</dd>
</dl>
</section>
<section id="ecall">
<h2>ecall<a class="headerlink" href="#ecall" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>00000</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ecall</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Make a request to the supporting execution environment.</div>
<div class="line">When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">RaiseException(EnvironmentCall)</div>
</div>
</dd>
</dl>
</section>
<section id="ebreak">
<h2>ebreak<a class="headerlink" href="#ebreak" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>00001</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ebreak</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Used by debuggers to cause control to be transferred back to a debugging environment.</div>
<div class="line">It generates a breakpoint exception and performs no other operation.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">RaiseException(Breakpoint)</div>
</div>
</dd>
</dl>
</section>
<section id="uret">
<h2>uret<a class="headerlink" href="#uret" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00000</p></td>
<td><p>00</p></td>
<td><p>00010</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">uret</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Return from traps in U-mode, and URET copies UPIE into UIE, then sets UPIE.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ExceptionReturn(User)</div>
</div>
</dd>
</dl>
</section>
<section id="sret">
<h2>sret<a class="headerlink" href="#sret" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00010</p></td>
<td><p>00</p></td>
<td><p>00010</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sret</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Return from traps in S-mode, and SRET copies SPIE into SIE, then sets SPIE.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ExceptionReturn(User)</div>
</div>
</dd>
</dl>
</section>
<section id="mret">
<h2>mret<a class="headerlink" href="#mret" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00110</p></td>
<td><p>00</p></td>
<td><p>00010</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">mret</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Return from traps in M-mode, and MRET copies MPIE into MIE, then sets MPIE.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">ExceptionReturn(Machine)</div>
</div>
</dd>
</dl>
</section>
<section id="wfi">
<h2>wfi<a class="headerlink" href="#wfi" title="Permalink to this headline"></a></h2>
<p>wait for interrupt.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00010</p></td>
<td><p>00</p></td>
<td><p>00101</p></td>
<td><p>00000</p></td>
<td><p>000</p></td>
<td><p>00000</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">wfi</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Provides a hint to the implementation that the current hart can be stalled until an interrupt   might need servicing.</div>
<div class="line">Execution of the WFI instruction can also be used to inform the hardware platform that suitable interrupts should preferentially be routed to this hart.</div>
<div class="line">WFI is available in all privileged modes, and optionally available to U-mode.</div>
<div class="line">This instruction may raise an illegal instruction exception when TW=1 in mstatus.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">while (noInterruptsPending) idle</div>
</div>
</dd>
</dl>
</section>
<section id="sfence-vma">
<h2>sfence.vma<a class="headerlink" href="#sfence-vma" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td><p>00010</p></td>
<td><p>01</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>11100</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sfence.vma rs1,rs2</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Guarantees that any previous stores already visible to the current RISC-V hart are ordered before all subsequent implicit references from that hart to the memory-management data structures.</div>
<div class="line">The SFENCE.VMA is used to flush any local hardware caches related to address translation.</div>
<div class="line">It is specified as a fence rather than a TLB flush to provide cleaner semantics with respect to which instructions are affected by the flush operation and to support a wider variety of dynamic caching structures and memory-management schemes.</div>
<div class="line">SFENCE.VMA is also used by higher privilege levels to synchronize page table writes and the address translation hardware.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">Fence(Store, AddressTranslation)</div>
</div>
</dd>
</dl>
</section>
<section id="lb">
<h2>lb<a class="headerlink" href="#lb" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>00000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lb         rd,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Loads a 8-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = sext(M[x[rs1] + sext(offset)][7:0])</div>
</div>
</dd>
</dl>
</section>
<section id="lh">
<h2>lh<a class="headerlink" href="#lh" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>rd</p></td>
<td><p>00000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lh         rd,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Loads a 16-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = sext(M[x[rs1] + sext(offset)][15:0])</div>
</div>
</dd>
</dl>
</section>
<section id="lw">
<h2>lw<a class="headerlink" href="#lw" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>010</p></td>
<td><p>rd</p></td>
<td><p>00000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lw         rd,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Loads a 32-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = sext(M[x[rs1] + sext(offset)][31:0])</div>
</div>
</dd>
</dl>
</section>
<section id="lbu">
<h2>lbu<a class="headerlink" href="#lbu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>100</p></td>
<td><p>rd</p></td>
<td><p>00000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lbu        rd,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Loads a 8-bit value from memory and zero-extends this to XLEN bits before storing it in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = M[x[rs1] + sext(offset)][7:0]</div>
</div>
</dd>
</dl>
</section>
<section id="lhu">
<h2>lhu<a class="headerlink" href="#lhu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>rd</p></td>
<td><p>00000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">lhu        rd,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Loads a 16-bit value from memory and zero-extends this to XLEN bits before storing it in register rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = M[x[rs1] + sext(offset)][15:0]</div>
</div>
</dd>
</dl>
</section>
<section id="sb">
<h2>sb<a class="headerlink" href="#sb" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 24%" />
<col style="width: 11%" />
<col style="width: 7%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[11:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>offset[4:0]</p></td>
<td><p>01000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sb         rs2,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Store 8-bit, values from the low bits of register rs2 to memory.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">M[x[rs1] + sext(offset)] = x[rs2][7:0]</div>
</div>
</dd>
</dl>
</section>
<section id="sh">
<h2>sh<a class="headerlink" href="#sh" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 24%" />
<col style="width: 11%" />
<col style="width: 7%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[11:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>offset[4:0]</p></td>
<td><p>01000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sh         rs2,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Store 16-bit, values from the low bits of register rs2 to memory.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">M[x[rs1] + sext(offset)] = x[rs2][15:0]</div>
</div>
</dd>
</dl>
</section>
<section id="sw">
<h2>sw<a class="headerlink" href="#sw" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 24%" />
<col style="width: 11%" />
<col style="width: 7%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[11:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>010</p></td>
<td><p>offset[4:0]</p></td>
<td><p>01000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">sw         rs2,offset(rs1)</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Store 32-bit, values from the low bits of register rs2 to memory.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">M[x[rs1] + sext(offset)] = x[rs2][31:0]</div>
</div>
</dd>
</dl>
</section>
<section id="jal">
<h2>jal<a class="headerlink" href="#jal" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[20|10:1|11</p></td>
<td colspan="2"><p>19:12]</p></td>
<td><p>rd</p></td>
<td><p>11011</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">jal        rd,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Jump to address and place return address in rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">x[rd] = pc+4; pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="jalr">
<h2>jalr<a class="headerlink" href="#jalr" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="3"><p>offset[11:0]</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>rd</p></td>
<td><p>11001</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">jalr       rd,rs1,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Jump to address and place return address in rd.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">t =pc+4; pc=(x[rs1]+sext(offset))&amp;∼1; x[rd]=t</div>
</div>
</dd>
</dl>
</section>
<section id="beq">
<h2>beq<a class="headerlink" href="#beq" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>000</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">beq        rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 and rs2 are equal.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] == x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="bne">
<h2>bne<a class="headerlink" href="#bne" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>001</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">bne        rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 and rs2 are not equal.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] != x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="blt">
<h2>blt<a class="headerlink" href="#blt" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>100</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">blt        rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 is less than rs2, using signed comparison.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] &lt;s x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="bge">
<h2>bge<a class="headerlink" href="#bge" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>101</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">bge        rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 is greater than or equal to rs2, using signed comparison.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] &gt;=s x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="bltu">
<h2>bltu<a class="headerlink" href="#bltu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>110</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">bltu       rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 is less than rs2, using unsigned comparison.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] &lt;u x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
<section id="bgeu">
<h2>bgeu<a class="headerlink" href="#bgeu" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 6%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>31-27</p></td>
<td><p>26-25</p></td>
<td><p>24-20</p></td>
<td><p>19-15</p></td>
<td><p>14-12</p></td>
<td><p>11-7</p></td>
<td><p>6-2</p></td>
<td><p>1-0</p></td>
</tr>
<tr class="row-even"><td colspan="2"><p>offset[12|10:5]</p></td>
<td><p>rs2</p></td>
<td><p>rs1</p></td>
<td><p>111</p></td>
<td><p>offset[4:1|11]</p></td>
<td><p>11000</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
<dl class="field-list">
<dt class="field-odd">Format</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">bgeu       rs1,rs2,offset</div>
</div>
</dd>
<dt class="field-even">Description</dt>
<dd class="field-even"><div class="line-block">
<div class="line">Take the branch if registers rs1 is greater than or equal to rs2, using unsigned comparison.</div>
</div>
</dd>
<dt class="field-odd">Implementation</dt>
<dd class="field-odd"><div class="line-block">
<div class="line">if (x[rs1] &gt;=u x[rs2]) pc += sext(offset)</div>
</div>
</dd>
</dl>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="RISC-V Instruction Set Specifications" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="rv64i.html" class="btn btn-neutral float-right" title="RV64I Instructions" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019, msyksphinz.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>