{
  "module_name": "a6xx_gmu.xml.h",
  "hash_id": "d73e4f0c9aa16b44b9e7278d05f759bd851eaac29abdb5017fb75fa0f27a6602",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h",
  "human_readable_source": "#ifndef A6XX_GMU_XML\n#define A6XX_GMU_XML\n\n \n\n\n#define A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__MASK\t\t0x00800000\n#define A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__SHIFT\t\t23\nstatic inline uint32_t A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__SHIFT) & A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__MASK;\n}\n#define A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK\t0x40000000\n#define A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__SHIFT\t30\nstatic inline uint32_t A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__SHIFT) & A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK;\n}\n#define A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__MASK\t\t0x00400000\n#define A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__SHIFT\t\t22\nstatic inline uint32_t A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__MASK;\n}\n#define A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__MASK\t\t0x40000000\n#define A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__SHIFT\t\t30\nstatic inline uint32_t A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__MASK;\n}\n#define A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__MASK\t\t0x40000000\n#define A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__SHIFT\t\t30\nstatic inline uint32_t A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__MASK;\n}\n#define A6XX_GMU_OOB_DCVS_SET_MASK__MASK\t\t\t0x00800000\n#define A6XX_GMU_OOB_DCVS_SET_MASK__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_GMU_OOB_DCVS_SET_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_DCVS_SET_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_SET_MASK__MASK;\n}\n#define A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK\t\t\t0x80000000\n#define A6XX_GMU_OOB_DCVS_CHECK_MASK__SHIFT\t\t\t31\nstatic inline uint32_t A6XX_GMU_OOB_DCVS_CHECK_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_DCVS_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK;\n}\n#define A6XX_GMU_OOB_DCVS_CLEAR_MASK__MASK\t\t\t0x80000000\n#define A6XX_GMU_OOB_DCVS_CLEAR_MASK__SHIFT\t\t\t31\nstatic inline uint32_t A6XX_GMU_OOB_DCVS_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_DCVS_CLEAR_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_CLEAR_MASK__MASK;\n}\n#define A6XX_GMU_OOB_GPU_SET_MASK__MASK\t\t\t\t0x00040000\n#define A6XX_GMU_OOB_GPU_SET_MASK__SHIFT\t\t\t18\nstatic inline uint32_t A6XX_GMU_OOB_GPU_SET_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_GPU_SET_MASK__SHIFT) & A6XX_GMU_OOB_GPU_SET_MASK__MASK;\n}\n#define A6XX_GMU_OOB_GPU_CHECK_MASK__MASK\t\t\t0x04000000\n#define A6XX_GMU_OOB_GPU_CHECK_MASK__SHIFT\t\t\t26\nstatic inline uint32_t A6XX_GMU_OOB_GPU_CHECK_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_GPU_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_GPU_CHECK_MASK__MASK;\n}\n#define A6XX_GMU_OOB_GPU_CLEAR_MASK__MASK\t\t\t0x04000000\n#define A6XX_GMU_OOB_GPU_CLEAR_MASK__SHIFT\t\t\t26\nstatic inline uint32_t A6XX_GMU_OOB_GPU_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_GPU_CLEAR_MASK__SHIFT) & A6XX_GMU_OOB_GPU_CLEAR_MASK__MASK;\n}\n#define A6XX_GMU_OOB_PERFCNTR_SET_MASK__MASK\t\t\t0x00020000\n#define A6XX_GMU_OOB_PERFCNTR_SET_MASK__SHIFT\t\t\t17\nstatic inline uint32_t A6XX_GMU_OOB_PERFCNTR_SET_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_PERFCNTR_SET_MASK__SHIFT) & A6XX_GMU_OOB_PERFCNTR_SET_MASK__MASK;\n}\n#define A6XX_GMU_OOB_PERFCNTR_CHECK_MASK__MASK\t\t\t0x02000000\n#define A6XX_GMU_OOB_PERFCNTR_CHECK_MASK__SHIFT\t\t\t25\nstatic inline uint32_t A6XX_GMU_OOB_PERFCNTR_CHECK_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_PERFCNTR_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_PERFCNTR_CHECK_MASK__MASK;\n}\n#define A6XX_GMU_OOB_PERFCNTR_CLEAR_MASK__MASK\t\t\t0x02000000\n#define A6XX_GMU_OOB_PERFCNTR_CLEAR_MASK__SHIFT\t\t\t25\nstatic inline uint32_t A6XX_GMU_OOB_PERFCNTR_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_OOB_PERFCNTR_CLEAR_MASK__SHIFT) & A6XX_GMU_OOB_PERFCNTR_CLEAR_MASK__MASK;\n}\n#define A6XX_HFI_IRQ_MSGQ_MASK\t\t\t\t\t0x00000001\n#define A6XX_HFI_IRQ_DSGQ_MASK__MASK\t\t\t\t0x00000002\n#define A6XX_HFI_IRQ_DSGQ_MASK__SHIFT\t\t\t\t1\nstatic inline uint32_t A6XX_HFI_IRQ_DSGQ_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HFI_IRQ_DSGQ_MASK__SHIFT) & A6XX_HFI_IRQ_DSGQ_MASK__MASK;\n}\n#define A6XX_HFI_IRQ_BLOCKED_MSG_MASK__MASK\t\t\t0x00000004\n#define A6XX_HFI_IRQ_BLOCKED_MSG_MASK__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_HFI_IRQ_BLOCKED_MSG_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HFI_IRQ_BLOCKED_MSG_MASK__SHIFT) & A6XX_HFI_IRQ_BLOCKED_MSG_MASK__MASK;\n}\n#define A6XX_HFI_IRQ_CM3_FAULT_MASK__MASK\t\t\t0x00800000\n#define A6XX_HFI_IRQ_CM3_FAULT_MASK__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_HFI_IRQ_CM3_FAULT_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HFI_IRQ_CM3_FAULT_MASK__SHIFT) & A6XX_HFI_IRQ_CM3_FAULT_MASK__MASK;\n}\n#define A6XX_HFI_IRQ_GMU_ERR_MASK__MASK\t\t\t\t0x007f0000\n#define A6XX_HFI_IRQ_GMU_ERR_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_HFI_IRQ_GMU_ERR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HFI_IRQ_GMU_ERR_MASK__SHIFT) & A6XX_HFI_IRQ_GMU_ERR_MASK__MASK;\n}\n#define A6XX_HFI_IRQ_OOB_MASK__MASK\t\t\t\t0xff000000\n#define A6XX_HFI_IRQ_OOB_MASK__SHIFT\t\t\t\t24\nstatic inline uint32_t A6XX_HFI_IRQ_OOB_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HFI_IRQ_OOB_MASK__SHIFT) & A6XX_HFI_IRQ_OOB_MASK__MASK;\n}\n#define A6XX_HFI_H2F_IRQ_MASK_BIT\t\t\t\t0x00000001\n#define REG_A6XX_GPU_GMU_GX_SPTPRAC_CLOCK_CONTROL\t\t0x00000080\n\n#define REG_A6XX_GMU_GX_SPTPRAC_POWER_CONTROL\t\t\t0x00000081\n\n#define REG_A6XX_GMU_CM3_ITCM_START\t\t\t\t0x00000c00\n\n#define REG_A6XX_GMU_CM3_DTCM_START\t\t\t\t0x00001c00\n\n#define REG_A6XX_GMU_NMI_CONTROL_STATUS\t\t\t\t0x000023f0\n\n#define REG_A6XX_GMU_BOOT_SLUMBER_OPTION\t\t\t0x000023f8\n\n#define REG_A6XX_GMU_GX_VOTE_IDX\t\t\t\t0x000023f9\n\n#define REG_A6XX_GMU_MX_VOTE_IDX\t\t\t\t0x000023fa\n\n#define REG_A6XX_GMU_DCVS_ACK_OPTION\t\t\t\t0x000023fc\n\n#define REG_A6XX_GMU_DCVS_PERF_SETTING\t\t\t\t0x000023fd\n\n#define REG_A6XX_GMU_DCVS_BW_SETTING\t\t\t\t0x000023fe\n\n#define REG_A6XX_GMU_DCVS_RETURN\t\t\t\t0x000023ff\n\n#define REG_A6XX_GMU_ICACHE_CONFIG\t\t\t\t0x00004c00\n\n#define REG_A6XX_GMU_DCACHE_CONFIG\t\t\t\t0x00004c01\n\n#define REG_A6XX_GMU_SYS_BUS_CONFIG\t\t\t\t0x00004c0f\n\n#define REG_A6XX_GMU_CM3_SYSRESET\t\t\t\t0x00005000\n\n#define REG_A6XX_GMU_CM3_BOOT_CONFIG\t\t\t\t0x00005001\n\n#define REG_A6XX_GMU_CM3_FW_BUSY\t\t\t\t0x0000501a\n\n#define REG_A6XX_GMU_CM3_FW_INIT_RESULT\t\t\t\t0x0000501c\n\n#define REG_A6XX_GMU_CM3_CFG\t\t\t\t\t0x0000502d\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_ENABLE\t\t0x00005040\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_SELECT_0\t\t0x00005041\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_SELECT_1\t\t0x00005042\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_0_L\t\t0x00005044\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_0_H\t\t0x00005045\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_1_L\t\t0x00005046\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_1_H\t\t0x00005047\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_2_L\t\t0x00005048\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_2_H\t\t0x00005049\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_3_L\t\t0x0000504a\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_3_H\t\t0x0000504b\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_4_L\t\t0x0000504c\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_4_H\t\t0x0000504d\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_5_L\t\t0x0000504e\n\n#define REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_5_H\t\t0x0000504f\n\n#define REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL\t\t\t0x000050c0\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_IFPC_ENABLE\t\t0x00000001\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_HM_POWER_COLLAPSE_ENABLE\t0x00000002\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_SPTPRAC_POWER_CONTROL_ENABLE\t0x00000004\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_NUM_PASS_SKIPS__MASK\t0x00003c00\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_NUM_PASS_SKIPS__SHIFT\t10\nstatic inline uint32_t A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_NUM_PASS_SKIPS(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_NUM_PASS_SKIPS__SHIFT) & A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_NUM_PASS_SKIPS__MASK;\n}\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_MIN_PASS_LENGTH__MASK\t0xffffc000\n#define A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_MIN_PASS_LENGTH__SHIFT\t14\nstatic inline uint32_t A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_MIN_PASS_LENGTH(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_MIN_PASS_LENGTH__SHIFT) & A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_MIN_PASS_LENGTH__MASK;\n}\n\n#define REG_A6XX_GMU_PWR_COL_INTER_FRAME_HYST\t\t\t0x000050c1\n\n#define REG_A6XX_GMU_PWR_COL_SPTPRAC_HYST\t\t\t0x000050c2\n\n#define REG_A6XX_GMU_SPTPRAC_PWR_CLK_STATUS\t\t\t0x000050d0\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_SPTPRAC_GDSC_POWERING_OFF\t0x00000001\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_SPTPRAC_GDSC_POWERING_ON\t0x00000002\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_SPTPRAC_GDSC_POWER_OFF\t0x00000004\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_SPTPRAC_GDSC_POWER_ON\t0x00000008\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_SP_CLOCK_OFF\t\t0x00000010\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_GMU_UP_POWER_STATE\t0x00000020\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_GX_HM_GDSC_POWER_OFF\t0x00000040\n#define A6XX_GMU_SPTPRAC_PWR_CLK_STATUS_GX_HM_CLK_OFF\t\t0x00000080\n\n#define REG_A6XX_GMU_GPU_NAP_CTRL\t\t\t\t0x000050e4\n#define A6XX_GMU_GPU_NAP_CTRL_HW_NAP_ENABLE\t\t\t0x00000001\n#define A6XX_GMU_GPU_NAP_CTRL_SID__MASK\t\t\t\t0x000001f0\n#define A6XX_GMU_GPU_NAP_CTRL_SID__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_GMU_GPU_NAP_CTRL_SID(uint32_t val)\n{\n\treturn ((val) << A6XX_GMU_GPU_NAP_CTRL_SID__SHIFT) & A6XX_GMU_GPU_NAP_CTRL_SID__MASK;\n}\n\n#define REG_A6XX_GMU_RPMH_CTRL\t\t\t\t\t0x000050e8\n#define A6XX_GMU_RPMH_CTRL_RPMH_INTERFACE_ENABLE\t\t0x00000001\n#define A6XX_GMU_RPMH_CTRL_LLC_VOTE_ENABLE\t\t\t0x00000010\n#define A6XX_GMU_RPMH_CTRL_DDR_VOTE_ENABLE\t\t\t0x00000100\n#define A6XX_GMU_RPMH_CTRL_MX_VOTE_ENABLE\t\t\t0x00000200\n#define A6XX_GMU_RPMH_CTRL_CX_VOTE_ENABLE\t\t\t0x00000400\n#define A6XX_GMU_RPMH_CTRL_GFX_VOTE_ENABLE\t\t\t0x00000800\n#define A6XX_GMU_RPMH_CTRL_DDR_MIN_VOTE_ENABLE\t\t\t0x00001000\n#define A6XX_GMU_RPMH_CTRL_MX_MIN_VOTE_ENABLE\t\t\t0x00002000\n#define A6XX_GMU_RPMH_CTRL_CX_MIN_VOTE_ENABLE\t\t\t0x00004000\n#define A6XX_GMU_RPMH_CTRL_GFX_MIN_VOTE_ENABLE\t\t\t0x00008000\n\n#define REG_A6XX_GMU_RPMH_HYST_CTRL\t\t\t\t0x000050e9\n\n#define REG_A6XX_GPU_GMU_CX_GMU_RPMH_POWER_STATE\t\t0x000050ec\n\n#define REG_A6XX_GPU_GMU_CX_GMU_CX_FAL_INTF\t\t\t0x000050f0\n\n#define REG_A6XX_GPU_GMU_CX_GMU_CX_FALNEXT_INTF\t\t\t0x000050f1\n\n#define REG_A6XX_GPU_GMU_CX_GMU_PWR_COL_CP_MSG\t\t\t0x00005100\n\n#define REG_A6XX_GPU_GMU_CX_GMU_PWR_COL_CP_RESP\t\t\t0x00005101\n\n#define REG_A6XX_GMU_BOOT_KMD_LM_HANDSHAKE\t\t\t0x000051f0\n\n#define REG_A6XX_GMU_LLM_GLM_SLEEP_CTRL\t\t\t\t0x00005157\n\n#define REG_A6XX_GMU_LLM_GLM_SLEEP_STATUS\t\t\t0x00005158\n\n#define REG_A6XX_GMU_ALWAYS_ON_COUNTER_L\t\t\t0x00005088\n\n#define REG_A6XX_GMU_ALWAYS_ON_COUNTER_H\t\t\t0x00005089\n\n#define REG_A6XX_GMU_GMU_PWR_COL_KEEPALIVE\t\t\t0x000050c3\n\n#define REG_A6XX_GMU_HFI_CTRL_STATUS\t\t\t\t0x00005180\n\n#define REG_A6XX_GMU_HFI_VERSION_INFO\t\t\t\t0x00005181\n\n#define REG_A6XX_GMU_HFI_SFR_ADDR\t\t\t\t0x00005182\n\n#define REG_A6XX_GMU_HFI_MMAP_ADDR\t\t\t\t0x00005183\n\n#define REG_A6XX_GMU_HFI_QTBL_INFO\t\t\t\t0x00005184\n\n#define REG_A6XX_GMU_HFI_QTBL_ADDR\t\t\t\t0x00005185\n\n#define REG_A6XX_GMU_HFI_CTRL_INIT\t\t\t\t0x00005186\n\n#define REG_A6XX_GMU_GMU2HOST_INTR_SET\t\t\t\t0x00005190\n\n#define REG_A6XX_GMU_GMU2HOST_INTR_CLR\t\t\t\t0x00005191\n\n#define REG_A6XX_GMU_GMU2HOST_INTR_INFO\t\t\t\t0x00005192\n#define A6XX_GMU_GMU2HOST_INTR_INFO_MSGQ\t\t\t0x00000001\n#define A6XX_GMU_GMU2HOST_INTR_INFO_CM3_FAULT\t\t\t0x00800000\n\n#define REG_A6XX_GMU_GMU2HOST_INTR_MASK\t\t\t\t0x00005193\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_SET\t\t\t\t0x00005194\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_CLR\t\t\t\t0x00005195\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_RAW_INFO\t\t\t0x00005196\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_EN_0\t\t\t\t0x00005197\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_EN_1\t\t\t\t0x00005198\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_EN_2\t\t\t\t0x00005199\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_EN_3\t\t\t\t0x0000519a\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_INFO_0\t\t\t0x0000519b\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_INFO_1\t\t\t0x0000519c\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_INFO_2\t\t\t0x0000519d\n\n#define REG_A6XX_GMU_HOST2GMU_INTR_INFO_3\t\t\t0x0000519e\n\n#define REG_A6XX_GMU_GENERAL_1\t\t\t\t\t0x000051c6\n\n#define REG_A6XX_GMU_GENERAL_7\t\t\t\t\t0x000051cc\n\n#define REG_A6XX_GMU_ISENSE_CTRL\t\t\t\t0x0000515d\n\n#define REG_A6XX_GPU_CS_ENABLE_REG\t\t\t\t0x00008920\n\n#define REG_A6XX_GPU_GMU_CX_GMU_ISENSE_CTRL\t\t\t0x0000515d\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_CONTROL3\t\t0x00008578\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_CONTROL2\t\t0x00008558\n\n#define REG_A6XX_GPU_CS_A_SENSOR_CTRL_0\t\t\t\t0x00008580\n\n#define REG_A6XX_GPU_CS_A_SENSOR_CTRL_2\t\t\t\t0x00027ada\n\n#define REG_A6XX_GPU_CS_SENSOR_GENERAL_STATUS\t\t\t0x0000881a\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_CONTROL1\t\t0x00008957\n\n#define REG_A6XX_GPU_CS_SENSOR_GENERAL_STATUS\t\t\t0x0000881a\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_STATUS1_0\t\t0x0000881d\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_STATUS1_2\t\t0x0000881f\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_STATUS1_4\t\t0x00008821\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_DONE\t\t\t0x00008965\n\n#define REG_A6XX_GPU_CS_AMP_PERIOD_CTRL\t\t\t\t0x0000896d\n\n#define REG_A6XX_GPU_CS_AMP_CALIBRATION_DONE\t\t\t0x00008965\n\n#define REG_A6XX_GPU_GMU_CX_GMU_PWR_THRESHOLD\t\t\t0x0000514d\n\n#define REG_A6XX_GMU_AO_INTERRUPT_EN\t\t\t\t0x00009303\n\n#define REG_A6XX_GMU_AO_HOST_INTERRUPT_CLR\t\t\t0x00009304\n\n#define REG_A6XX_GMU_AO_HOST_INTERRUPT_STATUS\t\t\t0x00009305\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_WDOG_BITE\t\t0x00000001\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_RSCC_COMP\t\t0x00000002\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_VDROOP\t\t0x00000004\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_FENCE_ERR\t\t0x00000008\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_DBD_WAKEUP\t\t0x00000010\n#define A6XX_GMU_AO_HOST_INTERRUPT_STATUS_HOST_AHB_BUS_ERROR\t0x00000020\n\n#define REG_A6XX_GMU_AO_HOST_INTERRUPT_MASK\t\t\t0x00009306\n\n#define REG_A6XX_GPU_GMU_AO_GMU_CGC_MODE_CNTL\t\t\t0x00009309\n\n#define REG_A6XX_GPU_GMU_AO_GMU_CGC_DELAY_CNTL\t\t\t0x0000930a\n\n#define REG_A6XX_GPU_GMU_AO_GMU_CGC_HYST_CNTL\t\t\t0x0000930b\n\n#define REG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS\t\t\t0x0000930c\n#define A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS_GPUBUSYIGNAHB\t0x00800000\n\n#define REG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS2\t\t\t0x0000930d\n\n#define REG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_MASK\t\t\t0x0000930e\n\n#define REG_A6XX_GMU_AO_AHB_FENCE_CTRL\t\t\t\t0x00009310\n\n#define REG_A6XX_GMU_AHB_FENCE_STATUS\t\t\t\t0x00009313\n\n#define REG_A6XX_GMU_AHB_FENCE_STATUS_CLR\t\t\t0x00009314\n\n#define REG_A6XX_GMU_RBBM_INT_UNMASKED_STATUS\t\t\t0x00009315\n\n#define REG_A6XX_GMU_AO_SPARE_CNTL\t\t\t\t0x00009316\n\n#define REG_A6XX_GMU_RSCC_CONTROL_REQ\t\t\t\t0x00009307\n\n#define REG_A6XX_GMU_RSCC_CONTROL_ACK\t\t\t\t0x00009308\n\n#define REG_A6XX_GMU_AHB_FENCE_RANGE_0\t\t\t\t0x00009311\n\n#define REG_A6XX_GMU_AHB_FENCE_RANGE_1\t\t\t\t0x00009312\n\n#define REG_A6XX_GPU_CC_GX_GDSCR\t\t\t\t0x00009c03\n\n#define REG_A6XX_GPU_CC_GX_DOMAIN_MISC\t\t\t\t0x00009d42\n\n#define REG_A6XX_GPU_CPR_FSM_CTL\t\t\t\t0x0000c001\n\n#define REG_A6XX_GPU_RSCC_RSC_STATUS0_DRV0\t\t\t0x00000004\n\n#define REG_A6XX_RSCC_PDC_SEQ_START_ADDR\t\t\t0x00000008\n\n#define REG_A6XX_RSCC_PDC_MATCH_VALUE_LO\t\t\t0x00000009\n\n#define REG_A6XX_RSCC_PDC_MATCH_VALUE_HI\t\t\t0x0000000a\n\n#define REG_A6XX_RSCC_PDC_SLAVE_ID_DRV0\t\t\t\t0x0000000b\n\n#define REG_A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR\t\t\t0x0000000d\n\n#define REG_A6XX_RSCC_HIDDEN_TCS_CMD0_DATA\t\t\t0x0000000e\n\n#define REG_A6XX_RSCC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0\t\t0x00000082\n\n#define REG_A6XX_RSCC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0\t\t0x00000083\n\n#define REG_A6XX_RSCC_TIMESTAMP_UNIT1_EN_DRV0\t\t\t0x00000089\n\n#define REG_A6XX_RSCC_TIMESTAMP_UNIT1_OUTPUT_DRV0\t\t0x0000008c\n\n#define REG_A6XX_RSCC_OVERRIDE_START_ADDR\t\t\t0x00000100\n\n#define REG_A6XX_RSCC_SEQ_BUSY_DRV0\t\t\t\t0x00000101\n\n#define REG_A6XX_RSCC_SEQ_MEM_0_DRV0\t\t\t\t0x00000180\n\n#define REG_A6XX_RSCC_TCS0_DRV0_STATUS\t\t\t\t0x00000346\n\n#define REG_A6XX_RSCC_TCS1_DRV0_STATUS\t\t\t\t0x000003ee\n\n#define REG_A6XX_RSCC_TCS2_DRV0_STATUS\t\t\t\t0x00000496\n\n#define REG_A6XX_RSCC_TCS3_DRV0_STATUS\t\t\t\t0x0000053e\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}