INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'g110064539' on host 'HLS03' (Linux_x86_64 version 5.8.0-41-generic) on Wed Sep 14 20:26:14 CST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/mnt/HLSNAS/g110064539/composable_IP_file/CP_insert_src/CP'
Sourcing Tcl script '/mnt/HLSNAS/g110064539/composable_IP_file/CP_insert_src/CP/project/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project project 
INFO: [HLS 200-10] Opening project '/mnt/HLSNAS/g110064539/composable_IP_file/CP_insert_src/CP/project'.
INFO: [HLS 200-1510] Running: set_top CP_insertion 
INFO: [HLS 200-1510] Running: add_files ../CP_insertion.cpp 
INFO: [HLS 200-10] Adding design file '../CP_insertion.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../CP_insertion.h 
INFO: [HLS 200-10] Adding design file '../CP_insertion.h' to the project
INFO: [HLS 200-1510] Running: add_files ../data_path.hpp 
INFO: [HLS 200-10] Adding design file '../data_path.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../syn_CP_removal.cpp 
INFO: [HLS 200-10] Adding design file '../syn_CP_removal.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../syn_CP_removal.h 
INFO: [HLS 200-10] Adding design file '../syn_CP_removal.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/mnt/HLSNAS/g110064539/composable_IP_file/CP_insert_src/CP/project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: set_directive_top -name CP_insertion CP_insertion 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 2.0.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 20:26:21 2022...
INFO: [HLS 200-802] Generated output file project/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.8 seconds. CPU system time: 0.5 seconds. Elapsed time: 9.74 seconds; current allocated memory: 258.958 MB.
