$date
	Wed Jan 31 22:44:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example1_assignment $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 4 # c [3:0] $end
$var wire 4 $ m [3:0] $end
$var wire 4 % n [3:0] $end
$var wire 4 & y [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bz %
bz $
bx #
bz "
bz !
$end
