Designed an SPI masterâ€“slave communication protocol supporting single-slave operation using Verilog.
Implemented FSM-based control logic and shift registers for serial data transfer and verified timing and data integrity through RTL simulation.
