Day 1 of Week 1 involves intro toverilog RTL design and synthesis, labs in iverilog, gtkwave, yosys and sky130 PDKs
"All required documents are uploaded as images"
