// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/16/2023 11:15:00"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module program_counter (
	clk,
	pc_next,
	reset,
	pc,
	pc_4);
input 	clk;
input 	[31:0] pc_next;
input 	reset;
output 	[31:0] pc;
output 	[31:0] pc_4;

// Design Ports Information
// pc[0]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[2]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[3]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[4]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[5]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[7]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[8]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[9]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[10]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[11]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[13]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[14]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[15]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[16]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[17]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[18]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[19]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[20]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[22]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[23]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[24]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[25]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[26]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[27]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[28]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[29]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[30]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[31]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[0]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[2]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[3]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[4]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[5]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[8]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[10]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[11]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[12]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[13]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[14]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[15]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[16]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[17]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[18]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[19]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[20]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[21]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[22]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[23]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[24]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[25]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[26]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[27]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[28]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[29]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[30]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_4[31]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[2]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[3]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[5]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[7]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[9]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[10]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[11]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[12]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[13]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[14]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[15]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[16]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[17]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[18]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[19]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[20]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[21]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[22]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[23]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[24]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[25]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[26]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[27]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[28]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[29]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[30]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc_next[31]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("risc-v_v_fast.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \pc[0]~reg0_regout ;
wire \pc[1]~reg0feeder_combout ;
wire \pc[1]~reg0_regout ;
wire \pc[2]~reg0_regout ;
wire \pc[3]~reg0feeder_combout ;
wire \pc[3]~reg0_regout ;
wire \pc[4]~reg0_regout ;
wire \pc[5]~reg0_regout ;
wire \pc[6]~reg0_regout ;
wire \pc[7]~reg0_regout ;
wire \pc[8]~reg0_regout ;
wire \pc[9]~reg0_regout ;
wire \pc[10]~reg0_regout ;
wire \pc[11]~reg0_regout ;
wire \pc[12]~reg0_regout ;
wire \pc[13]~reg0_regout ;
wire \pc[14]~reg0_regout ;
wire \pc[15]~reg0_regout ;
wire \pc[16]~reg0_regout ;
wire \pc[17]~reg0_regout ;
wire \pc[18]~reg0_regout ;
wire \pc[19]~reg0_regout ;
wire \pc[20]~reg0_regout ;
wire \pc[21]~reg0_regout ;
wire \pc[22]~reg0_regout ;
wire \pc[23]~reg0_regout ;
wire \pc[24]~reg0_regout ;
wire \pc[25]~reg0_regout ;
wire \pc[26]~reg0_regout ;
wire \pc[27]~reg0_regout ;
wire \pc[28]~reg0_regout ;
wire \pc[29]~reg0_regout ;
wire \pc[30]~reg0_regout ;
wire \pc[31]~reg0_regout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire [31:0] \pc_next~combout ;


// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[0]));
// synopsys translate_off
defparam \pc_next[0]~I .input_async_reset = "none";
defparam \pc_next[0]~I .input_power_up = "low";
defparam \pc_next[0]~I .input_register_mode = "none";
defparam \pc_next[0]~I .input_sync_reset = "none";
defparam \pc_next[0]~I .oe_async_reset = "none";
defparam \pc_next[0]~I .oe_power_up = "low";
defparam \pc_next[0]~I .oe_register_mode = "none";
defparam \pc_next[0]~I .oe_sync_reset = "none";
defparam \pc_next[0]~I .operation_mode = "input";
defparam \pc_next[0]~I .output_async_reset = "none";
defparam \pc_next[0]~I .output_power_up = "low";
defparam \pc_next[0]~I .output_register_mode = "none";
defparam \pc_next[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X31_Y35_N1
cycloneii_lcell_ff \pc[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[0]~reg0_regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[1]));
// synopsys translate_off
defparam \pc_next[1]~I .input_async_reset = "none";
defparam \pc_next[1]~I .input_power_up = "low";
defparam \pc_next[1]~I .input_register_mode = "none";
defparam \pc_next[1]~I .input_sync_reset = "none";
defparam \pc_next[1]~I .oe_async_reset = "none";
defparam \pc_next[1]~I .oe_power_up = "low";
defparam \pc_next[1]~I .oe_register_mode = "none";
defparam \pc_next[1]~I .oe_sync_reset = "none";
defparam \pc_next[1]~I .operation_mode = "input";
defparam \pc_next[1]~I .output_async_reset = "none";
defparam \pc_next[1]~I .output_power_up = "low";
defparam \pc_next[1]~I .output_register_mode = "none";
defparam \pc_next[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \pc[1]~reg0feeder (
// Equation(s):
// \pc[1]~reg0feeder_combout  = \pc_next~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc_next~combout [1]),
	.cin(gnd),
	.combout(\pc[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \pc[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N1
cycloneii_lcell_ff \pc[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[1]~reg0_regout ));

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[2]));
// synopsys translate_off
defparam \pc_next[2]~I .input_async_reset = "none";
defparam \pc_next[2]~I .input_power_up = "low";
defparam \pc_next[2]~I .input_register_mode = "none";
defparam \pc_next[2]~I .input_sync_reset = "none";
defparam \pc_next[2]~I .oe_async_reset = "none";
defparam \pc_next[2]~I .oe_power_up = "low";
defparam \pc_next[2]~I .oe_register_mode = "none";
defparam \pc_next[2]~I .oe_sync_reset = "none";
defparam \pc_next[2]~I .operation_mode = "input";
defparam \pc_next[2]~I .output_async_reset = "none";
defparam \pc_next[2]~I .output_power_up = "low";
defparam \pc_next[2]~I .output_register_mode = "none";
defparam \pc_next[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N5
cycloneii_lcell_ff \pc[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[2]~reg0_regout ));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[3]));
// synopsys translate_off
defparam \pc_next[3]~I .input_async_reset = "none";
defparam \pc_next[3]~I .input_power_up = "low";
defparam \pc_next[3]~I .input_register_mode = "none";
defparam \pc_next[3]~I .input_sync_reset = "none";
defparam \pc_next[3]~I .oe_async_reset = "none";
defparam \pc_next[3]~I .oe_power_up = "low";
defparam \pc_next[3]~I .oe_register_mode = "none";
defparam \pc_next[3]~I .oe_sync_reset = "none";
defparam \pc_next[3]~I .operation_mode = "input";
defparam \pc_next[3]~I .output_async_reset = "none";
defparam \pc_next[3]~I .output_power_up = "low";
defparam \pc_next[3]~I .output_register_mode = "none";
defparam \pc_next[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \pc[3]~reg0feeder (
// Equation(s):
// \pc[3]~reg0feeder_combout  = \pc_next~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc_next~combout [3]),
	.cin(gnd),
	.combout(\pc[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \pc[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N1
cycloneii_lcell_ff \pc[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[3]~reg0_regout ));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[4]));
// synopsys translate_off
defparam \pc_next[4]~I .input_async_reset = "none";
defparam \pc_next[4]~I .input_power_up = "low";
defparam \pc_next[4]~I .input_register_mode = "none";
defparam \pc_next[4]~I .input_sync_reset = "none";
defparam \pc_next[4]~I .oe_async_reset = "none";
defparam \pc_next[4]~I .oe_power_up = "low";
defparam \pc_next[4]~I .oe_register_mode = "none";
defparam \pc_next[4]~I .oe_sync_reset = "none";
defparam \pc_next[4]~I .operation_mode = "input";
defparam \pc_next[4]~I .output_async_reset = "none";
defparam \pc_next[4]~I .output_power_up = "low";
defparam \pc_next[4]~I .output_register_mode = "none";
defparam \pc_next[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N7
cycloneii_lcell_ff \pc[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[4]~reg0_regout ));

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[5]));
// synopsys translate_off
defparam \pc_next[5]~I .input_async_reset = "none";
defparam \pc_next[5]~I .input_power_up = "low";
defparam \pc_next[5]~I .input_register_mode = "none";
defparam \pc_next[5]~I .input_sync_reset = "none";
defparam \pc_next[5]~I .oe_async_reset = "none";
defparam \pc_next[5]~I .oe_power_up = "low";
defparam \pc_next[5]~I .oe_register_mode = "none";
defparam \pc_next[5]~I .oe_sync_reset = "none";
defparam \pc_next[5]~I .operation_mode = "input";
defparam \pc_next[5]~I .output_async_reset = "none";
defparam \pc_next[5]~I .output_power_up = "low";
defparam \pc_next[5]~I .output_register_mode = "none";
defparam \pc_next[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N9
cycloneii_lcell_ff \pc[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[5]~reg0_regout ));

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[6]));
// synopsys translate_off
defparam \pc_next[6]~I .input_async_reset = "none";
defparam \pc_next[6]~I .input_power_up = "low";
defparam \pc_next[6]~I .input_register_mode = "none";
defparam \pc_next[6]~I .input_sync_reset = "none";
defparam \pc_next[6]~I .oe_async_reset = "none";
defparam \pc_next[6]~I .oe_power_up = "low";
defparam \pc_next[6]~I .oe_register_mode = "none";
defparam \pc_next[6]~I .oe_sync_reset = "none";
defparam \pc_next[6]~I .operation_mode = "input";
defparam \pc_next[6]~I .output_async_reset = "none";
defparam \pc_next[6]~I .output_power_up = "low";
defparam \pc_next[6]~I .output_register_mode = "none";
defparam \pc_next[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N11
cycloneii_lcell_ff \pc[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[6]~reg0_regout ));

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[7]));
// synopsys translate_off
defparam \pc_next[7]~I .input_async_reset = "none";
defparam \pc_next[7]~I .input_power_up = "low";
defparam \pc_next[7]~I .input_register_mode = "none";
defparam \pc_next[7]~I .input_sync_reset = "none";
defparam \pc_next[7]~I .oe_async_reset = "none";
defparam \pc_next[7]~I .oe_power_up = "low";
defparam \pc_next[7]~I .oe_register_mode = "none";
defparam \pc_next[7]~I .oe_sync_reset = "none";
defparam \pc_next[7]~I .operation_mode = "input";
defparam \pc_next[7]~I .output_async_reset = "none";
defparam \pc_next[7]~I .output_power_up = "low";
defparam \pc_next[7]~I .output_register_mode = "none";
defparam \pc_next[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N13
cycloneii_lcell_ff \pc[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[7]~reg0_regout ));

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[8]));
// synopsys translate_off
defparam \pc_next[8]~I .input_async_reset = "none";
defparam \pc_next[8]~I .input_power_up = "low";
defparam \pc_next[8]~I .input_register_mode = "none";
defparam \pc_next[8]~I .input_sync_reset = "none";
defparam \pc_next[8]~I .oe_async_reset = "none";
defparam \pc_next[8]~I .oe_power_up = "low";
defparam \pc_next[8]~I .oe_register_mode = "none";
defparam \pc_next[8]~I .oe_sync_reset = "none";
defparam \pc_next[8]~I .operation_mode = "input";
defparam \pc_next[8]~I .output_async_reset = "none";
defparam \pc_next[8]~I .output_power_up = "low";
defparam \pc_next[8]~I .output_register_mode = "none";
defparam \pc_next[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N15
cycloneii_lcell_ff \pc[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [8]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[8]~reg0_regout ));

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[9]));
// synopsys translate_off
defparam \pc_next[9]~I .input_async_reset = "none";
defparam \pc_next[9]~I .input_power_up = "low";
defparam \pc_next[9]~I .input_register_mode = "none";
defparam \pc_next[9]~I .input_sync_reset = "none";
defparam \pc_next[9]~I .oe_async_reset = "none";
defparam \pc_next[9]~I .oe_power_up = "low";
defparam \pc_next[9]~I .oe_register_mode = "none";
defparam \pc_next[9]~I .oe_sync_reset = "none";
defparam \pc_next[9]~I .operation_mode = "input";
defparam \pc_next[9]~I .output_async_reset = "none";
defparam \pc_next[9]~I .output_power_up = "low";
defparam \pc_next[9]~I .output_register_mode = "none";
defparam \pc_next[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \pc[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [9]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[9]~reg0_regout ));

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[10]));
// synopsys translate_off
defparam \pc_next[10]~I .input_async_reset = "none";
defparam \pc_next[10]~I .input_power_up = "low";
defparam \pc_next[10]~I .input_register_mode = "none";
defparam \pc_next[10]~I .input_sync_reset = "none";
defparam \pc_next[10]~I .oe_async_reset = "none";
defparam \pc_next[10]~I .oe_power_up = "low";
defparam \pc_next[10]~I .oe_register_mode = "none";
defparam \pc_next[10]~I .oe_sync_reset = "none";
defparam \pc_next[10]~I .operation_mode = "input";
defparam \pc_next[10]~I .output_async_reset = "none";
defparam \pc_next[10]~I .output_power_up = "low";
defparam \pc_next[10]~I .output_register_mode = "none";
defparam \pc_next[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N19
cycloneii_lcell_ff \pc[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [10]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[10]~reg0_regout ));

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[11]));
// synopsys translate_off
defparam \pc_next[11]~I .input_async_reset = "none";
defparam \pc_next[11]~I .input_power_up = "low";
defparam \pc_next[11]~I .input_register_mode = "none";
defparam \pc_next[11]~I .input_sync_reset = "none";
defparam \pc_next[11]~I .oe_async_reset = "none";
defparam \pc_next[11]~I .oe_power_up = "low";
defparam \pc_next[11]~I .oe_register_mode = "none";
defparam \pc_next[11]~I .oe_sync_reset = "none";
defparam \pc_next[11]~I .operation_mode = "input";
defparam \pc_next[11]~I .output_async_reset = "none";
defparam \pc_next[11]~I .output_power_up = "low";
defparam \pc_next[11]~I .output_register_mode = "none";
defparam \pc_next[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N21
cycloneii_lcell_ff \pc[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[11]~reg0_regout ));

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[12]));
// synopsys translate_off
defparam \pc_next[12]~I .input_async_reset = "none";
defparam \pc_next[12]~I .input_power_up = "low";
defparam \pc_next[12]~I .input_register_mode = "none";
defparam \pc_next[12]~I .input_sync_reset = "none";
defparam \pc_next[12]~I .oe_async_reset = "none";
defparam \pc_next[12]~I .oe_power_up = "low";
defparam \pc_next[12]~I .oe_register_mode = "none";
defparam \pc_next[12]~I .oe_sync_reset = "none";
defparam \pc_next[12]~I .operation_mode = "input";
defparam \pc_next[12]~I .output_async_reset = "none";
defparam \pc_next[12]~I .output_power_up = "low";
defparam \pc_next[12]~I .output_register_mode = "none";
defparam \pc_next[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N23
cycloneii_lcell_ff \pc[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[12]~reg0_regout ));

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[13]));
// synopsys translate_off
defparam \pc_next[13]~I .input_async_reset = "none";
defparam \pc_next[13]~I .input_power_up = "low";
defparam \pc_next[13]~I .input_register_mode = "none";
defparam \pc_next[13]~I .input_sync_reset = "none";
defparam \pc_next[13]~I .oe_async_reset = "none";
defparam \pc_next[13]~I .oe_power_up = "low";
defparam \pc_next[13]~I .oe_register_mode = "none";
defparam \pc_next[13]~I .oe_sync_reset = "none";
defparam \pc_next[13]~I .operation_mode = "input";
defparam \pc_next[13]~I .output_async_reset = "none";
defparam \pc_next[13]~I .output_power_up = "low";
defparam \pc_next[13]~I .output_register_mode = "none";
defparam \pc_next[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N25
cycloneii_lcell_ff \pc[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[13]~reg0_regout ));

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[14]));
// synopsys translate_off
defparam \pc_next[14]~I .input_async_reset = "none";
defparam \pc_next[14]~I .input_power_up = "low";
defparam \pc_next[14]~I .input_register_mode = "none";
defparam \pc_next[14]~I .input_sync_reset = "none";
defparam \pc_next[14]~I .oe_async_reset = "none";
defparam \pc_next[14]~I .oe_power_up = "low";
defparam \pc_next[14]~I .oe_register_mode = "none";
defparam \pc_next[14]~I .oe_sync_reset = "none";
defparam \pc_next[14]~I .operation_mode = "input";
defparam \pc_next[14]~I .output_async_reset = "none";
defparam \pc_next[14]~I .output_power_up = "low";
defparam \pc_next[14]~I .output_register_mode = "none";
defparam \pc_next[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N27
cycloneii_lcell_ff \pc[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [14]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[14]~reg0_regout ));

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[15]));
// synopsys translate_off
defparam \pc_next[15]~I .input_async_reset = "none";
defparam \pc_next[15]~I .input_power_up = "low";
defparam \pc_next[15]~I .input_register_mode = "none";
defparam \pc_next[15]~I .input_sync_reset = "none";
defparam \pc_next[15]~I .oe_async_reset = "none";
defparam \pc_next[15]~I .oe_power_up = "low";
defparam \pc_next[15]~I .oe_register_mode = "none";
defparam \pc_next[15]~I .oe_sync_reset = "none";
defparam \pc_next[15]~I .operation_mode = "input";
defparam \pc_next[15]~I .output_async_reset = "none";
defparam \pc_next[15]~I .output_power_up = "low";
defparam \pc_next[15]~I .output_register_mode = "none";
defparam \pc_next[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N29
cycloneii_lcell_ff \pc[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[15]~reg0_regout ));

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[16]));
// synopsys translate_off
defparam \pc_next[16]~I .input_async_reset = "none";
defparam \pc_next[16]~I .input_power_up = "low";
defparam \pc_next[16]~I .input_register_mode = "none";
defparam \pc_next[16]~I .input_sync_reset = "none";
defparam \pc_next[16]~I .oe_async_reset = "none";
defparam \pc_next[16]~I .oe_power_up = "low";
defparam \pc_next[16]~I .oe_register_mode = "none";
defparam \pc_next[16]~I .oe_sync_reset = "none";
defparam \pc_next[16]~I .operation_mode = "input";
defparam \pc_next[16]~I .output_async_reset = "none";
defparam \pc_next[16]~I .output_power_up = "low";
defparam \pc_next[16]~I .output_register_mode = "none";
defparam \pc_next[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N31
cycloneii_lcell_ff \pc[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [16]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[16]~reg0_regout ));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[17]));
// synopsys translate_off
defparam \pc_next[17]~I .input_async_reset = "none";
defparam \pc_next[17]~I .input_power_up = "low";
defparam \pc_next[17]~I .input_register_mode = "none";
defparam \pc_next[17]~I .input_sync_reset = "none";
defparam \pc_next[17]~I .oe_async_reset = "none";
defparam \pc_next[17]~I .oe_power_up = "low";
defparam \pc_next[17]~I .oe_register_mode = "none";
defparam \pc_next[17]~I .oe_sync_reset = "none";
defparam \pc_next[17]~I .operation_mode = "input";
defparam \pc_next[17]~I .output_async_reset = "none";
defparam \pc_next[17]~I .output_power_up = "low";
defparam \pc_next[17]~I .output_register_mode = "none";
defparam \pc_next[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N1
cycloneii_lcell_ff \pc[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [17]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[17]~reg0_regout ));

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[18]));
// synopsys translate_off
defparam \pc_next[18]~I .input_async_reset = "none";
defparam \pc_next[18]~I .input_power_up = "low";
defparam \pc_next[18]~I .input_register_mode = "none";
defparam \pc_next[18]~I .input_sync_reset = "none";
defparam \pc_next[18]~I .oe_async_reset = "none";
defparam \pc_next[18]~I .oe_power_up = "low";
defparam \pc_next[18]~I .oe_register_mode = "none";
defparam \pc_next[18]~I .oe_sync_reset = "none";
defparam \pc_next[18]~I .operation_mode = "input";
defparam \pc_next[18]~I .output_async_reset = "none";
defparam \pc_next[18]~I .output_power_up = "low";
defparam \pc_next[18]~I .output_register_mode = "none";
defparam \pc_next[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N3
cycloneii_lcell_ff \pc[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [18]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[18]~reg0_regout ));

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[19]));
// synopsys translate_off
defparam \pc_next[19]~I .input_async_reset = "none";
defparam \pc_next[19]~I .input_power_up = "low";
defparam \pc_next[19]~I .input_register_mode = "none";
defparam \pc_next[19]~I .input_sync_reset = "none";
defparam \pc_next[19]~I .oe_async_reset = "none";
defparam \pc_next[19]~I .oe_power_up = "low";
defparam \pc_next[19]~I .oe_register_mode = "none";
defparam \pc_next[19]~I .oe_sync_reset = "none";
defparam \pc_next[19]~I .operation_mode = "input";
defparam \pc_next[19]~I .output_async_reset = "none";
defparam \pc_next[19]~I .output_power_up = "low";
defparam \pc_next[19]~I .output_register_mode = "none";
defparam \pc_next[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N5
cycloneii_lcell_ff \pc[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[19]~reg0_regout ));

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[20]));
// synopsys translate_off
defparam \pc_next[20]~I .input_async_reset = "none";
defparam \pc_next[20]~I .input_power_up = "low";
defparam \pc_next[20]~I .input_register_mode = "none";
defparam \pc_next[20]~I .input_sync_reset = "none";
defparam \pc_next[20]~I .oe_async_reset = "none";
defparam \pc_next[20]~I .oe_power_up = "low";
defparam \pc_next[20]~I .oe_register_mode = "none";
defparam \pc_next[20]~I .oe_sync_reset = "none";
defparam \pc_next[20]~I .operation_mode = "input";
defparam \pc_next[20]~I .output_async_reset = "none";
defparam \pc_next[20]~I .output_power_up = "low";
defparam \pc_next[20]~I .output_register_mode = "none";
defparam \pc_next[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N7
cycloneii_lcell_ff \pc[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[20]~reg0_regout ));

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[21]));
// synopsys translate_off
defparam \pc_next[21]~I .input_async_reset = "none";
defparam \pc_next[21]~I .input_power_up = "low";
defparam \pc_next[21]~I .input_register_mode = "none";
defparam \pc_next[21]~I .input_sync_reset = "none";
defparam \pc_next[21]~I .oe_async_reset = "none";
defparam \pc_next[21]~I .oe_power_up = "low";
defparam \pc_next[21]~I .oe_register_mode = "none";
defparam \pc_next[21]~I .oe_sync_reset = "none";
defparam \pc_next[21]~I .operation_mode = "input";
defparam \pc_next[21]~I .output_async_reset = "none";
defparam \pc_next[21]~I .output_power_up = "low";
defparam \pc_next[21]~I .output_register_mode = "none";
defparam \pc_next[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N9
cycloneii_lcell_ff \pc[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [21]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[21]~reg0_regout ));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[22]));
// synopsys translate_off
defparam \pc_next[22]~I .input_async_reset = "none";
defparam \pc_next[22]~I .input_power_up = "low";
defparam \pc_next[22]~I .input_register_mode = "none";
defparam \pc_next[22]~I .input_sync_reset = "none";
defparam \pc_next[22]~I .oe_async_reset = "none";
defparam \pc_next[22]~I .oe_power_up = "low";
defparam \pc_next[22]~I .oe_register_mode = "none";
defparam \pc_next[22]~I .oe_sync_reset = "none";
defparam \pc_next[22]~I .operation_mode = "input";
defparam \pc_next[22]~I .output_async_reset = "none";
defparam \pc_next[22]~I .output_power_up = "low";
defparam \pc_next[22]~I .output_register_mode = "none";
defparam \pc_next[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N11
cycloneii_lcell_ff \pc[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [22]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[22]~reg0_regout ));

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[23]));
// synopsys translate_off
defparam \pc_next[23]~I .input_async_reset = "none";
defparam \pc_next[23]~I .input_power_up = "low";
defparam \pc_next[23]~I .input_register_mode = "none";
defparam \pc_next[23]~I .input_sync_reset = "none";
defparam \pc_next[23]~I .oe_async_reset = "none";
defparam \pc_next[23]~I .oe_power_up = "low";
defparam \pc_next[23]~I .oe_register_mode = "none";
defparam \pc_next[23]~I .oe_sync_reset = "none";
defparam \pc_next[23]~I .operation_mode = "input";
defparam \pc_next[23]~I .output_async_reset = "none";
defparam \pc_next[23]~I .output_power_up = "low";
defparam \pc_next[23]~I .output_register_mode = "none";
defparam \pc_next[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N13
cycloneii_lcell_ff \pc[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[23]~reg0_regout ));

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[24]));
// synopsys translate_off
defparam \pc_next[24]~I .input_async_reset = "none";
defparam \pc_next[24]~I .input_power_up = "low";
defparam \pc_next[24]~I .input_register_mode = "none";
defparam \pc_next[24]~I .input_sync_reset = "none";
defparam \pc_next[24]~I .oe_async_reset = "none";
defparam \pc_next[24]~I .oe_power_up = "low";
defparam \pc_next[24]~I .oe_register_mode = "none";
defparam \pc_next[24]~I .oe_sync_reset = "none";
defparam \pc_next[24]~I .operation_mode = "input";
defparam \pc_next[24]~I .output_async_reset = "none";
defparam \pc_next[24]~I .output_power_up = "low";
defparam \pc_next[24]~I .output_register_mode = "none";
defparam \pc_next[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N15
cycloneii_lcell_ff \pc[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [24]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[24]~reg0_regout ));

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[25]));
// synopsys translate_off
defparam \pc_next[25]~I .input_async_reset = "none";
defparam \pc_next[25]~I .input_power_up = "low";
defparam \pc_next[25]~I .input_register_mode = "none";
defparam \pc_next[25]~I .input_sync_reset = "none";
defparam \pc_next[25]~I .oe_async_reset = "none";
defparam \pc_next[25]~I .oe_power_up = "low";
defparam \pc_next[25]~I .oe_register_mode = "none";
defparam \pc_next[25]~I .oe_sync_reset = "none";
defparam \pc_next[25]~I .operation_mode = "input";
defparam \pc_next[25]~I .output_async_reset = "none";
defparam \pc_next[25]~I .output_power_up = "low";
defparam \pc_next[25]~I .output_register_mode = "none";
defparam \pc_next[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N17
cycloneii_lcell_ff \pc[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [25]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[25]~reg0_regout ));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[26]));
// synopsys translate_off
defparam \pc_next[26]~I .input_async_reset = "none";
defparam \pc_next[26]~I .input_power_up = "low";
defparam \pc_next[26]~I .input_register_mode = "none";
defparam \pc_next[26]~I .input_sync_reset = "none";
defparam \pc_next[26]~I .oe_async_reset = "none";
defparam \pc_next[26]~I .oe_power_up = "low";
defparam \pc_next[26]~I .oe_register_mode = "none";
defparam \pc_next[26]~I .oe_sync_reset = "none";
defparam \pc_next[26]~I .operation_mode = "input";
defparam \pc_next[26]~I .output_async_reset = "none";
defparam \pc_next[26]~I .output_power_up = "low";
defparam \pc_next[26]~I .output_register_mode = "none";
defparam \pc_next[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N19
cycloneii_lcell_ff \pc[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [26]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[26]~reg0_regout ));

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[27]));
// synopsys translate_off
defparam \pc_next[27]~I .input_async_reset = "none";
defparam \pc_next[27]~I .input_power_up = "low";
defparam \pc_next[27]~I .input_register_mode = "none";
defparam \pc_next[27]~I .input_sync_reset = "none";
defparam \pc_next[27]~I .oe_async_reset = "none";
defparam \pc_next[27]~I .oe_power_up = "low";
defparam \pc_next[27]~I .oe_register_mode = "none";
defparam \pc_next[27]~I .oe_sync_reset = "none";
defparam \pc_next[27]~I .operation_mode = "input";
defparam \pc_next[27]~I .output_async_reset = "none";
defparam \pc_next[27]~I .output_power_up = "low";
defparam \pc_next[27]~I .output_register_mode = "none";
defparam \pc_next[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N21
cycloneii_lcell_ff \pc[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [27]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[27]~reg0_regout ));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[28]));
// synopsys translate_off
defparam \pc_next[28]~I .input_async_reset = "none";
defparam \pc_next[28]~I .input_power_up = "low";
defparam \pc_next[28]~I .input_register_mode = "none";
defparam \pc_next[28]~I .input_sync_reset = "none";
defparam \pc_next[28]~I .oe_async_reset = "none";
defparam \pc_next[28]~I .oe_power_up = "low";
defparam \pc_next[28]~I .oe_register_mode = "none";
defparam \pc_next[28]~I .oe_sync_reset = "none";
defparam \pc_next[28]~I .operation_mode = "input";
defparam \pc_next[28]~I .output_async_reset = "none";
defparam \pc_next[28]~I .output_power_up = "low";
defparam \pc_next[28]~I .output_register_mode = "none";
defparam \pc_next[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N23
cycloneii_lcell_ff \pc[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[28]~reg0_regout ));

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[29]));
// synopsys translate_off
defparam \pc_next[29]~I .input_async_reset = "none";
defparam \pc_next[29]~I .input_power_up = "low";
defparam \pc_next[29]~I .input_register_mode = "none";
defparam \pc_next[29]~I .input_sync_reset = "none";
defparam \pc_next[29]~I .oe_async_reset = "none";
defparam \pc_next[29]~I .oe_power_up = "low";
defparam \pc_next[29]~I .oe_register_mode = "none";
defparam \pc_next[29]~I .oe_sync_reset = "none";
defparam \pc_next[29]~I .operation_mode = "input";
defparam \pc_next[29]~I .output_async_reset = "none";
defparam \pc_next[29]~I .output_power_up = "low";
defparam \pc_next[29]~I .output_register_mode = "none";
defparam \pc_next[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N25
cycloneii_lcell_ff \pc[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [29]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[29]~reg0_regout ));

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[30]));
// synopsys translate_off
defparam \pc_next[30]~I .input_async_reset = "none";
defparam \pc_next[30]~I .input_power_up = "low";
defparam \pc_next[30]~I .input_register_mode = "none";
defparam \pc_next[30]~I .input_sync_reset = "none";
defparam \pc_next[30]~I .oe_async_reset = "none";
defparam \pc_next[30]~I .oe_power_up = "low";
defparam \pc_next[30]~I .oe_register_mode = "none";
defparam \pc_next[30]~I .oe_sync_reset = "none";
defparam \pc_next[30]~I .operation_mode = "input";
defparam \pc_next[30]~I .output_async_reset = "none";
defparam \pc_next[30]~I .output_power_up = "low";
defparam \pc_next[30]~I .output_register_mode = "none";
defparam \pc_next[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N27
cycloneii_lcell_ff \pc[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [30]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[30]~reg0_regout ));

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pc_next[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pc_next~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[31]));
// synopsys translate_off
defparam \pc_next[31]~I .input_async_reset = "none";
defparam \pc_next[31]~I .input_power_up = "low";
defparam \pc_next[31]~I .input_register_mode = "none";
defparam \pc_next[31]~I .input_sync_reset = "none";
defparam \pc_next[31]~I .oe_async_reset = "none";
defparam \pc_next[31]~I .oe_power_up = "low";
defparam \pc_next[31]~I .oe_register_mode = "none";
defparam \pc_next[31]~I .oe_sync_reset = "none";
defparam \pc_next[31]~I .operation_mode = "input";
defparam \pc_next[31]~I .output_async_reset = "none";
defparam \pc_next[31]~I .output_power_up = "low";
defparam \pc_next[31]~I .output_register_mode = "none";
defparam \pc_next[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N29
cycloneii_lcell_ff \pc[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc_next~combout [31]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc[31]~reg0_regout ));

// Location: LCCOMB_X1_Y25_N4
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\pc[2]~reg0_regout  & (\pc[3]~reg0_regout  $ (VCC))) # (!\pc[2]~reg0_regout  & (\pc[3]~reg0_regout  & VCC))
// \Add0~1  = CARRY((\pc[2]~reg0_regout  & \pc[3]~reg0_regout ))

	.dataa(\pc[2]~reg0_regout ),
	.datab(\pc[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\pc[4]~reg0_regout  & (!\Add0~1 )) # (!\pc[4]~reg0_regout  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\pc[4]~reg0_regout ))

	.dataa(\pc[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\pc[5]~reg0_regout  & (\Add0~3  $ (GND))) # (!\pc[5]~reg0_regout  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\pc[5]~reg0_regout  & !\Add0~3 ))

	.dataa(\pc[5]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\pc[6]~reg0_regout  & (!\Add0~5 )) # (!\pc[6]~reg0_regout  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\pc[6]~reg0_regout ))

	.dataa(\pc[6]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\pc[7]~reg0_regout  & (\Add0~7  $ (GND))) # (!\pc[7]~reg0_regout  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\pc[7]~reg0_regout  & !\Add0~7 ))

	.dataa(\pc[7]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\pc[8]~reg0_regout  & (!\Add0~9 )) # (!\pc[8]~reg0_regout  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\pc[8]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\pc[9]~reg0_regout  & (\Add0~11  $ (GND))) # (!\pc[9]~reg0_regout  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\pc[9]~reg0_regout  & !\Add0~11 ))

	.dataa(\pc[9]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\pc[10]~reg0_regout  & (!\Add0~13 )) # (!\pc[10]~reg0_regout  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\pc[10]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[10]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\pc[11]~reg0_regout  & (\Add0~15  $ (GND))) # (!\pc[11]~reg0_regout  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\pc[11]~reg0_regout  & !\Add0~15 ))

	.dataa(\pc[11]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\pc[12]~reg0_regout  & (!\Add0~17 )) # (!\pc[12]~reg0_regout  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\pc[12]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[12]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\pc[13]~reg0_regout  & (\Add0~19  $ (GND))) # (!\pc[13]~reg0_regout  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\pc[13]~reg0_regout  & !\Add0~19 ))

	.dataa(\pc[13]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\pc[14]~reg0_regout  & (!\Add0~21 )) # (!\pc[14]~reg0_regout  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\pc[14]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[14]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\pc[15]~reg0_regout  & (\Add0~23  $ (GND))) # (!\pc[15]~reg0_regout  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\pc[15]~reg0_regout  & !\Add0~23 ))

	.dataa(vcc),
	.datab(\pc[15]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\pc[16]~reg0_regout  & (!\Add0~25 )) # (!\pc[16]~reg0_regout  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\pc[16]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[16]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\pc[17]~reg0_regout  & (\Add0~27  $ (GND))) # (!\pc[17]~reg0_regout  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\pc[17]~reg0_regout  & !\Add0~27 ))

	.dataa(vcc),
	.datab(\pc[17]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\pc[18]~reg0_regout  & (!\Add0~29 )) # (!\pc[18]~reg0_regout  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\pc[18]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[18]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N4
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\pc[19]~reg0_regout  & (\Add0~31  $ (GND))) # (!\pc[19]~reg0_regout  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\pc[19]~reg0_regout  & !\Add0~31 ))

	.dataa(vcc),
	.datab(\pc[19]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\pc[20]~reg0_regout  & (!\Add0~33 )) # (!\pc[20]~reg0_regout  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\pc[20]~reg0_regout ))

	.dataa(\pc[20]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h5A5F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\pc[21]~reg0_regout  & (\Add0~35  $ (GND))) # (!\pc[21]~reg0_regout  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\pc[21]~reg0_regout  & !\Add0~35 ))

	.dataa(vcc),
	.datab(\pc[21]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\pc[22]~reg0_regout  & (!\Add0~37 )) # (!\pc[22]~reg0_regout  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\pc[22]~reg0_regout ))

	.dataa(\pc[22]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\pc[23]~reg0_regout  & (\Add0~39  $ (GND))) # (!\pc[23]~reg0_regout  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\pc[23]~reg0_regout  & !\Add0~39 ))

	.dataa(\pc[23]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\pc[24]~reg0_regout  & (!\Add0~41 )) # (!\pc[24]~reg0_regout  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\pc[24]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[24]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h3C3F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\pc[25]~reg0_regout  & (\Add0~43  $ (GND))) # (!\pc[25]~reg0_regout  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\pc[25]~reg0_regout  & !\Add0~43 ))

	.dataa(\pc[25]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\pc[26]~reg0_regout  & (!\Add0~45 )) # (!\pc[26]~reg0_regout  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\pc[26]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[26]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\pc[27]~reg0_regout  & (\Add0~47  $ (GND))) # (!\pc[27]~reg0_regout  & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((\pc[27]~reg0_regout  & !\Add0~47 ))

	.dataa(\pc[27]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\pc[28]~reg0_regout  & (!\Add0~49 )) # (!\pc[28]~reg0_regout  & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!\pc[28]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[28]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\pc[29]~reg0_regout  & (\Add0~51  $ (GND))) # (!\pc[29]~reg0_regout  & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((\pc[29]~reg0_regout  & !\Add0~51 ))

	.dataa(\pc[29]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\pc[30]~reg0_regout  & (!\Add0~53 )) # (!\pc[30]~reg0_regout  & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!\pc[30]~reg0_regout ))

	.dataa(vcc),
	.datab(\pc[30]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = \Add0~55  $ (!\pc[31]~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc[31]~reg0_regout ),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hF00F;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[0]~I (
	.datain(\pc[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[0]));
// synopsys translate_off
defparam \pc[0]~I .input_async_reset = "none";
defparam \pc[0]~I .input_power_up = "low";
defparam \pc[0]~I .input_register_mode = "none";
defparam \pc[0]~I .input_sync_reset = "none";
defparam \pc[0]~I .oe_async_reset = "none";
defparam \pc[0]~I .oe_power_up = "low";
defparam \pc[0]~I .oe_register_mode = "none";
defparam \pc[0]~I .oe_sync_reset = "none";
defparam \pc[0]~I .operation_mode = "output";
defparam \pc[0]~I .output_async_reset = "none";
defparam \pc[0]~I .output_power_up = "low";
defparam \pc[0]~I .output_register_mode = "none";
defparam \pc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[1]~I (
	.datain(\pc[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[1]));
// synopsys translate_off
defparam \pc[1]~I .input_async_reset = "none";
defparam \pc[1]~I .input_power_up = "low";
defparam \pc[1]~I .input_register_mode = "none";
defparam \pc[1]~I .input_sync_reset = "none";
defparam \pc[1]~I .oe_async_reset = "none";
defparam \pc[1]~I .oe_power_up = "low";
defparam \pc[1]~I .oe_register_mode = "none";
defparam \pc[1]~I .oe_sync_reset = "none";
defparam \pc[1]~I .operation_mode = "output";
defparam \pc[1]~I .output_async_reset = "none";
defparam \pc[1]~I .output_power_up = "low";
defparam \pc[1]~I .output_register_mode = "none";
defparam \pc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[2]~I (
	.datain(\pc[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[2]));
// synopsys translate_off
defparam \pc[2]~I .input_async_reset = "none";
defparam \pc[2]~I .input_power_up = "low";
defparam \pc[2]~I .input_register_mode = "none";
defparam \pc[2]~I .input_sync_reset = "none";
defparam \pc[2]~I .oe_async_reset = "none";
defparam \pc[2]~I .oe_power_up = "low";
defparam \pc[2]~I .oe_register_mode = "none";
defparam \pc[2]~I .oe_sync_reset = "none";
defparam \pc[2]~I .operation_mode = "output";
defparam \pc[2]~I .output_async_reset = "none";
defparam \pc[2]~I .output_power_up = "low";
defparam \pc[2]~I .output_register_mode = "none";
defparam \pc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[3]~I (
	.datain(\pc[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[3]));
// synopsys translate_off
defparam \pc[3]~I .input_async_reset = "none";
defparam \pc[3]~I .input_power_up = "low";
defparam \pc[3]~I .input_register_mode = "none";
defparam \pc[3]~I .input_sync_reset = "none";
defparam \pc[3]~I .oe_async_reset = "none";
defparam \pc[3]~I .oe_power_up = "low";
defparam \pc[3]~I .oe_register_mode = "none";
defparam \pc[3]~I .oe_sync_reset = "none";
defparam \pc[3]~I .operation_mode = "output";
defparam \pc[3]~I .output_async_reset = "none";
defparam \pc[3]~I .output_power_up = "low";
defparam \pc[3]~I .output_register_mode = "none";
defparam \pc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[4]~I (
	.datain(\pc[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[4]));
// synopsys translate_off
defparam \pc[4]~I .input_async_reset = "none";
defparam \pc[4]~I .input_power_up = "low";
defparam \pc[4]~I .input_register_mode = "none";
defparam \pc[4]~I .input_sync_reset = "none";
defparam \pc[4]~I .oe_async_reset = "none";
defparam \pc[4]~I .oe_power_up = "low";
defparam \pc[4]~I .oe_register_mode = "none";
defparam \pc[4]~I .oe_sync_reset = "none";
defparam \pc[4]~I .operation_mode = "output";
defparam \pc[4]~I .output_async_reset = "none";
defparam \pc[4]~I .output_power_up = "low";
defparam \pc[4]~I .output_register_mode = "none";
defparam \pc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[5]~I (
	.datain(\pc[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[5]));
// synopsys translate_off
defparam \pc[5]~I .input_async_reset = "none";
defparam \pc[5]~I .input_power_up = "low";
defparam \pc[5]~I .input_register_mode = "none";
defparam \pc[5]~I .input_sync_reset = "none";
defparam \pc[5]~I .oe_async_reset = "none";
defparam \pc[5]~I .oe_power_up = "low";
defparam \pc[5]~I .oe_register_mode = "none";
defparam \pc[5]~I .oe_sync_reset = "none";
defparam \pc[5]~I .operation_mode = "output";
defparam \pc[5]~I .output_async_reset = "none";
defparam \pc[5]~I .output_power_up = "low";
defparam \pc[5]~I .output_register_mode = "none";
defparam \pc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[6]~I (
	.datain(\pc[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[6]));
// synopsys translate_off
defparam \pc[6]~I .input_async_reset = "none";
defparam \pc[6]~I .input_power_up = "low";
defparam \pc[6]~I .input_register_mode = "none";
defparam \pc[6]~I .input_sync_reset = "none";
defparam \pc[6]~I .oe_async_reset = "none";
defparam \pc[6]~I .oe_power_up = "low";
defparam \pc[6]~I .oe_register_mode = "none";
defparam \pc[6]~I .oe_sync_reset = "none";
defparam \pc[6]~I .operation_mode = "output";
defparam \pc[6]~I .output_async_reset = "none";
defparam \pc[6]~I .output_power_up = "low";
defparam \pc[6]~I .output_register_mode = "none";
defparam \pc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[7]~I (
	.datain(\pc[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[7]));
// synopsys translate_off
defparam \pc[7]~I .input_async_reset = "none";
defparam \pc[7]~I .input_power_up = "low";
defparam \pc[7]~I .input_register_mode = "none";
defparam \pc[7]~I .input_sync_reset = "none";
defparam \pc[7]~I .oe_async_reset = "none";
defparam \pc[7]~I .oe_power_up = "low";
defparam \pc[7]~I .oe_register_mode = "none";
defparam \pc[7]~I .oe_sync_reset = "none";
defparam \pc[7]~I .operation_mode = "output";
defparam \pc[7]~I .output_async_reset = "none";
defparam \pc[7]~I .output_power_up = "low";
defparam \pc[7]~I .output_register_mode = "none";
defparam \pc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[8]~I (
	.datain(\pc[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[8]));
// synopsys translate_off
defparam \pc[8]~I .input_async_reset = "none";
defparam \pc[8]~I .input_power_up = "low";
defparam \pc[8]~I .input_register_mode = "none";
defparam \pc[8]~I .input_sync_reset = "none";
defparam \pc[8]~I .oe_async_reset = "none";
defparam \pc[8]~I .oe_power_up = "low";
defparam \pc[8]~I .oe_register_mode = "none";
defparam \pc[8]~I .oe_sync_reset = "none";
defparam \pc[8]~I .operation_mode = "output";
defparam \pc[8]~I .output_async_reset = "none";
defparam \pc[8]~I .output_power_up = "low";
defparam \pc[8]~I .output_register_mode = "none";
defparam \pc[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[9]~I (
	.datain(\pc[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[9]));
// synopsys translate_off
defparam \pc[9]~I .input_async_reset = "none";
defparam \pc[9]~I .input_power_up = "low";
defparam \pc[9]~I .input_register_mode = "none";
defparam \pc[9]~I .input_sync_reset = "none";
defparam \pc[9]~I .oe_async_reset = "none";
defparam \pc[9]~I .oe_power_up = "low";
defparam \pc[9]~I .oe_register_mode = "none";
defparam \pc[9]~I .oe_sync_reset = "none";
defparam \pc[9]~I .operation_mode = "output";
defparam \pc[9]~I .output_async_reset = "none";
defparam \pc[9]~I .output_power_up = "low";
defparam \pc[9]~I .output_register_mode = "none";
defparam \pc[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[10]~I (
	.datain(\pc[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[10]));
// synopsys translate_off
defparam \pc[10]~I .input_async_reset = "none";
defparam \pc[10]~I .input_power_up = "low";
defparam \pc[10]~I .input_register_mode = "none";
defparam \pc[10]~I .input_sync_reset = "none";
defparam \pc[10]~I .oe_async_reset = "none";
defparam \pc[10]~I .oe_power_up = "low";
defparam \pc[10]~I .oe_register_mode = "none";
defparam \pc[10]~I .oe_sync_reset = "none";
defparam \pc[10]~I .operation_mode = "output";
defparam \pc[10]~I .output_async_reset = "none";
defparam \pc[10]~I .output_power_up = "low";
defparam \pc[10]~I .output_register_mode = "none";
defparam \pc[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[11]~I (
	.datain(\pc[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[11]));
// synopsys translate_off
defparam \pc[11]~I .input_async_reset = "none";
defparam \pc[11]~I .input_power_up = "low";
defparam \pc[11]~I .input_register_mode = "none";
defparam \pc[11]~I .input_sync_reset = "none";
defparam \pc[11]~I .oe_async_reset = "none";
defparam \pc[11]~I .oe_power_up = "low";
defparam \pc[11]~I .oe_register_mode = "none";
defparam \pc[11]~I .oe_sync_reset = "none";
defparam \pc[11]~I .operation_mode = "output";
defparam \pc[11]~I .output_async_reset = "none";
defparam \pc[11]~I .output_power_up = "low";
defparam \pc[11]~I .output_register_mode = "none";
defparam \pc[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[12]~I (
	.datain(\pc[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[12]));
// synopsys translate_off
defparam \pc[12]~I .input_async_reset = "none";
defparam \pc[12]~I .input_power_up = "low";
defparam \pc[12]~I .input_register_mode = "none";
defparam \pc[12]~I .input_sync_reset = "none";
defparam \pc[12]~I .oe_async_reset = "none";
defparam \pc[12]~I .oe_power_up = "low";
defparam \pc[12]~I .oe_register_mode = "none";
defparam \pc[12]~I .oe_sync_reset = "none";
defparam \pc[12]~I .operation_mode = "output";
defparam \pc[12]~I .output_async_reset = "none";
defparam \pc[12]~I .output_power_up = "low";
defparam \pc[12]~I .output_register_mode = "none";
defparam \pc[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[13]~I (
	.datain(\pc[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[13]));
// synopsys translate_off
defparam \pc[13]~I .input_async_reset = "none";
defparam \pc[13]~I .input_power_up = "low";
defparam \pc[13]~I .input_register_mode = "none";
defparam \pc[13]~I .input_sync_reset = "none";
defparam \pc[13]~I .oe_async_reset = "none";
defparam \pc[13]~I .oe_power_up = "low";
defparam \pc[13]~I .oe_register_mode = "none";
defparam \pc[13]~I .oe_sync_reset = "none";
defparam \pc[13]~I .operation_mode = "output";
defparam \pc[13]~I .output_async_reset = "none";
defparam \pc[13]~I .output_power_up = "low";
defparam \pc[13]~I .output_register_mode = "none";
defparam \pc[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[14]~I (
	.datain(\pc[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[14]));
// synopsys translate_off
defparam \pc[14]~I .input_async_reset = "none";
defparam \pc[14]~I .input_power_up = "low";
defparam \pc[14]~I .input_register_mode = "none";
defparam \pc[14]~I .input_sync_reset = "none";
defparam \pc[14]~I .oe_async_reset = "none";
defparam \pc[14]~I .oe_power_up = "low";
defparam \pc[14]~I .oe_register_mode = "none";
defparam \pc[14]~I .oe_sync_reset = "none";
defparam \pc[14]~I .operation_mode = "output";
defparam \pc[14]~I .output_async_reset = "none";
defparam \pc[14]~I .output_power_up = "low";
defparam \pc[14]~I .output_register_mode = "none";
defparam \pc[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[15]~I (
	.datain(\pc[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[15]));
// synopsys translate_off
defparam \pc[15]~I .input_async_reset = "none";
defparam \pc[15]~I .input_power_up = "low";
defparam \pc[15]~I .input_register_mode = "none";
defparam \pc[15]~I .input_sync_reset = "none";
defparam \pc[15]~I .oe_async_reset = "none";
defparam \pc[15]~I .oe_power_up = "low";
defparam \pc[15]~I .oe_register_mode = "none";
defparam \pc[15]~I .oe_sync_reset = "none";
defparam \pc[15]~I .operation_mode = "output";
defparam \pc[15]~I .output_async_reset = "none";
defparam \pc[15]~I .output_power_up = "low";
defparam \pc[15]~I .output_register_mode = "none";
defparam \pc[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[16]~I (
	.datain(\pc[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[16]));
// synopsys translate_off
defparam \pc[16]~I .input_async_reset = "none";
defparam \pc[16]~I .input_power_up = "low";
defparam \pc[16]~I .input_register_mode = "none";
defparam \pc[16]~I .input_sync_reset = "none";
defparam \pc[16]~I .oe_async_reset = "none";
defparam \pc[16]~I .oe_power_up = "low";
defparam \pc[16]~I .oe_register_mode = "none";
defparam \pc[16]~I .oe_sync_reset = "none";
defparam \pc[16]~I .operation_mode = "output";
defparam \pc[16]~I .output_async_reset = "none";
defparam \pc[16]~I .output_power_up = "low";
defparam \pc[16]~I .output_register_mode = "none";
defparam \pc[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[17]~I (
	.datain(\pc[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[17]));
// synopsys translate_off
defparam \pc[17]~I .input_async_reset = "none";
defparam \pc[17]~I .input_power_up = "low";
defparam \pc[17]~I .input_register_mode = "none";
defparam \pc[17]~I .input_sync_reset = "none";
defparam \pc[17]~I .oe_async_reset = "none";
defparam \pc[17]~I .oe_power_up = "low";
defparam \pc[17]~I .oe_register_mode = "none";
defparam \pc[17]~I .oe_sync_reset = "none";
defparam \pc[17]~I .operation_mode = "output";
defparam \pc[17]~I .output_async_reset = "none";
defparam \pc[17]~I .output_power_up = "low";
defparam \pc[17]~I .output_register_mode = "none";
defparam \pc[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[18]~I (
	.datain(\pc[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[18]));
// synopsys translate_off
defparam \pc[18]~I .input_async_reset = "none";
defparam \pc[18]~I .input_power_up = "low";
defparam \pc[18]~I .input_register_mode = "none";
defparam \pc[18]~I .input_sync_reset = "none";
defparam \pc[18]~I .oe_async_reset = "none";
defparam \pc[18]~I .oe_power_up = "low";
defparam \pc[18]~I .oe_register_mode = "none";
defparam \pc[18]~I .oe_sync_reset = "none";
defparam \pc[18]~I .operation_mode = "output";
defparam \pc[18]~I .output_async_reset = "none";
defparam \pc[18]~I .output_power_up = "low";
defparam \pc[18]~I .output_register_mode = "none";
defparam \pc[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[19]~I (
	.datain(\pc[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[19]));
// synopsys translate_off
defparam \pc[19]~I .input_async_reset = "none";
defparam \pc[19]~I .input_power_up = "low";
defparam \pc[19]~I .input_register_mode = "none";
defparam \pc[19]~I .input_sync_reset = "none";
defparam \pc[19]~I .oe_async_reset = "none";
defparam \pc[19]~I .oe_power_up = "low";
defparam \pc[19]~I .oe_register_mode = "none";
defparam \pc[19]~I .oe_sync_reset = "none";
defparam \pc[19]~I .operation_mode = "output";
defparam \pc[19]~I .output_async_reset = "none";
defparam \pc[19]~I .output_power_up = "low";
defparam \pc[19]~I .output_register_mode = "none";
defparam \pc[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[20]~I (
	.datain(\pc[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[20]));
// synopsys translate_off
defparam \pc[20]~I .input_async_reset = "none";
defparam \pc[20]~I .input_power_up = "low";
defparam \pc[20]~I .input_register_mode = "none";
defparam \pc[20]~I .input_sync_reset = "none";
defparam \pc[20]~I .oe_async_reset = "none";
defparam \pc[20]~I .oe_power_up = "low";
defparam \pc[20]~I .oe_register_mode = "none";
defparam \pc[20]~I .oe_sync_reset = "none";
defparam \pc[20]~I .operation_mode = "output";
defparam \pc[20]~I .output_async_reset = "none";
defparam \pc[20]~I .output_power_up = "low";
defparam \pc[20]~I .output_register_mode = "none";
defparam \pc[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[21]~I (
	.datain(\pc[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[21]));
// synopsys translate_off
defparam \pc[21]~I .input_async_reset = "none";
defparam \pc[21]~I .input_power_up = "low";
defparam \pc[21]~I .input_register_mode = "none";
defparam \pc[21]~I .input_sync_reset = "none";
defparam \pc[21]~I .oe_async_reset = "none";
defparam \pc[21]~I .oe_power_up = "low";
defparam \pc[21]~I .oe_register_mode = "none";
defparam \pc[21]~I .oe_sync_reset = "none";
defparam \pc[21]~I .operation_mode = "output";
defparam \pc[21]~I .output_async_reset = "none";
defparam \pc[21]~I .output_power_up = "low";
defparam \pc[21]~I .output_register_mode = "none";
defparam \pc[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[22]~I (
	.datain(\pc[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[22]));
// synopsys translate_off
defparam \pc[22]~I .input_async_reset = "none";
defparam \pc[22]~I .input_power_up = "low";
defparam \pc[22]~I .input_register_mode = "none";
defparam \pc[22]~I .input_sync_reset = "none";
defparam \pc[22]~I .oe_async_reset = "none";
defparam \pc[22]~I .oe_power_up = "low";
defparam \pc[22]~I .oe_register_mode = "none";
defparam \pc[22]~I .oe_sync_reset = "none";
defparam \pc[22]~I .operation_mode = "output";
defparam \pc[22]~I .output_async_reset = "none";
defparam \pc[22]~I .output_power_up = "low";
defparam \pc[22]~I .output_register_mode = "none";
defparam \pc[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[23]~I (
	.datain(\pc[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[23]));
// synopsys translate_off
defparam \pc[23]~I .input_async_reset = "none";
defparam \pc[23]~I .input_power_up = "low";
defparam \pc[23]~I .input_register_mode = "none";
defparam \pc[23]~I .input_sync_reset = "none";
defparam \pc[23]~I .oe_async_reset = "none";
defparam \pc[23]~I .oe_power_up = "low";
defparam \pc[23]~I .oe_register_mode = "none";
defparam \pc[23]~I .oe_sync_reset = "none";
defparam \pc[23]~I .operation_mode = "output";
defparam \pc[23]~I .output_async_reset = "none";
defparam \pc[23]~I .output_power_up = "low";
defparam \pc[23]~I .output_register_mode = "none";
defparam \pc[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[24]~I (
	.datain(\pc[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[24]));
// synopsys translate_off
defparam \pc[24]~I .input_async_reset = "none";
defparam \pc[24]~I .input_power_up = "low";
defparam \pc[24]~I .input_register_mode = "none";
defparam \pc[24]~I .input_sync_reset = "none";
defparam \pc[24]~I .oe_async_reset = "none";
defparam \pc[24]~I .oe_power_up = "low";
defparam \pc[24]~I .oe_register_mode = "none";
defparam \pc[24]~I .oe_sync_reset = "none";
defparam \pc[24]~I .operation_mode = "output";
defparam \pc[24]~I .output_async_reset = "none";
defparam \pc[24]~I .output_power_up = "low";
defparam \pc[24]~I .output_register_mode = "none";
defparam \pc[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[25]~I (
	.datain(\pc[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[25]));
// synopsys translate_off
defparam \pc[25]~I .input_async_reset = "none";
defparam \pc[25]~I .input_power_up = "low";
defparam \pc[25]~I .input_register_mode = "none";
defparam \pc[25]~I .input_sync_reset = "none";
defparam \pc[25]~I .oe_async_reset = "none";
defparam \pc[25]~I .oe_power_up = "low";
defparam \pc[25]~I .oe_register_mode = "none";
defparam \pc[25]~I .oe_sync_reset = "none";
defparam \pc[25]~I .operation_mode = "output";
defparam \pc[25]~I .output_async_reset = "none";
defparam \pc[25]~I .output_power_up = "low";
defparam \pc[25]~I .output_register_mode = "none";
defparam \pc[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[26]~I (
	.datain(\pc[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[26]));
// synopsys translate_off
defparam \pc[26]~I .input_async_reset = "none";
defparam \pc[26]~I .input_power_up = "low";
defparam \pc[26]~I .input_register_mode = "none";
defparam \pc[26]~I .input_sync_reset = "none";
defparam \pc[26]~I .oe_async_reset = "none";
defparam \pc[26]~I .oe_power_up = "low";
defparam \pc[26]~I .oe_register_mode = "none";
defparam \pc[26]~I .oe_sync_reset = "none";
defparam \pc[26]~I .operation_mode = "output";
defparam \pc[26]~I .output_async_reset = "none";
defparam \pc[26]~I .output_power_up = "low";
defparam \pc[26]~I .output_register_mode = "none";
defparam \pc[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[27]~I (
	.datain(\pc[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[27]));
// synopsys translate_off
defparam \pc[27]~I .input_async_reset = "none";
defparam \pc[27]~I .input_power_up = "low";
defparam \pc[27]~I .input_register_mode = "none";
defparam \pc[27]~I .input_sync_reset = "none";
defparam \pc[27]~I .oe_async_reset = "none";
defparam \pc[27]~I .oe_power_up = "low";
defparam \pc[27]~I .oe_register_mode = "none";
defparam \pc[27]~I .oe_sync_reset = "none";
defparam \pc[27]~I .operation_mode = "output";
defparam \pc[27]~I .output_async_reset = "none";
defparam \pc[27]~I .output_power_up = "low";
defparam \pc[27]~I .output_register_mode = "none";
defparam \pc[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[28]~I (
	.datain(\pc[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[28]));
// synopsys translate_off
defparam \pc[28]~I .input_async_reset = "none";
defparam \pc[28]~I .input_power_up = "low";
defparam \pc[28]~I .input_register_mode = "none";
defparam \pc[28]~I .input_sync_reset = "none";
defparam \pc[28]~I .oe_async_reset = "none";
defparam \pc[28]~I .oe_power_up = "low";
defparam \pc[28]~I .oe_register_mode = "none";
defparam \pc[28]~I .oe_sync_reset = "none";
defparam \pc[28]~I .operation_mode = "output";
defparam \pc[28]~I .output_async_reset = "none";
defparam \pc[28]~I .output_power_up = "low";
defparam \pc[28]~I .output_register_mode = "none";
defparam \pc[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[29]~I (
	.datain(\pc[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[29]));
// synopsys translate_off
defparam \pc[29]~I .input_async_reset = "none";
defparam \pc[29]~I .input_power_up = "low";
defparam \pc[29]~I .input_register_mode = "none";
defparam \pc[29]~I .input_sync_reset = "none";
defparam \pc[29]~I .oe_async_reset = "none";
defparam \pc[29]~I .oe_power_up = "low";
defparam \pc[29]~I .oe_register_mode = "none";
defparam \pc[29]~I .oe_sync_reset = "none";
defparam \pc[29]~I .operation_mode = "output";
defparam \pc[29]~I .output_async_reset = "none";
defparam \pc[29]~I .output_power_up = "low";
defparam \pc[29]~I .output_register_mode = "none";
defparam \pc[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[30]~I (
	.datain(\pc[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[30]));
// synopsys translate_off
defparam \pc[30]~I .input_async_reset = "none";
defparam \pc[30]~I .input_power_up = "low";
defparam \pc[30]~I .input_register_mode = "none";
defparam \pc[30]~I .input_sync_reset = "none";
defparam \pc[30]~I .oe_async_reset = "none";
defparam \pc[30]~I .oe_power_up = "low";
defparam \pc[30]~I .oe_register_mode = "none";
defparam \pc[30]~I .oe_sync_reset = "none";
defparam \pc[30]~I .operation_mode = "output";
defparam \pc[30]~I .output_async_reset = "none";
defparam \pc[30]~I .output_power_up = "low";
defparam \pc[30]~I .output_register_mode = "none";
defparam \pc[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[31]~I (
	.datain(\pc[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[31]));
// synopsys translate_off
defparam \pc[31]~I .input_async_reset = "none";
defparam \pc[31]~I .input_power_up = "low";
defparam \pc[31]~I .input_register_mode = "none";
defparam \pc[31]~I .input_sync_reset = "none";
defparam \pc[31]~I .oe_async_reset = "none";
defparam \pc[31]~I .oe_power_up = "low";
defparam \pc[31]~I .oe_register_mode = "none";
defparam \pc[31]~I .oe_sync_reset = "none";
defparam \pc[31]~I .operation_mode = "output";
defparam \pc[31]~I .output_async_reset = "none";
defparam \pc[31]~I .output_power_up = "low";
defparam \pc[31]~I .output_register_mode = "none";
defparam \pc[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[0]~I (
	.datain(\pc[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[0]));
// synopsys translate_off
defparam \pc_4[0]~I .input_async_reset = "none";
defparam \pc_4[0]~I .input_power_up = "low";
defparam \pc_4[0]~I .input_register_mode = "none";
defparam \pc_4[0]~I .input_sync_reset = "none";
defparam \pc_4[0]~I .oe_async_reset = "none";
defparam \pc_4[0]~I .oe_power_up = "low";
defparam \pc_4[0]~I .oe_register_mode = "none";
defparam \pc_4[0]~I .oe_sync_reset = "none";
defparam \pc_4[0]~I .operation_mode = "output";
defparam \pc_4[0]~I .output_async_reset = "none";
defparam \pc_4[0]~I .output_power_up = "low";
defparam \pc_4[0]~I .output_register_mode = "none";
defparam \pc_4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[1]~I (
	.datain(\pc[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[1]));
// synopsys translate_off
defparam \pc_4[1]~I .input_async_reset = "none";
defparam \pc_4[1]~I .input_power_up = "low";
defparam \pc_4[1]~I .input_register_mode = "none";
defparam \pc_4[1]~I .input_sync_reset = "none";
defparam \pc_4[1]~I .oe_async_reset = "none";
defparam \pc_4[1]~I .oe_power_up = "low";
defparam \pc_4[1]~I .oe_register_mode = "none";
defparam \pc_4[1]~I .oe_sync_reset = "none";
defparam \pc_4[1]~I .operation_mode = "output";
defparam \pc_4[1]~I .output_async_reset = "none";
defparam \pc_4[1]~I .output_power_up = "low";
defparam \pc_4[1]~I .output_register_mode = "none";
defparam \pc_4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[2]~I (
	.datain(!\pc[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[2]));
// synopsys translate_off
defparam \pc_4[2]~I .input_async_reset = "none";
defparam \pc_4[2]~I .input_power_up = "low";
defparam \pc_4[2]~I .input_register_mode = "none";
defparam \pc_4[2]~I .input_sync_reset = "none";
defparam \pc_4[2]~I .oe_async_reset = "none";
defparam \pc_4[2]~I .oe_power_up = "low";
defparam \pc_4[2]~I .oe_register_mode = "none";
defparam \pc_4[2]~I .oe_sync_reset = "none";
defparam \pc_4[2]~I .operation_mode = "output";
defparam \pc_4[2]~I .output_async_reset = "none";
defparam \pc_4[2]~I .output_power_up = "low";
defparam \pc_4[2]~I .output_register_mode = "none";
defparam \pc_4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[3]~I (
	.datain(\Add0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[3]));
// synopsys translate_off
defparam \pc_4[3]~I .input_async_reset = "none";
defparam \pc_4[3]~I .input_power_up = "low";
defparam \pc_4[3]~I .input_register_mode = "none";
defparam \pc_4[3]~I .input_sync_reset = "none";
defparam \pc_4[3]~I .oe_async_reset = "none";
defparam \pc_4[3]~I .oe_power_up = "low";
defparam \pc_4[3]~I .oe_register_mode = "none";
defparam \pc_4[3]~I .oe_sync_reset = "none";
defparam \pc_4[3]~I .operation_mode = "output";
defparam \pc_4[3]~I .output_async_reset = "none";
defparam \pc_4[3]~I .output_power_up = "low";
defparam \pc_4[3]~I .output_register_mode = "none";
defparam \pc_4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[4]~I (
	.datain(\Add0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[4]));
// synopsys translate_off
defparam \pc_4[4]~I .input_async_reset = "none";
defparam \pc_4[4]~I .input_power_up = "low";
defparam \pc_4[4]~I .input_register_mode = "none";
defparam \pc_4[4]~I .input_sync_reset = "none";
defparam \pc_4[4]~I .oe_async_reset = "none";
defparam \pc_4[4]~I .oe_power_up = "low";
defparam \pc_4[4]~I .oe_register_mode = "none";
defparam \pc_4[4]~I .oe_sync_reset = "none";
defparam \pc_4[4]~I .operation_mode = "output";
defparam \pc_4[4]~I .output_async_reset = "none";
defparam \pc_4[4]~I .output_power_up = "low";
defparam \pc_4[4]~I .output_register_mode = "none";
defparam \pc_4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[5]~I (
	.datain(\Add0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[5]));
// synopsys translate_off
defparam \pc_4[5]~I .input_async_reset = "none";
defparam \pc_4[5]~I .input_power_up = "low";
defparam \pc_4[5]~I .input_register_mode = "none";
defparam \pc_4[5]~I .input_sync_reset = "none";
defparam \pc_4[5]~I .oe_async_reset = "none";
defparam \pc_4[5]~I .oe_power_up = "low";
defparam \pc_4[5]~I .oe_register_mode = "none";
defparam \pc_4[5]~I .oe_sync_reset = "none";
defparam \pc_4[5]~I .operation_mode = "output";
defparam \pc_4[5]~I .output_async_reset = "none";
defparam \pc_4[5]~I .output_power_up = "low";
defparam \pc_4[5]~I .output_register_mode = "none";
defparam \pc_4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[6]~I (
	.datain(\Add0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[6]));
// synopsys translate_off
defparam \pc_4[6]~I .input_async_reset = "none";
defparam \pc_4[6]~I .input_power_up = "low";
defparam \pc_4[6]~I .input_register_mode = "none";
defparam \pc_4[6]~I .input_sync_reset = "none";
defparam \pc_4[6]~I .oe_async_reset = "none";
defparam \pc_4[6]~I .oe_power_up = "low";
defparam \pc_4[6]~I .oe_register_mode = "none";
defparam \pc_4[6]~I .oe_sync_reset = "none";
defparam \pc_4[6]~I .operation_mode = "output";
defparam \pc_4[6]~I .output_async_reset = "none";
defparam \pc_4[6]~I .output_power_up = "low";
defparam \pc_4[6]~I .output_register_mode = "none";
defparam \pc_4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[7]~I (
	.datain(\Add0~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[7]));
// synopsys translate_off
defparam \pc_4[7]~I .input_async_reset = "none";
defparam \pc_4[7]~I .input_power_up = "low";
defparam \pc_4[7]~I .input_register_mode = "none";
defparam \pc_4[7]~I .input_sync_reset = "none";
defparam \pc_4[7]~I .oe_async_reset = "none";
defparam \pc_4[7]~I .oe_power_up = "low";
defparam \pc_4[7]~I .oe_register_mode = "none";
defparam \pc_4[7]~I .oe_sync_reset = "none";
defparam \pc_4[7]~I .operation_mode = "output";
defparam \pc_4[7]~I .output_async_reset = "none";
defparam \pc_4[7]~I .output_power_up = "low";
defparam \pc_4[7]~I .output_register_mode = "none";
defparam \pc_4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[8]~I (
	.datain(\Add0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[8]));
// synopsys translate_off
defparam \pc_4[8]~I .input_async_reset = "none";
defparam \pc_4[8]~I .input_power_up = "low";
defparam \pc_4[8]~I .input_register_mode = "none";
defparam \pc_4[8]~I .input_sync_reset = "none";
defparam \pc_4[8]~I .oe_async_reset = "none";
defparam \pc_4[8]~I .oe_power_up = "low";
defparam \pc_4[8]~I .oe_register_mode = "none";
defparam \pc_4[8]~I .oe_sync_reset = "none";
defparam \pc_4[8]~I .operation_mode = "output";
defparam \pc_4[8]~I .output_async_reset = "none";
defparam \pc_4[8]~I .output_power_up = "low";
defparam \pc_4[8]~I .output_register_mode = "none";
defparam \pc_4[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[9]~I (
	.datain(\Add0~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[9]));
// synopsys translate_off
defparam \pc_4[9]~I .input_async_reset = "none";
defparam \pc_4[9]~I .input_power_up = "low";
defparam \pc_4[9]~I .input_register_mode = "none";
defparam \pc_4[9]~I .input_sync_reset = "none";
defparam \pc_4[9]~I .oe_async_reset = "none";
defparam \pc_4[9]~I .oe_power_up = "low";
defparam \pc_4[9]~I .oe_register_mode = "none";
defparam \pc_4[9]~I .oe_sync_reset = "none";
defparam \pc_4[9]~I .operation_mode = "output";
defparam \pc_4[9]~I .output_async_reset = "none";
defparam \pc_4[9]~I .output_power_up = "low";
defparam \pc_4[9]~I .output_register_mode = "none";
defparam \pc_4[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[10]~I (
	.datain(\Add0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[10]));
// synopsys translate_off
defparam \pc_4[10]~I .input_async_reset = "none";
defparam \pc_4[10]~I .input_power_up = "low";
defparam \pc_4[10]~I .input_register_mode = "none";
defparam \pc_4[10]~I .input_sync_reset = "none";
defparam \pc_4[10]~I .oe_async_reset = "none";
defparam \pc_4[10]~I .oe_power_up = "low";
defparam \pc_4[10]~I .oe_register_mode = "none";
defparam \pc_4[10]~I .oe_sync_reset = "none";
defparam \pc_4[10]~I .operation_mode = "output";
defparam \pc_4[10]~I .output_async_reset = "none";
defparam \pc_4[10]~I .output_power_up = "low";
defparam \pc_4[10]~I .output_register_mode = "none";
defparam \pc_4[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[11]~I (
	.datain(\Add0~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[11]));
// synopsys translate_off
defparam \pc_4[11]~I .input_async_reset = "none";
defparam \pc_4[11]~I .input_power_up = "low";
defparam \pc_4[11]~I .input_register_mode = "none";
defparam \pc_4[11]~I .input_sync_reset = "none";
defparam \pc_4[11]~I .oe_async_reset = "none";
defparam \pc_4[11]~I .oe_power_up = "low";
defparam \pc_4[11]~I .oe_register_mode = "none";
defparam \pc_4[11]~I .oe_sync_reset = "none";
defparam \pc_4[11]~I .operation_mode = "output";
defparam \pc_4[11]~I .output_async_reset = "none";
defparam \pc_4[11]~I .output_power_up = "low";
defparam \pc_4[11]~I .output_register_mode = "none";
defparam \pc_4[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[12]~I (
	.datain(\Add0~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[12]));
// synopsys translate_off
defparam \pc_4[12]~I .input_async_reset = "none";
defparam \pc_4[12]~I .input_power_up = "low";
defparam \pc_4[12]~I .input_register_mode = "none";
defparam \pc_4[12]~I .input_sync_reset = "none";
defparam \pc_4[12]~I .oe_async_reset = "none";
defparam \pc_4[12]~I .oe_power_up = "low";
defparam \pc_4[12]~I .oe_register_mode = "none";
defparam \pc_4[12]~I .oe_sync_reset = "none";
defparam \pc_4[12]~I .operation_mode = "output";
defparam \pc_4[12]~I .output_async_reset = "none";
defparam \pc_4[12]~I .output_power_up = "low";
defparam \pc_4[12]~I .output_register_mode = "none";
defparam \pc_4[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[13]~I (
	.datain(\Add0~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[13]));
// synopsys translate_off
defparam \pc_4[13]~I .input_async_reset = "none";
defparam \pc_4[13]~I .input_power_up = "low";
defparam \pc_4[13]~I .input_register_mode = "none";
defparam \pc_4[13]~I .input_sync_reset = "none";
defparam \pc_4[13]~I .oe_async_reset = "none";
defparam \pc_4[13]~I .oe_power_up = "low";
defparam \pc_4[13]~I .oe_register_mode = "none";
defparam \pc_4[13]~I .oe_sync_reset = "none";
defparam \pc_4[13]~I .operation_mode = "output";
defparam \pc_4[13]~I .output_async_reset = "none";
defparam \pc_4[13]~I .output_power_up = "low";
defparam \pc_4[13]~I .output_register_mode = "none";
defparam \pc_4[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[14]~I (
	.datain(\Add0~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[14]));
// synopsys translate_off
defparam \pc_4[14]~I .input_async_reset = "none";
defparam \pc_4[14]~I .input_power_up = "low";
defparam \pc_4[14]~I .input_register_mode = "none";
defparam \pc_4[14]~I .input_sync_reset = "none";
defparam \pc_4[14]~I .oe_async_reset = "none";
defparam \pc_4[14]~I .oe_power_up = "low";
defparam \pc_4[14]~I .oe_register_mode = "none";
defparam \pc_4[14]~I .oe_sync_reset = "none";
defparam \pc_4[14]~I .operation_mode = "output";
defparam \pc_4[14]~I .output_async_reset = "none";
defparam \pc_4[14]~I .output_power_up = "low";
defparam \pc_4[14]~I .output_register_mode = "none";
defparam \pc_4[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[15]~I (
	.datain(\Add0~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[15]));
// synopsys translate_off
defparam \pc_4[15]~I .input_async_reset = "none";
defparam \pc_4[15]~I .input_power_up = "low";
defparam \pc_4[15]~I .input_register_mode = "none";
defparam \pc_4[15]~I .input_sync_reset = "none";
defparam \pc_4[15]~I .oe_async_reset = "none";
defparam \pc_4[15]~I .oe_power_up = "low";
defparam \pc_4[15]~I .oe_register_mode = "none";
defparam \pc_4[15]~I .oe_sync_reset = "none";
defparam \pc_4[15]~I .operation_mode = "output";
defparam \pc_4[15]~I .output_async_reset = "none";
defparam \pc_4[15]~I .output_power_up = "low";
defparam \pc_4[15]~I .output_register_mode = "none";
defparam \pc_4[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[16]~I (
	.datain(\Add0~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[16]));
// synopsys translate_off
defparam \pc_4[16]~I .input_async_reset = "none";
defparam \pc_4[16]~I .input_power_up = "low";
defparam \pc_4[16]~I .input_register_mode = "none";
defparam \pc_4[16]~I .input_sync_reset = "none";
defparam \pc_4[16]~I .oe_async_reset = "none";
defparam \pc_4[16]~I .oe_power_up = "low";
defparam \pc_4[16]~I .oe_register_mode = "none";
defparam \pc_4[16]~I .oe_sync_reset = "none";
defparam \pc_4[16]~I .operation_mode = "output";
defparam \pc_4[16]~I .output_async_reset = "none";
defparam \pc_4[16]~I .output_power_up = "low";
defparam \pc_4[16]~I .output_register_mode = "none";
defparam \pc_4[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[17]~I (
	.datain(\Add0~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[17]));
// synopsys translate_off
defparam \pc_4[17]~I .input_async_reset = "none";
defparam \pc_4[17]~I .input_power_up = "low";
defparam \pc_4[17]~I .input_register_mode = "none";
defparam \pc_4[17]~I .input_sync_reset = "none";
defparam \pc_4[17]~I .oe_async_reset = "none";
defparam \pc_4[17]~I .oe_power_up = "low";
defparam \pc_4[17]~I .oe_register_mode = "none";
defparam \pc_4[17]~I .oe_sync_reset = "none";
defparam \pc_4[17]~I .operation_mode = "output";
defparam \pc_4[17]~I .output_async_reset = "none";
defparam \pc_4[17]~I .output_power_up = "low";
defparam \pc_4[17]~I .output_register_mode = "none";
defparam \pc_4[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[18]~I (
	.datain(\Add0~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[18]));
// synopsys translate_off
defparam \pc_4[18]~I .input_async_reset = "none";
defparam \pc_4[18]~I .input_power_up = "low";
defparam \pc_4[18]~I .input_register_mode = "none";
defparam \pc_4[18]~I .input_sync_reset = "none";
defparam \pc_4[18]~I .oe_async_reset = "none";
defparam \pc_4[18]~I .oe_power_up = "low";
defparam \pc_4[18]~I .oe_register_mode = "none";
defparam \pc_4[18]~I .oe_sync_reset = "none";
defparam \pc_4[18]~I .operation_mode = "output";
defparam \pc_4[18]~I .output_async_reset = "none";
defparam \pc_4[18]~I .output_power_up = "low";
defparam \pc_4[18]~I .output_register_mode = "none";
defparam \pc_4[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[19]~I (
	.datain(\Add0~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[19]));
// synopsys translate_off
defparam \pc_4[19]~I .input_async_reset = "none";
defparam \pc_4[19]~I .input_power_up = "low";
defparam \pc_4[19]~I .input_register_mode = "none";
defparam \pc_4[19]~I .input_sync_reset = "none";
defparam \pc_4[19]~I .oe_async_reset = "none";
defparam \pc_4[19]~I .oe_power_up = "low";
defparam \pc_4[19]~I .oe_register_mode = "none";
defparam \pc_4[19]~I .oe_sync_reset = "none";
defparam \pc_4[19]~I .operation_mode = "output";
defparam \pc_4[19]~I .output_async_reset = "none";
defparam \pc_4[19]~I .output_power_up = "low";
defparam \pc_4[19]~I .output_register_mode = "none";
defparam \pc_4[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[20]~I (
	.datain(\Add0~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[20]));
// synopsys translate_off
defparam \pc_4[20]~I .input_async_reset = "none";
defparam \pc_4[20]~I .input_power_up = "low";
defparam \pc_4[20]~I .input_register_mode = "none";
defparam \pc_4[20]~I .input_sync_reset = "none";
defparam \pc_4[20]~I .oe_async_reset = "none";
defparam \pc_4[20]~I .oe_power_up = "low";
defparam \pc_4[20]~I .oe_register_mode = "none";
defparam \pc_4[20]~I .oe_sync_reset = "none";
defparam \pc_4[20]~I .operation_mode = "output";
defparam \pc_4[20]~I .output_async_reset = "none";
defparam \pc_4[20]~I .output_power_up = "low";
defparam \pc_4[20]~I .output_register_mode = "none";
defparam \pc_4[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[21]~I (
	.datain(\Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[21]));
// synopsys translate_off
defparam \pc_4[21]~I .input_async_reset = "none";
defparam \pc_4[21]~I .input_power_up = "low";
defparam \pc_4[21]~I .input_register_mode = "none";
defparam \pc_4[21]~I .input_sync_reset = "none";
defparam \pc_4[21]~I .oe_async_reset = "none";
defparam \pc_4[21]~I .oe_power_up = "low";
defparam \pc_4[21]~I .oe_register_mode = "none";
defparam \pc_4[21]~I .oe_sync_reset = "none";
defparam \pc_4[21]~I .operation_mode = "output";
defparam \pc_4[21]~I .output_async_reset = "none";
defparam \pc_4[21]~I .output_power_up = "low";
defparam \pc_4[21]~I .output_register_mode = "none";
defparam \pc_4[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[22]~I (
	.datain(\Add0~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[22]));
// synopsys translate_off
defparam \pc_4[22]~I .input_async_reset = "none";
defparam \pc_4[22]~I .input_power_up = "low";
defparam \pc_4[22]~I .input_register_mode = "none";
defparam \pc_4[22]~I .input_sync_reset = "none";
defparam \pc_4[22]~I .oe_async_reset = "none";
defparam \pc_4[22]~I .oe_power_up = "low";
defparam \pc_4[22]~I .oe_register_mode = "none";
defparam \pc_4[22]~I .oe_sync_reset = "none";
defparam \pc_4[22]~I .operation_mode = "output";
defparam \pc_4[22]~I .output_async_reset = "none";
defparam \pc_4[22]~I .output_power_up = "low";
defparam \pc_4[22]~I .output_register_mode = "none";
defparam \pc_4[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[23]~I (
	.datain(\Add0~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[23]));
// synopsys translate_off
defparam \pc_4[23]~I .input_async_reset = "none";
defparam \pc_4[23]~I .input_power_up = "low";
defparam \pc_4[23]~I .input_register_mode = "none";
defparam \pc_4[23]~I .input_sync_reset = "none";
defparam \pc_4[23]~I .oe_async_reset = "none";
defparam \pc_4[23]~I .oe_power_up = "low";
defparam \pc_4[23]~I .oe_register_mode = "none";
defparam \pc_4[23]~I .oe_sync_reset = "none";
defparam \pc_4[23]~I .operation_mode = "output";
defparam \pc_4[23]~I .output_async_reset = "none";
defparam \pc_4[23]~I .output_power_up = "low";
defparam \pc_4[23]~I .output_register_mode = "none";
defparam \pc_4[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[24]~I (
	.datain(\Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[24]));
// synopsys translate_off
defparam \pc_4[24]~I .input_async_reset = "none";
defparam \pc_4[24]~I .input_power_up = "low";
defparam \pc_4[24]~I .input_register_mode = "none";
defparam \pc_4[24]~I .input_sync_reset = "none";
defparam \pc_4[24]~I .oe_async_reset = "none";
defparam \pc_4[24]~I .oe_power_up = "low";
defparam \pc_4[24]~I .oe_register_mode = "none";
defparam \pc_4[24]~I .oe_sync_reset = "none";
defparam \pc_4[24]~I .operation_mode = "output";
defparam \pc_4[24]~I .output_async_reset = "none";
defparam \pc_4[24]~I .output_power_up = "low";
defparam \pc_4[24]~I .output_register_mode = "none";
defparam \pc_4[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[25]~I (
	.datain(\Add0~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[25]));
// synopsys translate_off
defparam \pc_4[25]~I .input_async_reset = "none";
defparam \pc_4[25]~I .input_power_up = "low";
defparam \pc_4[25]~I .input_register_mode = "none";
defparam \pc_4[25]~I .input_sync_reset = "none";
defparam \pc_4[25]~I .oe_async_reset = "none";
defparam \pc_4[25]~I .oe_power_up = "low";
defparam \pc_4[25]~I .oe_register_mode = "none";
defparam \pc_4[25]~I .oe_sync_reset = "none";
defparam \pc_4[25]~I .operation_mode = "output";
defparam \pc_4[25]~I .output_async_reset = "none";
defparam \pc_4[25]~I .output_power_up = "low";
defparam \pc_4[25]~I .output_register_mode = "none";
defparam \pc_4[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[26]~I (
	.datain(\Add0~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[26]));
// synopsys translate_off
defparam \pc_4[26]~I .input_async_reset = "none";
defparam \pc_4[26]~I .input_power_up = "low";
defparam \pc_4[26]~I .input_register_mode = "none";
defparam \pc_4[26]~I .input_sync_reset = "none";
defparam \pc_4[26]~I .oe_async_reset = "none";
defparam \pc_4[26]~I .oe_power_up = "low";
defparam \pc_4[26]~I .oe_register_mode = "none";
defparam \pc_4[26]~I .oe_sync_reset = "none";
defparam \pc_4[26]~I .operation_mode = "output";
defparam \pc_4[26]~I .output_async_reset = "none";
defparam \pc_4[26]~I .output_power_up = "low";
defparam \pc_4[26]~I .output_register_mode = "none";
defparam \pc_4[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[27]~I (
	.datain(\Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[27]));
// synopsys translate_off
defparam \pc_4[27]~I .input_async_reset = "none";
defparam \pc_4[27]~I .input_power_up = "low";
defparam \pc_4[27]~I .input_register_mode = "none";
defparam \pc_4[27]~I .input_sync_reset = "none";
defparam \pc_4[27]~I .oe_async_reset = "none";
defparam \pc_4[27]~I .oe_power_up = "low";
defparam \pc_4[27]~I .oe_register_mode = "none";
defparam \pc_4[27]~I .oe_sync_reset = "none";
defparam \pc_4[27]~I .operation_mode = "output";
defparam \pc_4[27]~I .output_async_reset = "none";
defparam \pc_4[27]~I .output_power_up = "low";
defparam \pc_4[27]~I .output_register_mode = "none";
defparam \pc_4[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[28]~I (
	.datain(\Add0~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[28]));
// synopsys translate_off
defparam \pc_4[28]~I .input_async_reset = "none";
defparam \pc_4[28]~I .input_power_up = "low";
defparam \pc_4[28]~I .input_register_mode = "none";
defparam \pc_4[28]~I .input_sync_reset = "none";
defparam \pc_4[28]~I .oe_async_reset = "none";
defparam \pc_4[28]~I .oe_power_up = "low";
defparam \pc_4[28]~I .oe_register_mode = "none";
defparam \pc_4[28]~I .oe_sync_reset = "none";
defparam \pc_4[28]~I .operation_mode = "output";
defparam \pc_4[28]~I .output_async_reset = "none";
defparam \pc_4[28]~I .output_power_up = "low";
defparam \pc_4[28]~I .output_register_mode = "none";
defparam \pc_4[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[29]~I (
	.datain(\Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[29]));
// synopsys translate_off
defparam \pc_4[29]~I .input_async_reset = "none";
defparam \pc_4[29]~I .input_power_up = "low";
defparam \pc_4[29]~I .input_register_mode = "none";
defparam \pc_4[29]~I .input_sync_reset = "none";
defparam \pc_4[29]~I .oe_async_reset = "none";
defparam \pc_4[29]~I .oe_power_up = "low";
defparam \pc_4[29]~I .oe_register_mode = "none";
defparam \pc_4[29]~I .oe_sync_reset = "none";
defparam \pc_4[29]~I .operation_mode = "output";
defparam \pc_4[29]~I .output_async_reset = "none";
defparam \pc_4[29]~I .output_power_up = "low";
defparam \pc_4[29]~I .output_register_mode = "none";
defparam \pc_4[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[30]~I (
	.datain(\Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[30]));
// synopsys translate_off
defparam \pc_4[30]~I .input_async_reset = "none";
defparam \pc_4[30]~I .input_power_up = "low";
defparam \pc_4[30]~I .input_register_mode = "none";
defparam \pc_4[30]~I .input_sync_reset = "none";
defparam \pc_4[30]~I .oe_async_reset = "none";
defparam \pc_4[30]~I .oe_power_up = "low";
defparam \pc_4[30]~I .oe_register_mode = "none";
defparam \pc_4[30]~I .oe_sync_reset = "none";
defparam \pc_4[30]~I .operation_mode = "output";
defparam \pc_4[30]~I .output_async_reset = "none";
defparam \pc_4[30]~I .output_power_up = "low";
defparam \pc_4[30]~I .output_register_mode = "none";
defparam \pc_4[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_4[31]~I (
	.datain(\Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_4[31]));
// synopsys translate_off
defparam \pc_4[31]~I .input_async_reset = "none";
defparam \pc_4[31]~I .input_power_up = "low";
defparam \pc_4[31]~I .input_register_mode = "none";
defparam \pc_4[31]~I .input_sync_reset = "none";
defparam \pc_4[31]~I .oe_async_reset = "none";
defparam \pc_4[31]~I .oe_power_up = "low";
defparam \pc_4[31]~I .oe_register_mode = "none";
defparam \pc_4[31]~I .oe_sync_reset = "none";
defparam \pc_4[31]~I .operation_mode = "output";
defparam \pc_4[31]~I .output_async_reset = "none";
defparam \pc_4[31]~I .output_power_up = "low";
defparam \pc_4[31]~I .output_register_mode = "none";
defparam \pc_4[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
