{"Experiment": {"loops": {"kernel_doitgen :: for.cond11": {"covered_lcDeps": 8, "exec_coverage": 88.3, "debug_info": "filename:doitgen.c, line:64, col:9", "lcDeps_coverage": 80.0, "total_time": 512, "exec_time": 452, "total_lcDeps": 10, "dependence_info": {"avail_count": {"reg": {"replicable-stage-remedy": 2}, "ctrl": {"replicable-stage-remedy": 7, "ctrl-spec-remedy": 7}, "war": {}, "raw": {}, "waw": {"priv-full-overlap-remedy": 1, "locality-private-remedy": 1, "mem-spec-aa-remedy": 1, "mem-ver-remedy": 1}}, "chosen_count": {"reg": {"replicable-stage-remedy": 2}, "ctrl": {"replicable-stage-remedy": 7}, "war": {}, "raw": {}, "waw": {}}, "num_reg_lcdep": 2, "num_control_lcdep": 7, "num_war_lcdep": 0, "num_raw_lcdep": 0, "num_waw_lcdep": 1, "num_queries": 9}}, "kernel_doitgen :: for.cond1": {"loop_stage": "DSWP[P22']", "covered_lcDeps": 22, "exec_coverage": 95.7, "debug_info": "filename:doitgen.c, line:61, col:5", "selected": false, "lcDeps_coverage": 95.65, "total_time": 512, "exec_time": 490, "loop_speedup": 14.29, "dependence_info": {"avail_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 22, "ctrl-spec-remedy": 22}, "war": {}, "raw": {}, "waw": {}}, "chosen_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 22}, "war": {}, "raw": {}, "waw": {}}, "num_reg_lcdep": 1, "num_control_lcdep": 22, "num_war_lcdep": 0, "num_raw_lcdep": 0, "num_waw_lcdep": 0, "num_queries": 36}, "total_lcDeps": 23}, "kernel_doitgen :: for.cond": {"loop_stage": "DSWP[P22']", "covered_lcDeps": 26, "exec_coverage": 95.7, "debug_info": "filename:doitgen.c, line:60, col:3", "selected": true, "lcDeps_coverage": 96.3, "total_time": 512, "exec_time": 490, "loop_speedup": 20.18, "dependence_info": {"avail_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 26, "ctrl-spec-remedy": 26}, "war": {}, "raw": {}, "waw": {}}, "chosen_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 26}, "war": {}, "raw": {}, "waw": {}}, "num_reg_lcdep": 1, "num_control_lcdep": 26, "num_war_lcdep": 0, "num_raw_lcdep": 0, "num_waw_lcdep": 0, "num_queries": 36}, "total_lcDeps": 27}, "kernel_doitgen :: for.cond4": {"loop_stage": "DSWP[P22']", "covered_lcDeps": 12, "exec_coverage": 95.7, "debug_info": "filename:doitgen.c, line:62, col:7", "selected": false, "lcDeps_coverage": 92.31, "total_time": 512, "exec_time": 490, "loop_speedup": 8.33, "dependence_info": {"avail_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 12, "ctrl-spec-remedy": 12}, "war": {}, "raw": {}, "waw": {}}, "chosen_count": {"reg": {"replicable-stage-remedy": 1}, "ctrl": {"replicable-stage-remedy": 12}, "war": {}, "raw": {}, "waw": {}}, "num_reg_lcdep": 1, "num_control_lcdep": 12, "num_war_lcdep": 0, "num_raw_lcdep": 0, "num_waw_lcdep": 0, "num_queries": 16}, "total_lcDeps": 13}}, "worker_cnt": 22, "speedup": 11.06, "total_coverage": 95.7}, "LAMP": true, "SpecPriv": true, "Edge": true, "SLAMP": true, "Loop": true}