INFO-FLOW: Workspace C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1 opened at Tue Apr 23 20:37:23 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tsbv484-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:sbv484:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.197 sec.
Execute   set_part xc7a200tsbv484-2 
Execute     add_library xilinx/artix7/artix7:xc7a200t:sbv484:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7a200t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../../../../Downloads/WebModel.c as C
Execute       get_default_platform 
Execute       is_encrypted ../../../../Downloads/WebModel.c 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "../../../../Downloads/WebModel.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ../../../../Downloads/WebModel.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c
Command       clang done; 0.647 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c"  -o "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/useless.bc
Command       clang done; 0.691 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c std=gnu89 -directive=C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.125 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c std=gnu89 -directive=C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/solution1.json -quiet -fix-errors C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.115 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.WebModel.pp.0.c.diag.yml C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.WebModel.pp.0.c.out.log 2> C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.WebModel.pp.0.c.err.log 
Command       ap_eval done; 0.108 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.362 sec.
INFO-FLOW: tidy-3.1 time 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.239 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.2.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.2.c
Command       clang done; 0.699 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.bc
Command       clang done; 0.69 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.g.bc -hls-opt -except-internalize WebModel -LC:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.749 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.883 ; gain = 45.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.883 ; gain = 45.641
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.pp.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.794 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top WebModel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.0.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.886 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 166.055 ; gain = 109.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.1.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
Command         transform done; 2.211 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 183.945 ; gain = 127.703
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.g.1.bc to C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.1.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.2'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
Command         transform done; 2.988 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
Command         transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 208.039 ; gain = 151.797
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.2.bc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:269:20) in function 'k2c_sub2idx' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
Command         transform done; 1.202 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 327.992 ; gain = 271.750
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.599 sec.
Command     elaborate done; 15.214 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
Execute       ap_set_top_model WebModel 
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
Execute       get_model_list WebModel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model WebModel 
Execute       preproc_iomode -model k2c_dense 
Execute       preproc_iomode -model k2c_dot.2 
Execute       preproc_iomode -model k2c_matmul.2 
Execute       preproc_iomode -model k2c_dense.1 
Execute       preproc_iomode -model k2c_affine_matmul 
Execute       preproc_iomode -model k2c_dot.1 
Execute       preproc_iomode -model k2c_matmul.1 
Execute       preproc_iomode -model k2c_dense.2 
Execute       preproc_iomode -model k2c_affine_matmul.1 
Execute       preproc_iomode -model k2c_relu_func 
Execute       preproc_iomode -model k2c_dot 
Execute       preproc_iomode -model k2c_matmul 
Execute       preproc_iomode -model k2c_sub2idx 
Execute       get_model_list WebModel -filter all-wo-channel 
INFO-FLOW: Model list for configure: k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel
INFO-FLOW: Configuring Module : k2c_sub2idx ...
Execute       set_default_model k2c_sub2idx 
Execute       apply_spec_resource_limit k2c_sub2idx 
INFO-FLOW: Configuring Module : k2c_matmul ...
Execute       set_default_model k2c_matmul 
Execute       apply_spec_resource_limit k2c_matmul 
INFO-FLOW: Configuring Module : k2c_dot ...
Execute       set_default_model k2c_dot 
Execute       apply_spec_resource_limit k2c_dot 
INFO-FLOW: Configuring Module : k2c_relu_func ...
Execute       set_default_model k2c_relu_func 
Execute       apply_spec_resource_limit k2c_relu_func 
INFO-FLOW: Configuring Module : k2c_affine_matmul.1 ...
Execute       set_default_model k2c_affine_matmul.1 
Execute       apply_spec_resource_limit k2c_affine_matmul.1 
INFO-FLOW: Configuring Module : k2c_dense.2 ...
Execute       set_default_model k2c_dense.2 
Execute       apply_spec_resource_limit k2c_dense.2 
INFO-FLOW: Configuring Module : k2c_matmul.1 ...
Execute       set_default_model k2c_matmul.1 
Execute       apply_spec_resource_limit k2c_matmul.1 
INFO-FLOW: Configuring Module : k2c_dot.1 ...
Execute       set_default_model k2c_dot.1 
Execute       apply_spec_resource_limit k2c_dot.1 
INFO-FLOW: Configuring Module : k2c_affine_matmul ...
Execute       set_default_model k2c_affine_matmul 
Execute       apply_spec_resource_limit k2c_affine_matmul 
INFO-FLOW: Configuring Module : k2c_dense.1 ...
Execute       set_default_model k2c_dense.1 
Execute       apply_spec_resource_limit k2c_dense.1 
INFO-FLOW: Configuring Module : k2c_matmul.2 ...
Execute       set_default_model k2c_matmul.2 
Execute       apply_spec_resource_limit k2c_matmul.2 
INFO-FLOW: Configuring Module : k2c_dot.2 ...
Execute       set_default_model k2c_dot.2 
Execute       apply_spec_resource_limit k2c_dot.2 
INFO-FLOW: Configuring Module : k2c_dense ...
Execute       set_default_model k2c_dense 
Execute       apply_spec_resource_limit k2c_dense 
INFO-FLOW: Configuring Module : WebModel ...
Execute       set_default_model WebModel 
Execute       apply_spec_resource_limit WebModel 
INFO-FLOW: Model list for preprocess: k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel
INFO-FLOW: Preprocessing Module: k2c_sub2idx ...
Execute       set_default_model k2c_sub2idx 
Execute       cdfg_preprocess -model k2c_sub2idx 
Execute       rtl_gen_preprocess k2c_sub2idx 
INFO-FLOW: Preprocessing Module: k2c_matmul ...
Execute       set_default_model k2c_matmul 
Execute       cdfg_preprocess -model k2c_matmul 
Execute       rtl_gen_preprocess k2c_matmul 
INFO-FLOW: Preprocessing Module: k2c_dot ...
Execute       set_default_model k2c_dot 
Execute       cdfg_preprocess -model k2c_dot 
Execute       rtl_gen_preprocess k2c_dot 
INFO-FLOW: Preprocessing Module: k2c_relu_func ...
Execute       set_default_model k2c_relu_func 
Execute       cdfg_preprocess -model k2c_relu_func 
Execute       rtl_gen_preprocess k2c_relu_func 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul.1 ...
Execute       set_default_model k2c_affine_matmul.1 
Execute       cdfg_preprocess -model k2c_affine_matmul.1 
Execute       rtl_gen_preprocess k2c_affine_matmul.1 
INFO-FLOW: Preprocessing Module: k2c_dense.2 ...
Execute       set_default_model k2c_dense.2 
Execute       cdfg_preprocess -model k2c_dense.2 
Execute       rtl_gen_preprocess k2c_dense.2 
INFO-FLOW: Preprocessing Module: k2c_matmul.1 ...
Execute       set_default_model k2c_matmul.1 
Execute       cdfg_preprocess -model k2c_matmul.1 
Execute       rtl_gen_preprocess k2c_matmul.1 
INFO-FLOW: Preprocessing Module: k2c_dot.1 ...
Execute       set_default_model k2c_dot.1 
Execute       cdfg_preprocess -model k2c_dot.1 
Execute       rtl_gen_preprocess k2c_dot.1 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul ...
Execute       set_default_model k2c_affine_matmul 
Execute       cdfg_preprocess -model k2c_affine_matmul 
Execute       rtl_gen_preprocess k2c_affine_matmul 
INFO-FLOW: Preprocessing Module: k2c_dense.1 ...
Execute       set_default_model k2c_dense.1 
Execute       cdfg_preprocess -model k2c_dense.1 
Execute       rtl_gen_preprocess k2c_dense.1 
INFO-FLOW: Preprocessing Module: k2c_matmul.2 ...
Execute       set_default_model k2c_matmul.2 
Execute       cdfg_preprocess -model k2c_matmul.2 
Execute       rtl_gen_preprocess k2c_matmul.2 
INFO-FLOW: Preprocessing Module: k2c_dot.2 ...
Execute       set_default_model k2c_dot.2 
Execute       cdfg_preprocess -model k2c_dot.2 
Execute       rtl_gen_preprocess k2c_dot.2 
INFO-FLOW: Preprocessing Module: k2c_dense ...
Execute       set_default_model k2c_dense 
Execute       cdfg_preprocess -model k2c_dense 
Execute       rtl_gen_preprocess k2c_dense 
INFO-FLOW: Preprocessing Module: WebModel ...
Execute       set_default_model WebModel 
Execute       cdfg_preprocess -model WebModel 
Execute       rtl_gen_preprocess WebModel 
INFO-FLOW: Model list for synthesis: k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_sub2idx 
Execute       schedule -model k2c_sub2idx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273) and 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.026 seconds; current allocated memory: 280.014 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_sub2idx.
Execute       set_default_model k2c_sub2idx 
Execute       bind -model k2c_sub2idx 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_sub2idx
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 280.146 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.bind.adb -f 
INFO-FLOW: Finish binding k2c_sub2idx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul 
Execute       schedule -model k2c_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 280.761 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.
Execute       set_default_model k2c_matmul 
Execute       bind -model k2c_matmul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 281.150 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot 
Execute       schedule -model k2c_dot 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.283 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 283.146 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.307 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.
Execute       set_default_model k2c_dot 
Execute       bind -model k2c_dot 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.159 sec.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 284.941 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.217 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.bind.adb -f 
INFO-FLOW: Finish binding k2c_dot.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_relu_func 
Execute       schedule -model k2c_relu_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 285.338 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_relu_func.
Execute       set_default_model k2c_relu_func 
Execute       bind -model k2c_relu_func 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_relu_func
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 285.422 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.bind.adb -f 
INFO-FLOW: Finish binding k2c_relu_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul.1 
Execute       schedule -model k2c_affine_matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 285.788 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.1.
Execute       set_default_model k2c_affine_matmul.1 
Execute       bind -model k2c_affine_matmul.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.069 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense.2 
Execute       schedule -model k2c_dense.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 286.358 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.2.
Execute       set_default_model k2c_dense.2 
Execute       bind -model k2c_dense.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.169 sec.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 286.742 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.129 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul.1 
Execute       schedule -model k2c_matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 287.288 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.1.
Execute       set_default_model k2c_matmul.1 
Execute       bind -model k2c_matmul.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 287.628 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot.1 
Execute       schedule -model k2c_dot.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.467 sec.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 289.619 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.264 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.1.
Execute       set_default_model k2c_dot.1 
Execute       bind -model k2c_dot.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 291.478 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.167 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_dot.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul 
Execute       schedule -model k2c_affine_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 292.058 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.
Execute       set_default_model k2c_affine_matmul 
Execute       bind -model k2c_affine_matmul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 292.292 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense.1 
Execute       schedule -model k2c_dense.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 292.595 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.1.
Execute       set_default_model k2c_dense.1 
Execute       bind -model k2c_dense.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 292.980 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul.2 
Execute       schedule -model k2c_matmul.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 293.526 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.2.
Execute       set_default_model k2c_matmul.2 
Execute       bind -model k2c_matmul.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 293.865 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot.2 
Execute       schedule -model k2c_dot.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.483 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 295.819 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.314 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.2.
Execute       set_default_model k2c_dot.2 
Execute       bind -model k2c_dot.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.223 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 297.662 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.323 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_dot.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense 
Execute       schedule -model k2c_dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.293 sec.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 298.721 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.verbose.sched.rpt -verbose -f 
Command       report done; 0.105 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.
Execute       set_default_model k2c_dense 
Execute       bind -model k2c_dense 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 299.314 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.verbose.bind.rpt -verbose -f 
Command       report done; 0.173 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model WebModel 
Execute       schedule -model WebModel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 299.905 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.sched.adb -f 
INFO-FLOW: Finish scheduling WebModel.
Execute       set_default_model WebModel 
Execute       bind -model WebModel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=WebModel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.741 sec.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 300.566 MB.
Execute       report -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.verbose.bind.rpt -verbose -f 
Command       report done; 1.127 sec.
Execute       db_write -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding WebModel.
Execute       get_model_list WebModel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess k2c_sub2idx 
Execute       rtl_gen_preprocess k2c_matmul 
Execute       rtl_gen_preprocess k2c_dot 
Execute       rtl_gen_preprocess k2c_relu_func 
Execute       rtl_gen_preprocess k2c_affine_matmul.1 
Execute       rtl_gen_preprocess k2c_dense.2 
Execute       rtl_gen_preprocess k2c_matmul.1 
Execute       rtl_gen_preprocess k2c_dot.1 
Execute       rtl_gen_preprocess k2c_affine_matmul 
Execute       rtl_gen_preprocess k2c_dense.1 
Execute       rtl_gen_preprocess k2c_matmul.2 
Execute       rtl_gen_preprocess k2c_dot.2 
Execute       rtl_gen_preprocess k2c_dense 
Execute       rtl_gen_preprocess WebModel 
INFO-FLOW: Model list for RTL generation: k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_sub2idx -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.487 seconds; current allocated memory: 301.231 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_sub2idx -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_sub2idx -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_sub2idx -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_sub2idx 
Execute       gen_rtl k2c_sub2idx -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_sub2idx 
Execute       gen_tb_info k2c_sub2idx -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_sub2idx -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_sub2idx_csynth.rpt -f 
Execute       report -model k2c_sub2idx -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_sub2idx_csynth.xml -f -x 
Execute       report -model k2c_sub2idx -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.verbose.rpt -verbose -f 
Execute       db_write -model k2c_sub2idx -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 302.300 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_matmul -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_matmul -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_matmul 
Execute       gen_rtl k2c_matmul -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_matmul 
Execute       gen_tb_info k2c_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_csynth.rpt -f 
Execute       report -model k2c_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_csynth.xml -f -x 
Execute       report -model k2c_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model k2c_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.adb -f 
Command       db_write done; 0.117 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
Command       create_rtl_model done; 0.888 sec.
INFO: [HLS 200-111]  Elapsed time: 1.769 seconds; current allocated memory: 305.906 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dot -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dot -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dot 
Execute       gen_rtl k2c_dot -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dot 
Execute       gen_tb_info k2c_dot -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dot -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.139 sec.
Execute       report -model k2c_dot -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_csynth.xml -f -x 
Execute       report -model k2c_dot -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.778 sec.
Execute       db_write -model k2c_dot -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.adb -f 
Command       db_write done; 0.348 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_relu_func -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 2.873 seconds; current allocated memory: 306.569 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_relu_func -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_relu_func -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_relu_func -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_relu_func 
Execute       gen_rtl k2c_relu_func -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_relu_func 
Execute       gen_tb_info k2c_relu_func -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_relu_func -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_relu_func_csynth.rpt -f 
Execute       report -model k2c_relu_func -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_relu_func_csynth.xml -f -x 
Execute       report -model k2c_relu_func -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.verbose.rpt -verbose -f 
Execute       db_write -model k2c_relu_func -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul.1 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
Command       create_rtl_model done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 307.399 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_affine_matmul_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_affine_matmul_1 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_affine_matmul_1 
Execute       gen_tb_info k2c_affine_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_affine_matmul_1_csynth.rpt -f 
Execute       report -model k2c_affine_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_affine_matmul_1_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.rpt -verbose -f 
Command       report done; 0.134 sec.
Execute       db_write -model k2c_affine_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.adb -f 
Command       db_write done; 0.116 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense.2 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 308.330 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dense_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dense.2 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dense_2 
Execute       gen_rtl k2c_dense.2 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dense_2 
Execute       gen_tb_info k2c_dense.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dense.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_2_csynth.rpt -f 
Execute       report -model k2c_dense.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_2_csynth.xml -f -x 
Execute       report -model k2c_dense.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.verbose.rpt -verbose -f 
Command       report done; 0.37 sec.
Execute       db_write -model k2c_dense.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.adb -f 
Command       db_write done; 0.105 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul.1 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 309.275 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_matmul_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_matmul.1 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_matmul_1 
Execute       gen_rtl k2c_matmul.1 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_matmul_1 
Execute       gen_tb_info k2c_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_1_csynth.rpt -f 
Execute       report -model k2c_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_1_csynth.xml -f -x 
Execute       report -model k2c_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.verbose.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -model k2c_matmul.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.adb -f 
Command       db_write done; 0.153 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot.1 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
Command       create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.597 seconds; current allocated memory: 312.898 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dot_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dot.1 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dot_1 
Execute       gen_rtl k2c_dot.1 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dot_1 
Execute       gen_tb_info k2c_dot.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dot.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_1_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.131 sec.
Execute       report -model k2c_dot.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_1_csynth.xml -f -x 
Execute       report -model k2c_dot.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.75 sec.
Execute       db_write -model k2c_dot.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.adb -f 
Command       db_write done; 0.388 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
Command       create_rtl_model done; 0.286 sec.
INFO: [HLS 200-111]  Elapsed time: 2.754 seconds; current allocated memory: 313.880 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_affine_matmul -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_affine_matmul -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_affine_matmul 
Execute       gen_rtl k2c_affine_matmul -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_affine_matmul 
Execute       gen_tb_info k2c_affine_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_affine_matmul_csynth.rpt -f 
Execute       report -model k2c_affine_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_affine_matmul_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.verbose.rpt -verbose -f 
Command       report done; 0.119 sec.
Execute       db_write -model k2c_affine_matmul -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.adb -f 
Command       db_write done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense.1 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 314.764 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dense_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dense.1 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dense_1 
Execute       gen_rtl k2c_dense.1 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dense_1 
Execute       gen_tb_info k2c_dense.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dense.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_1_csynth.rpt -f 
Execute       report -model k2c_dense.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_1_csynth.xml -f -x 
Execute       report -model k2c_dense.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.verbose.rpt -verbose -f 
Command       report done; 0.353 sec.
Execute       db_write -model k2c_dense.1 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.adb -f 
Command       db_write done; 0.143 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul.2 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 315.673 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_matmul_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_matmul.2 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_matmul_2 
Execute       gen_rtl k2c_matmul.2 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_matmul_2 
Execute       gen_tb_info k2c_matmul.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_matmul.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_2_csynth.rpt -f 
Execute       report -model k2c_matmul.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_matmul_2_csynth.xml -f -x 
Execute       report -model k2c_matmul.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.verbose.rpt -verbose -f 
Command       report done; 0.166 sec.
Execute       db_write -model k2c_matmul.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.adb -f 
Command       db_write done; 0.174 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot.2 -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
Command       create_rtl_model done; 0.724 sec.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 319.404 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dot_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dot.2 -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dot_2 
Execute       gen_rtl k2c_dot.2 -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dot_2 
Execute       gen_tb_info k2c_dot.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2 -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dot.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_2_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.154 sec.
Execute       report -model k2c_dot.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dot_2_csynth.xml -f -x 
Execute       report -model k2c_dot.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.996 sec.
Execute       db_write -model k2c_dot.2 -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.adb -f 
Command       db_write done; 0.385 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
Command       create_rtl_model done; 0.359 sec.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 321.138 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/k2c_dense -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl k2c_dense -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/k2c_dense 
Execute       gen_rtl k2c_dense -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/k2c_dense 
Execute       gen_tb_info k2c_dense -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model k2c_dense -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_csynth.rpt -f 
Execute       report -model k2c_dense -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/k2c_dense_csynth.xml -f -x 
Execute       report -model k2c_dense -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.verbose.rpt -verbose -f 
Command       report done; 0.486 sec.
Execute       db_write -model k2c_dense -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.adb -f 
Command       db_write done; 0.209 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model WebModel -vendor xilinx -mg_file C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
Command       create_rtl_model done; 2.817 sec.
INFO: [HLS 200-111]  Elapsed time: 4.232 seconds; current allocated memory: 322.957 MB.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl WebModel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/systemc/WebModel -synmodules k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel 
Execute       gen_rtl WebModel -istop -style xilinx -f -lang vhdl -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/vhdl/WebModel 
Command       gen_rtl done; 0.113 sec.
Execute       gen_rtl WebModel -istop -style xilinx -f -lang vlog -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/verilog/WebModel 
Execute       export_constraint_db -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.constraint.tcl -f -tool general 
Execute       report -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.design.xml -verbose -f -dv 
Command       report done; 0.963 sec.
Execute       report -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.168 sec.
Execute       gen_tb_info WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel -p C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db 
Execute       report -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/WebModel_csynth.rpt -f 
Execute       report -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/syn/report/WebModel_csynth.xml -f -x 
Execute       report -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.verbose.rpt -verbose -f 
Command       report done; 1.062 sec.
Execute       db_write -model WebModel -o C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.adb -f 
Command       db_write done; 0.241 sec.
Execute       sc_get_clocks WebModel 
Execute       sc_get_portdomain WebModel 
INFO-FLOW: Model list for RTL component generation: k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.1 k2c_affine_matmul k2c_dense.1 k2c_matmul.2 k2c_dot.2 k2c_dense WebModel
INFO-FLOW: Handling components in module [k2c_sub2idx] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO-FLOW: Found component WebModel_mul_64s_bkb.
INFO-FLOW: Append model WebModel_mul_64s_bkb
INFO-FLOW: Handling components in module [k2c_matmul] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
INFO-FLOW: Found component WebModel_fadd_32ncud.
INFO-FLOW: Append model WebModel_fadd_32ncud
INFO-FLOW: Found component WebModel_fmul_32ndEe.
INFO-FLOW: Append model WebModel_fmul_32ndEe
INFO-FLOW: Found component WebModel_mul_64nseOg.
INFO-FLOW: Append model WebModel_mul_64nseOg
INFO-FLOW: Handling components in module [k2c_dot] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO-FLOW: Found component WebModel_udiv_64ng8j.
INFO-FLOW: Append model WebModel_udiv_64ng8j
INFO-FLOW: Found component WebModel_udiv_18nhbi.
INFO-FLOW: Append model WebModel_udiv_18nhbi
INFO-FLOW: Found component WebModel_urem_64nibs.
INFO-FLOW: Append model WebModel_urem_64nibs
INFO-FLOW: Found component WebModel_udiv_64njbC.
INFO-FLOW: Append model WebModel_udiv_64njbC
INFO-FLOW: Found component WebModel_mux_464_kbM.
INFO-FLOW: Append model WebModel_mux_464_kbM
INFO-FLOW: Found component k2c_dot_dense_69_fYi.
INFO-FLOW: Append model k2c_dot_dense_69_fYi
INFO-FLOW: Found component k2c_dot_permA.
INFO-FLOW: Append model k2c_dot_permA
INFO-FLOW: Found component k2c_dot_permB.
INFO-FLOW: Append model k2c_dot_permB
INFO-FLOW: Handling components in module [k2c_relu_func] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
INFO-FLOW: Found component WebModel_fcmp_32nlbW.
INFO-FLOW: Append model WebModel_fcmp_32nlbW
INFO-FLOW: Handling components in module [k2c_affine_matmul_1] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
INFO-FLOW: Found component WebModel_mul_mul_mb6.
INFO-FLOW: Append model WebModel_mul_mul_mb6
INFO-FLOW: Handling components in module [k2c_dense_2] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_matmul_1] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_dot_1] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO-FLOW: Found component k2c_dot_1_dense_7ncg.
INFO-FLOW: Append model k2c_dot_1_dense_7ncg
INFO-FLOW: Handling components in module [k2c_affine_matmul] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
INFO-FLOW: Found component WebModel_mac_mulaocq.
INFO-FLOW: Append model WebModel_mac_mulaocq
INFO-FLOW: Handling components in module [k2c_dense_1] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_matmul_2] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_dot_2] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO-FLOW: Found component k2c_dot_2_dense_7pcA.
INFO-FLOW: Append model k2c_dot_2_dense_7pcA
INFO-FLOW: Handling components in module [k2c_dense] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
INFO-FLOW: Found component WebModel_fdiv_32nqcK.
INFO-FLOW: Append model WebModel_fdiv_32nqcK
INFO-FLOW: Found component WebModel_fexp_32nrcU.
INFO-FLOW: Append model WebModel_fexp_32nrcU
INFO-FLOW: Handling components in module [WebModel] ... 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
INFO-FLOW: Found component WebModel_dense_70sc4.
INFO-FLOW: Append model WebModel_dense_70sc4
INFO-FLOW: Found component WebModel_dense_70tde.
INFO-FLOW: Append model WebModel_dense_70tde
INFO-FLOW: Found component WebModel_dense_70udo.
INFO-FLOW: Append model WebModel_dense_70udo
INFO-FLOW: Found component WebModel_dense_71vdy.
INFO-FLOW: Append model WebModel_dense_71vdy
INFO-FLOW: Found component WebModel_dense_69xdS.
INFO-FLOW: Append model WebModel_dense_69xdS
INFO-FLOW: Found component WebModel_dense_69Aem.
INFO-FLOW: Append model WebModel_dense_69Aem
INFO-FLOW: Found component WebModel_dense_70Bew.
INFO-FLOW: Append model WebModel_dense_70Bew
INFO-FLOW: Found component WebModel_dense_69DeQ.
INFO-FLOW: Append model WebModel_dense_69DeQ
INFO-FLOW: Found component WebModel_dense_69Hfu.
INFO-FLOW: Append model WebModel_dense_69Hfu
INFO-FLOW: Append model k2c_sub2idx
INFO-FLOW: Append model k2c_matmul
INFO-FLOW: Append model k2c_dot
INFO-FLOW: Append model k2c_relu_func
INFO-FLOW: Append model k2c_affine_matmul_1
INFO-FLOW: Append model k2c_dense_2
INFO-FLOW: Append model k2c_matmul_1
INFO-FLOW: Append model k2c_dot_1
INFO-FLOW: Append model k2c_affine_matmul
INFO-FLOW: Append model k2c_dense_1
INFO-FLOW: Append model k2c_matmul_2
INFO-FLOW: Append model k2c_dot_2
INFO-FLOW: Append model k2c_dense
INFO-FLOW: Append model WebModel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: WebModel_mul_64s_bkb WebModel_fadd_32ncud WebModel_fmul_32ndEe WebModel_mul_64nseOg WebModel_udiv_64ng8j WebModel_udiv_18nhbi WebModel_urem_64nibs WebModel_udiv_64njbC WebModel_mux_464_kbM k2c_dot_dense_69_fYi k2c_dot_permA k2c_dot_permB WebModel_fcmp_32nlbW WebModel_mul_mul_mb6 k2c_dot_1_dense_7ncg WebModel_mac_mulaocq k2c_dot_2_dense_7pcA WebModel_fdiv_32nqcK WebModel_fexp_32nrcU WebModel_dense_70sc4 WebModel_dense_70tde WebModel_dense_70udo WebModel_dense_71vdy WebModel_dense_69xdS WebModel_dense_69Aem WebModel_dense_70Bew WebModel_dense_69DeQ WebModel_dense_69Hfu k2c_sub2idx k2c_matmul k2c_dot k2c_relu_func k2c_affine_matmul_1 k2c_dense_2 k2c_matmul_1 k2c_dot_1 k2c_affine_matmul k2c_dense_1 k2c_matmul_2 k2c_dot_2 k2c_dense WebModel
INFO-FLOW: To file: write model WebModel_mul_64s_bkb
INFO-FLOW: To file: write model WebModel_fadd_32ncud
INFO-FLOW: To file: write model WebModel_fmul_32ndEe
INFO-FLOW: To file: write model WebModel_mul_64nseOg
INFO-FLOW: To file: write model WebModel_udiv_64ng8j
INFO-FLOW: To file: write model WebModel_udiv_18nhbi
INFO-FLOW: To file: write model WebModel_urem_64nibs
INFO-FLOW: To file: write model WebModel_udiv_64njbC
INFO-FLOW: To file: write model WebModel_mux_464_kbM
INFO-FLOW: To file: write model k2c_dot_dense_69_fYi
INFO-FLOW: To file: write model k2c_dot_permA
INFO-FLOW: To file: write model k2c_dot_permB
INFO-FLOW: To file: write model WebModel_fcmp_32nlbW
INFO-FLOW: To file: write model WebModel_mul_mul_mb6
INFO-FLOW: To file: write model k2c_dot_1_dense_7ncg
INFO-FLOW: To file: write model WebModel_mac_mulaocq
INFO-FLOW: To file: write model k2c_dot_2_dense_7pcA
INFO-FLOW: To file: write model WebModel_fdiv_32nqcK
INFO-FLOW: To file: write model WebModel_fexp_32nrcU
INFO-FLOW: To file: write model WebModel_dense_70sc4
INFO-FLOW: To file: write model WebModel_dense_70tde
INFO-FLOW: To file: write model WebModel_dense_70udo
INFO-FLOW: To file: write model WebModel_dense_71vdy
INFO-FLOW: To file: write model WebModel_dense_69xdS
INFO-FLOW: To file: write model WebModel_dense_69Aem
INFO-FLOW: To file: write model WebModel_dense_70Bew
INFO-FLOW: To file: write model WebModel_dense_69DeQ
INFO-FLOW: To file: write model WebModel_dense_69Hfu
INFO-FLOW: To file: write model k2c_sub2idx
INFO-FLOW: To file: write model k2c_matmul
INFO-FLOW: To file: write model k2c_dot
INFO-FLOW: To file: write model k2c_relu_func
INFO-FLOW: To file: write model k2c_affine_matmul_1
INFO-FLOW: To file: write model k2c_dense_2
INFO-FLOW: To file: write model k2c_matmul_1
INFO-FLOW: To file: write model k2c_dot_1
INFO-FLOW: To file: write model k2c_affine_matmul
INFO-FLOW: To file: write model k2c_dense_1
INFO-FLOW: To file: write model k2c_matmul_2
INFO-FLOW: To file: write model k2c_dot_2
INFO-FLOW: To file: write model k2c_dense
INFO-FLOW: To file: write model WebModel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.169 sec.
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.255 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.261 sec.
Command       ap_source done; 0.261 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
Command       ap_source done; 0.263 sec.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.607 sec.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Command       ap_source done; 0.172 sec.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70tde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Hfu_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 5.536 sec.
Execute       get_config_sdx -target 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.178 sec.
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.266 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.272 sec.
Command       ap_source done; 0.272 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Command       ap_source done; 0.106 sec.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
Execute         source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute         source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute         source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Command       ap_source done; 0.119 sec.
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.compgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.constraint.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.constraint.tcl 
Execute       sc_get_clocks WebModel 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/impl/misc/WebModel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/impl/misc/WebModel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/impl/misc/WebModel_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/impl/misc/WebModel_ap_fexp_6_full_dsp_32_ip.tcl 
Execute       source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/impl/misc/WebModel_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 430.027 ; gain = 373.785
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
Command     autosyn done; 49.554 sec.
Command   csynth_design done; 64.772 sec.
Command ap_source done; 65.014 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1 opened at Tue Apr 23 20:47:05 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.161 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.163 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tsbv484-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:sbv484:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.274 sec.
Execute   cosim_design -rtl vhdl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.119 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.167 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     is_encrypted C:/Users/boto7/Downloads/WebModel_test_suite.c 
Execute     is_encrypted C:/Users/boto7/Downloads/WebModel.c 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/boto7/Downloads/WebModel_test_suite.c C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel_test_suite.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel_test_suite.c_pre.c C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel_test_suite.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/WebModel_test_suite.c_pre.c.tb.c.line ./sim/autowrap/testbench/WebModel_test_suite.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/boto7/Downloads/WebModel.c C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel.c_pre.c C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/WebModel.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/WebModel.c_pre.c.tb.c.line ./sim/autowrap/testbench/WebModel.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     get_default_platform 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.706 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source C:/Users/boto7/AppData/Roaming/Xilinx/Vivado/Webmodel_final/solution1/.autopilot/db/WebModel.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 2430.96 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 2491.23 sec.
Command ap_source done; 2491.51 sec.
Execute cleanup_all 
