vcs -full64 -sverilog tb_state_machine.v -v /opt/ECE_Lib/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v -debug_pp +neg_tchk -negdelay
