{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655202075993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655202075994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 14:51:15 2022 " "Processing started: Tue Jun 14 14:51:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655202075994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202075994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExpWrapped -c ExpWrapped " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExpWrapped -c ExpWrapped" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202075994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655202076441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655202076441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexdisplay " "Found entity 1: Hexdisplay" {  } { { "Hexdisplay.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Hexdisplay.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter10.v(3) " "Verilog HDL information at counter10.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655202091572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../exp codes/register18.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../exp codes/register.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../exp codes/mux2to1.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../exp codes/multiplier.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../exp codes/exponential.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_tb " "Found entity 1: EXP_tb" {  } { { "../exp codes/EXP_tb.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/EXP_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../exp codes/Datapath.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../exp codes/Counter.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../exp codes/Controller.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../exp codes/adder.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_CU " "Found entity 1: Wrapper_CU" {  } { { "Wrapper_CU.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Wrapper_CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expwrapped.bdf 1 1 " "Found 1 design units, including 1 entities, in source file expwrapped.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExpWrapped " "Found entity 1: ExpWrapped" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202091606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExpWrapped " "Elaborating entity \"ExpWrapped\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655202091710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper_CU Wrapper_CU:inst " "Elaborating entity \"Wrapper_CU\" for hierarchy \"Wrapper_CU:inst\"" {  } { { "ExpWrapped.bdf" "inst" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 440 128 320 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202091724 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "eng_start Wrapper_CU.v(23) " "Verilog HDL Always Construct warning at Wrapper_CU.v(23): inferring latch(es) for variable \"eng_start\", which holds its previous value in one or more paths through the always construct" {  } { { "Wrapper_CU.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Wrapper_CU.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655202091725 "|ExpWrapped|Wrapper_CU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eng_start Wrapper_CU.v(23) " "Inferred latch for \"eng_start\" at Wrapper_CU.v(23)" {  } { { "Wrapper_CU.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Wrapper_CU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202091725 "|ExpWrapped|Wrapper_CU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst3 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst3\"" {  } { { "ExpWrapped.bdf" "inst3" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 472 1384 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202091735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo0:inst3\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "scfifo_component" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202091987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst3\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo0:inst3\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202091988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst3\|scfifo:scfifo_component " "Instantiated megafunction \"fifo0:inst3\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202091988 ""}  } { { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655202091988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8e41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8e41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8e41 " "Found entity 1: scfifo_8e41" {  } { { "db/scfifo_8e41.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/scfifo_8e41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8e41 fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated " "Elaborating entity \"scfifo_8e41\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r541 " "Found entity 1: a_dpfifo_r541" {  } { { "db/a_dpfifo_r541.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r541 fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo " "Elaborating entity \"a_dpfifo_r541\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\"" {  } { { "db/scfifo_8e41.tdf" "dpfifo" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/scfifo_8e41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_r541.tdf" "fifo_state" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/cntr_bo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akm1 " "Found entity 1: altsyncram_akm1" {  } { { "db/altsyncram_akm1.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/altsyncram_akm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akm1 fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram " "Elaborating entity \"altsyncram_akm1\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram\"" {  } { { "db/a_dpfifo_r541.tdf" "FIFOram" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/cntr_vnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_r541.tdf" "rd_ptr_count" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:inst4 " "Elaborating entity \"exponential\" for hierarchy \"exponential:inst4\"" {  } { { "ExpWrapped.bdf" "inst4" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 464 872 1056 576 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:inst4\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:inst4\|controller:control\"" {  } { { "../exp codes/exponential.v" "control" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:inst4\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:inst4\|datapath:dP\"" {  } { { "../exp codes/exponential.v" "dP" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:inst4\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:inst4\|datapath:dP\|register:regx\"" {  } { { "../exp codes/Datapath.v" "regx" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:inst4\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:inst4\|datapath:dP\|counter:count\"" {  } { { "../exp codes/Datapath.v" "count" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:inst4\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:inst4\|datapath:dP\|LUT:lut\"" {  } { { "../exp codes/Datapath.v" "lut" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092275 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092277 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092278 "|ExpWrapped|exponential:inst4|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:inst4\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:inst4\|datapath:dP\|mux2to1:mux\"" {  } { { "../exp codes/Datapath.v" "mux" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:inst4\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:inst4\|datapath:dP\|multiplier:mult\"" {  } { { "../exp codes/Datapath.v" "mult" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:inst4\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:inst4\|datapath:dP\|adder:add\"" {  } { { "../exp codes/Datapath.v" "add" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:inst4\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:inst4\|datapath:dP\|register18:rres\"" {  } { { "../exp codes/Datapath.v" "rres" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst1\"" {  } { { "ExpWrapped.bdf" "inst1" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 72 496 712 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inputs_of_exp_accelerator.txt " "Parameter \"init_file\" = \"inputs_of_exp_accelerator.txt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202092341 ""}  } { { "ROM.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655202092341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n0a1 " "Found entity 1: altsyncram_n0a1" {  } { { "db/altsyncram_n0a1.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/altsyncram_n0a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202092413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202092413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n0a1 ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_n0a1:auto_generated " "Elaborating entity \"altsyncram_n0a1\" for hierarchy \"ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_n0a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:inst2 " "Elaborating entity \"counter10\" for hierarchy \"counter10:inst2\"" {  } { { "ExpWrapped.bdf" "inst2" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 72 168 336 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter10.v(6) " "Verilog HDL assignment warning at counter10.v(6): truncated value with size 32 to match size of target (4)" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655202092419 "|ExpWrapped|counter10:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter10.v(11) " "Verilog HDL assignment warning at counter10.v(11): truncated value with size 32 to match size of target (1)" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655202092419 "|ExpWrapped|counter10:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexdisplay Hexdisplay:DSP1 " "Elaborating entity \"Hexdisplay\" for hierarchy \"Hexdisplay:DSP1\"" {  } { { "ExpWrapped.bdf" "DSP1" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 120 1640 1816 200 "DSP1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202092419 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram\|q_b\[16\] " "Synthesized away node \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/altsyncram_akm1.tdf" 520 2 0 } } { "db/a_dpfifo_r541.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 44 2 0 } } { "db/scfifo_8e41.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/scfifo_8e41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 83 0 0 } } { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 472 1384 1560 672 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655202092560 "|ExpWrapped|fifo0:inst3|scfifo:scfifo_component|scfifo_8e41:auto_generated|a_dpfifo_r541:dpfifo|altsyncram_akm1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram\|q_b\[17\] " "Synthesized away node \"fifo0:inst3\|scfifo:scfifo_component\|scfifo_8e41:auto_generated\|a_dpfifo_r541:dpfifo\|altsyncram_akm1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/altsyncram_akm1.tdf" 550 2 0 } } { "db/a_dpfifo_r541.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/a_dpfifo_r541.tdf" 44 2 0 } } { "db/scfifo_8e41.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/scfifo_8e41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 83 0 0 } } { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 472 1384 1560 672 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655202092560 "|ExpWrapped|fifo0:inst3|scfifo:scfifo_component|scfifo_8e41:auto_generated|a_dpfifo_r541:dpfifo|altsyncram_akm1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655202092560 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655202092560 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:inst4\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:inst4\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "../exp codes/multiplier.v" "Mult0" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655202093041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655202093041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:inst4\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:inst4\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "../exp codes/multiplier.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202093104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:inst4\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:inst4\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093104 ""}  } { { "../exp codes/multiplier.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655202093104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655202093170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202093170 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst4\|datapath:dP\|LUT:lut\|datat\[12\] exponential:inst4\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093374 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst4\|datapath:dP\|LUT:lut\|datat\[8\] exponential:inst4\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093374 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst4\|datapath:dP\|LUT:lut\|datat\[6\] exponential:inst4\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093374 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst4\|datapath:dP\|LUT:lut\|datat\[11\] exponential:inst4\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093374 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst4\|datapath:dP\|LUT:lut\|datat\[9\] exponential:inst4\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:inst4\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655202093374 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655202093374 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Wrapper_CU.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Wrapper_CU.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655202093376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655202093376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count\[7\] GND " "Pin \"count\[7\]\" is stuck at GND" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 0 344 520 16 "count\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655202093429 "|ExpWrapped|count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[6\] GND " "Pin \"count\[6\]\" is stuck at GND" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 0 344 520 16 "count\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655202093429 "|ExpWrapped|count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[5\] GND " "Pin \"count\[5\]\" is stuck at GND" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 0 344 520 16 "count\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655202093429 "|ExpWrapped|count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[4\] GND " "Pin \"count\[4\]\" is stuck at GND" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 0 344 520 16 "count\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655202093429 "|ExpWrapped|count[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655202093429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655202093554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655202094137 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_n0a1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_n0a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n0a1.tdf" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/db/altsyncram_n0a1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 82 0 0 } } { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 72 496 712 200 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202094149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/output_files/ExpWrapped.map.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/output_files/ExpWrapped.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202094241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655202094372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655202094372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655202094461 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655202094461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655202094461 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655202094461 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655202094461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655202094461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655202094487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 14:51:34 2022 " "Processing ended: Tue Jun 14 14:51:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655202094487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655202094487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655202094487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655202094487 ""}
