#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <unistd.h>
#include <assert.h>
#include <sys/types.h>
#include <netinet/in.h>
#include "elf.h"
#include <getopt.h>
#include "mips32.h"
#include "runmips.h"
#include "perfcounters.h"

unsigned coverage[64+64+32];
char *inst_name[64+64+32] = {
        // ROOT MAP
        // "SPECIAL", "REGIMM",
        [2] = "J", "JAL", "BEQ", "BNE", "BLEZ", "BGTZ",
        [8]="ADDI", "ADDIU", "SLTI", "SLTIU", "ANDI", "ORI", "XORI", "LUI",
        [0x10]="CP0", "CP1", "CP2", // "CP3",
        [0x14]="BEQL", "BNEL", "BLEZL", "BGTZL",

        [0x20]="LB",
        [0x21]="LH",
        [0x22]="LWL",
        [0x23]="LW",
        [0x24]="LBU",
        [0x25]="LHU",
        [0x26]="LWR",
        [0x28]="SB",
        [0x29]="SH",
        [0x2a]="SWL",
        [0x2b]="SW",
        [0x2e]="SWR", // "CACHE",
        //[0x30]="LL", "LWC1", "LWC2", "PREF", "LDC1", "LCD2",
        //[0x38]="SC", "SWC1", "SWC2", [0x3d]="SDC1", "SCD2",

        // SPECIAL MAP
        [64] = "SLL",
        [64+2] = "SRL", "SRA", "SLLV", [64+6] = "SRLV", "SRAV",
        [64+8] = "JR", "JALR", [64 + 0xC] = "SYSCALL", "BREAK",
        [64+0x10] = "MFHI", "MTHI", "MFLO", "MTLO",
        [64+0x18] = "MULT", "MULTU", "DIV", "DIVU",
        [64+0x20] = "ADD", "ADDU", "SUB", "SUBU", "AND", "OR", "XOR", "NOR",
        [64+0x2a] = "SLT", "SLTU",
        [64+0x30] = "TGE",   "TGEU",  "TLT",  "TLTU",  "TEQ",  0, "TNE",
        [64+0x34] = "TEQ",

        // REGIMM MAP
        [128+0] = "BLTZ",
        [128+1] = "BGEZ",
        [128+0x08] = "TGEI", "TGEIU", "TLTI", "TLTIU", "TEQI", 0, "TNEI",
        [128+0x10] = "BLTZAL",
        [128+0x11] = "BGEZAL",
        [128+0x1f] = "SYNCI",

};

/*
 * Create a decode map showing which instructions use which
 * fields. This is needed for an implementation to get a more precise
 * load interlock. Simply assuming all instructions use both the rs
 * (25:21) and rt (20:16) field leads to too many false interlocks.
 * Developing and testing the map in the simulator is easier than in
 * the actual implementation.
 *
 * We use the same compressed encoding as above. It may not be enough
 * to cover all instructions.
 *
 * USE_RT_LATE marks instructions that use rt, but does so in a later
 * stage. This matters as we _can_ forward load results to these
 * instructions.
 */
enum { USE_RS = 1,
       USE_RT = 2,
       USE_RT_LATE = 4,
};
unsigned char reg_use_map[64+64+128];

void init_reg_use_map(void)
{
        int i;
        memset(reg_use_map, USE_RS | USE_RT, sizeof reg_use_map);

        // Deal with SPECIAL instructions
        reg_use_map[64 + SYSCALL] = 0;
        reg_use_map[64 + BREAK]   = 0;

        // Deal with REGIMM instructions
        for (i = 0; i < 32; ++i)
                reg_use_map[128 + i] = USE_RS;

        // The main opcodes
        reg_use_map[J]      = 0;
        reg_use_map[JAL]    = 0;
        reg_use_map[ADDI]   = USE_RS;
        reg_use_map[ADDIU]  = USE_RS;
        reg_use_map[SLTI]   = USE_RS;
        reg_use_map[SLTIU]  = USE_RS;
        reg_use_map[ANDI]   = USE_RS;
        reg_use_map[ORI]    = USE_RS;
        reg_use_map[XORI]   = USE_RS;
        reg_use_map[LUI]    = 0;

        reg_use_map[CP0]    = USE_RT; // Not all CP0 instruction use rt, but this is close enough
        reg_use_map[CP1]    = USE_RT; // Not all CP1 instruction use rt, but this is close enough
        reg_use_map[CP2]    = USE_RT; // Not all CP2 instruction use rt, but this is close enough
        reg_use_map[CP1X]   = USE_RT; // Not all CP1X instruction use rt, but this is close enough
                                      // XXX alnv.ps uses rs, but we don't implement that
        //reg_use_map[LDL] = USE_RS;
        //reg_use_map[LDR] = USE_RS;
        //reg_use_map[SDBBP] = 0;
        //reg_use_map[JALX] = 0;

        reg_use_map[LB]     = USE_RS;
        reg_use_map[LH]     = USE_RS;
        reg_use_map[LWL]    = USE_RS | USE_RT_LATE;
        reg_use_map[LW]     = USE_RS;
        reg_use_map[LBU]    = USE_RS;
        reg_use_map[LHU]    = USE_RS;
        reg_use_map[LWR]    = USE_RS | USE_RT_LATE;
        //reg_use_map[LWU]    = USE_RS;

        reg_use_map[SB]     = USE_RS | USE_RT_LATE;
        reg_use_map[SH]     = USE_RS | USE_RT_LATE;
        reg_use_map[SWL]    = USE_RS | USE_RT_LATE;
        reg_use_map[SW]     = USE_RS | USE_RT_LATE;
        //reg_use_map[SDL]     = USE_RS | USE_RT_LATE;
        //reg_use_map[SDR]     = USE_RS | USE_RT_LATE;
        reg_use_map[SWR]    = USE_RS | USE_RT_LATE;

        reg_use_map[CACHE]  = USE_RS;
        reg_use_map[LL]     = USE_RS;
        reg_use_map[LWC1]   = USE_RS; // AKA L_S
        reg_use_map[LWC2]   = USE_RS;
        reg_use_map[PREF]   = USE_RS;
        //reg_use_map[LLD]   = USE_RS;
        //reg_use_map[L_D]   = USE_RS;
        reg_use_map[LDC1]   = USE_RS; // AKA L_D
        reg_use_map[LDC2]   = USE_RS;

        reg_use_map[SC]     = USE_RS | USE_RT_LATE;
        reg_use_map[SWC1]   = USE_RS | USE_RT_LATE; // AKA S_S
        reg_use_map[SWC2]   = USE_RS | USE_RT_LATE;
        //reg_use_map[59??]   = ??;
        //reg_use_map[SCD]   = USE_RS | USE_RT_LATE;
        reg_use_map[SDC1]   = USE_RS | USE_RT_LATE; // AKA S_D
        reg_use_map[SDC2]   = USE_RS | USE_RT_LATE;
        //reg_use_map[SD]   = USE_RS | USE_RT_LATE;
}


#define UNTESTED() ({ if (tested[__LINE__]++ == 0) printf(__FILE__ ":%d: not tested\n", __LINE__); })
#define TESTED()

#define KEEP_LINES 400
#define RTL_MAX_LINE 200
char last[KEEP_LINES][RTL_MAX_LINE];
unsigned last_p = 0;

int get_rtl_commit(uint64_t *cycle, unsigned *pc, unsigned *wbr, unsigned *wbv)
{
        char buf[RTL_MAX_LINE];
        long long unsigned time = ~0;
        unsigned watchdog = 1000;

        for (;;) {
                int r;
                char *p = fgets(buf, sizeof buf, stdin);
                if (!p)
                        return 0;

                if (--watchdog == 0) {
                        fprintf(stderr, "No commits found in quite a long run, bailing\n");
                        return 0;
                }

                strncpy(last[last_p++], buf, sizeof last[0]);
                if (last_p == KEEP_LINES)
                        last_p = 0;

                r = sscanf(buf,
                           "%llu  COMMIT  %x:r%d <- %x\n",
                           &time, pc, wbr, wbv);

                if (r != 4)
                        continue;

                *cycle = time / 100;

                return 1;
        }

}

// return 1 if divergence detected, 2 if EOF, 0 otherwise
int note_commit(unsigned io,
                unsigned pc, unsigned wbr, unsigned *wbv,
                unsigned *rtl_pc, unsigned *rtl_wbr, unsigned *rtl_wbv)
{
        // if co-simulating, get the next commit event from the RTL
        // trace and compare

        if (enable_cosimulation) {
                uint64_t rtl_cycle;
                int r = get_rtl_commit(&rtl_cycle, rtl_pc, rtl_wbr, rtl_wbv);
                n_cycle = rtl_cycle;

                if (!r)
                        return 2;

                // Co-simulation takes all RTL IO at face value as
                // it's too hard keeping the two models in accordance
                if (io)
                        *wbv = *rtl_wbv;

                if (*rtl_pc != pc || *rtl_wbr != wbr || *rtl_wbv != *wbv) {
                        return 1;
                }
        }

        return 0;
}

void print_coverage(void)
{
        int i;
        int n_tested = 0, n = 0;
        for (i = 0; i < 64+64+32; ++i)
                if (inst_name[i]) {
                        ++n;
                        if (coverage[i])
                                ++n_tested;
                }

        printf("\n"
               "Coverage: %d / %d (%4.2f%%)\n"
               "Untested instructions: ",
               n_tested, n,
               (100.0 * n_tested) / n);

        for (i = 0; i < 64+64+32; ++i)
                if (inst_name[i] && !coverage[i] /*< 20*/)
                        printf(" %s", inst_name[i]);
        putchar(' ');
}

/*
 * Simulate a simple 8 KiB 4-way I$.
 */

#define IC_SET_INDEX_BITS  2    // Caches has four sets
#define IC_LINE_INDEX_BITS 7    // Each set has 128 lines
#define IC_WORD_INDEX_BITS 2    // Each line has 4 32-bit words (128 bits)


unsigned next_way;

uint32_t icache_data[1 << IC_SET_INDEX_BITS][1 << IC_LINE_INDEX_BITS][1 << IC_WORD_INDEX_BITS];
uint32_t icache_tag[1 << IC_SET_INDEX_BITS][1 << IC_LINE_INDEX_BITS];

uint32_t icache_fetch(uint32_t address)
{
        unsigned line = (address >> (IC_WORD_INDEX_BITS + 2)) & ((1 << IC_LINE_INDEX_BITS) - 1);
        unsigned word = (address >> 2)                        & ((1 << IC_WORD_INDEX_BITS) - 1);
        unsigned way;
        unsigned tag = address >> (IC_LINE_INDEX_BITS + IC_WORD_INDEX_BITS + 2);
        unsigned fill_address, i;

        for (way = 0; way < (1 << IC_SET_INDEX_BITS); ++way)
                if (icache_tag[way][line] == tag) {
                        uint32_t ic_data = icache_data[way][line][word];
                        // I$ hit
                        ++n_icache_hits;

                        if (ic_data != load(address, 4, 1))
                                printf("CRITICAL WARNING: executing stale I$ data for %08x\n",
                                       address);

                        return ic_data;
                }
        ++n_icache_misses;

        // Fill a line
        way = next_way++ & ((1 << IC_SET_INDEX_BITS) - 1);
        fill_address = address & ~((1 << (IC_WORD_INDEX_BITS + 2)) - 1);
        for (i = 0; i < 1 << IC_WORD_INDEX_BITS; ++i, fill_address += 4)
                icache_data[way][line][i] = load(fill_address, 4, 1);
        icache_tag[way][line] = tag;

        if (icache_data[way][line][word] != load(address, 4, 1))
                printf("BROKEN!\n");

        return icache_data[way][line][word];
}

static void synci(unsigned address)
{
        unsigned line = (address >> (IC_WORD_INDEX_BITS + 2)) & ((1 << IC_LINE_INDEX_BITS) - 1);
        unsigned tag = address >> (IC_LINE_INDEX_BITS + IC_WORD_INDEX_BITS + 2);
        unsigned way;

        for (way = 0; way < (1 << IC_SET_INDEX_BITS); ++way)
                if (icache_tag[way][line] == tag)
                        // XXX I'm assuming here and elsewhere that 0 means invalid
                        // which means that physical memory cannot be at 0 + I$ size
                        icache_tag[way][line] = 0;
}

uint64_t TSC;

static int rdhwr(unsigned r)
{
        switch (r) {
        case 0: // No of processors
                return 1;
        case 1: // I$ line size
                return 4 << IC_WORD_INDEX_BITS;
        case 2: // Free running counter
        {
                struct timeval t;
                gettimeofday(&t, NULL);

                TSC = (t.tv_sec + t.tv_usec * 1e-6) * 50e6;

                /*
                printf("t.tv_sec = %llu, t.tv_usec = %llu, TSC=%llu sec = %llu\n",
                       (uint64_t) t.tv_sec, (uint64_t) t.tv_usec,
                       TSC, TSC / 50000000);
                */

                return TSC >> 4;
        }
        case 3: // cycles pr above count
                return 1 << 4;
        default:
                fatal("rdhwr on a non-existing register %d\n", r);
        }
}

void run_simple(MIPS_state_t *state)
{
        uint32_t oldreg[32];
        uint32_t pc_prev;
        uint32_t pc_next = state->pc + 4;
        uint32_t wbv, s = 0, t, st_old = 0;
        int wbr = 0;

        int branch_delay_slot_next = 0;
        int branch_delay_slot = 0;
        int annul_delay_slot = 0;

        int last_shift_dest = 0;
        int last_load_dest = 0;
        int last_load32_dest = 0;

        atexit(print_coverage);

        state->epc = 0xDEADBEEF;
        memset(state->r,    0, sizeof state->r);
        memset(oldreg,  0, sizeof oldreg);
        memset(state->cp0r, 0, sizeof state->cp0r);
        state->lo = state->hi = 0;

        // Status after reset
        state->cp0_status.ds_ts = 0;
        state->cp0_status.ds_sr = 0;
        state->cp0_status.erl   = 1;
        state->cp0_status.ds_bev= 1;

        for (;;) {
                int j;
                inst_t i;
                uint32_t w, sh;

                ++TSC; // Just an optimistic approximation

                pc_prev = state->pc;
                if (!branch_delay_slot)
                        state->epc = state->pc;

		if (enable_register_dump==1) {
			for (j=0; j<32; ++j) {
				printf("%d ", state->r[j]);
			}
			printf("\n");
		}

                i.raw = annul_delay_slot ? 0 : icache_fetch(state->pc);
                state->pc = pc_next;
                pc_next += sizeof(inst_t);

                if (i.raw == 0) {
                        stat_nop++;
                        if (branch_delay_slot_next)
                                stat_nop_delay_slots++;
                        if (last_load_dest) {
                                // lw <last_load_dest, ...
                                // nop
                                // next
                                inst_t next = { .raw = load(state->pc, 4, 1) };
                                // XXX This is quite approximative
                                if (last_load32_dest != next.r.rs && last_load32_dest != next.r.rt)
                                        stat_nop_useless++;
                        }
                }
                if (wbr == i.r.rs)
                        switch (i.j.opcode) {
                        case LB:
                        case LH:
                        case LBU:
                        case LHU:
                        case LW:
                        case LWL:
                        case LWR:
                                 stat_gen_load_hazard++; break;
                        default: break;
                        }

                // XXX This is quite approximative
                if (last_load_dest && last_load_dest == i.r.rs)
                        stat_load_use_hazard_rs++;

                if (last_load_dest && last_load_dest == i.r.rt)
                        stat_load_use_hazard_rt++;

                if (0 && last_load32_dest && (last_load32_dest == i.r.rs ||
                                         last_load32_dest == i.r.rt)) {
                        stat_load32_use_hazard++;
                        printf("lw-use?  ");
                        inst_t pi = {.raw = load(pc_prev-4, 4, 1) };
                        disass(pc_prev-4,pi);
                        disass(pc_prev,i);
                        printf("\n");
                }

                if (last_shift_dest && (last_shift_dest == i.r.rs ||
                                        last_shift_dest == i.r.rt))
                        stat_shift_use_hazard++;

                last_load_dest = last_load32_dest = last_shift_dest = 0;


                if (enable_disass & !enable_regwrites)
                        for (j = 0; j < 32; ++j)
                                if (oldreg[j] != state->r[j])
                                        printf("\t\t\t\t\tr%d = 0x%08x\n",
                                               j, oldreg[j] = state->r[j]);
                branch_delay_slot = branch_delay_slot_next;
                branch_delay_slot_next = 0;
                annul_delay_slot = 0;


                s = state->r[i.r.rs];
                t = state->r[i.r.rt];

                unsigned reg_use = reg_use_map[i.j.opcode == SPECIAL?  64 + i.r.funct :
                                               i.j.opcode == REGIMM ? 128 + i.r.rt :
                                               /*                  */ i.j.opcode];
                if (!(reg_use & USE_RS))
                        s = 0xDEAD1111;
                if (!(reg_use & (USE_RT | USE_RT_LATE)))
                        t = 0xDEAD2222;

                wbr = i.r.rt;
                wbv = 0xDEADBEEF; // Never used, but have to shut up gcc.
                unsigned address = s + i.i.imm;


                ++coverage[i.j.opcode == SPECIAL?  64 + i.r.funct :
                           i.j.opcode == REGIMM ? 128 + i.r.rt :
                           /*                  */ i.j.opcode];

                // Grab the old store value for comparison, but avoid IO
                st_old = 0; // IO accesses defaults to this
                if (enable_disass && ((address) >> 24) != 0xFF)
                        switch (i.j.opcode) {
                        case SB:   st_old = LD8(address); break;
                        case SH:   st_old = LD16(address); break;
                        case SW:
                        case SWL:
                        case SWR:  st_old = LD32(address & ~3); break;
                        }


                switch (i.j.opcode) {
                case SPECIAL: // all R-type, thus rd is target register
                        wbr = i.r.rd;
                        switch (i.r.funct) {
                        case SLL:  last_shift_dest = wbr; wbv = t << i.r.sa; break;
                        case SRL:  last_shift_dest = wbr; wbv = t >> i.r.sa; break;
                        case SRA:  last_shift_dest = wbr; wbv = (int)t >> i.r.sa; break;
                        case SLLV: last_shift_dest = wbr; wbv = t << (s & 31); break;
                        case SRLV: last_shift_dest = wbr; wbv = t >> (s & 31); break;
                        case SRAV: last_shift_dest = wbr; wbv = (int)t >> (s & 31); break;

                        case JALR: wbv = pc_next;
                        case JR:   pc_next = s;
                                   branch_delay_slot_next = 1;
                                   break;

                        case SYSCALL:
                                // XXX FATAL!
                                fatal("%08x:syscall(%d) not handled\n",
                                       pc_prev, state->r[2]);
                                exit(0);
                                break;

                        case MFHI: wbv = state->hi; break;
                        case MTHI: state->hi = s; break;
                        case MFLO: wbv = state->lo; break;
                        case MTLO: state->lo = s; break;
                        case MULT: {
                                int64_t i64 = (int64_t) (int) s * (int64_t) (int) t;
                                state->lo = i64;
                                state->hi = i64 >> 32;
                                break;
                        }
                        case MULTU: {
                                u_int64_t u64 = (u_int64_t)s * (u_int64_t)t;
                                state->lo = u64;
                                state->hi = u64 >> 32;
                                break;
                        }
                        case DIV:
                                if (t) {
                                        state->hi = (int)s % (int)t;
                                        state->lo = (int)s / (int)t;
                                } else {
                                        // Technically undefined
                                        state->hi = s;
                                        state->lo = 0;
                                }
                                break;
                        case DIVU:
                                if (t) {
                                        state->hi = s % t;
                                        state->lo = s / t;
                                } else {
                                        // Technically undefined
                                        state->hi = s;
                                        state->lo = 0;
                                }
                                break;
                        case SUB:
                                t = -(int)t;
                                /* Fall-though */

                        case ADD:
                                wbv = s + t;

                                /*
                                 * Check for overflow, that is, if the
                                 * sign of the truncated result is
                                 * different from sign of the true
                                 * addition. One cheap way to test it:
                                 * s.sign t.sign r.sign
                                 * 1      0      X      -> ok
                                 * 0      1      X      -> ok
                                 * 0      0      1      -> overflow
                                 * 1      1      0      -> overflow
                                 * IOW: ss ^ ts | ss ^ rs
                                 */
                                if (((s^t)|(s^wbr)) >> 31) {
                                        state->cp0_cause.exc_code = EXC_OV;
                                        state->cp0_cause.ce = 0;
                                        state->cp0_cause.bd = branch_delay_slot;
                                        state->cp0r[CP0_EPC] = pc_prev - 4 * branch_delay_slot;

                                        pc_next = 0xBFC00280; // XXX Not too sure about this!
                                        annul_delay_slot = 1;
                                        state->cp0_status.exl = 1; // XXX This I know is wrong!
                                        wbr = 0;
                                }
                                break;
                        case ADDU: wbv = s + t; break;
                        case SUBU: wbv = s - t; break;
                        case AND:  wbv = s & t; break;
                        case OR:   wbv = s | t; break;
                        case XOR:  wbv = s ^ t; break;
                        case NOR:  wbv = ~(s | t); break;

                        case SLT:  wbv = (int) s < (int) t; break;
                        case SLTU: wbv = s < t; break;
                        case TEQ:  if (s == t)
                                        fatal("Trap %d %d", i.r.rd, i.r.sa);
                                   break;
                        case BREAK:
                                //pc_next = (cp0_status.bev ? 0xBFC00200 : 0x80000000) + 0x180;
                                state->cp0_cause.exc_code = EXC_BP;
                                state->cp0_cause.ce = 0;
                                state->cp0_cause.bd = branch_delay_slot;
                                state->cp0r[CP0_EPC] = pc_prev - 4 * branch_delay_slot;

                                pc_next = 0xBFC00380;
                                annul_delay_slot = 1;
                                state->cp0_status.exl = 1;
                                wbr = 0;
                                break;
                        default:
                                fatal("SPECIAL sub-opcode %d not handled\n", i.r.funct);
                                break;
                        }
                        break;

                case REGIMM:  // All I-type
                        wbv = pc_next;
                        wbr = 0;
                        switch (i.r.rt) {
                        case BLTZAL: wbr = 31;
                        case BLTZ:
                                if ((int)s < 0)
                                        pc_next = state->pc + (i.i.imm << 2);
                                branch_delay_slot_next = 1;
                                break;
                        case BGEZAL: wbr = 31;
                        case BGEZ:
                                if ((int)s >= 0)
                                        pc_next = state->pc + (i.i.imm << 2);
                                branch_delay_slot_next = 1;
                                break;
                        case SYNCI:
                                synci(address);
                                break;

                        default:
                                fatal("REGIMM rt=0d%d not handled\n", i.r.rt);
                        }
                        break;

                case JAL:
                        ++n_call;
                        wbr = 31; wbv = pc_next;
                        pc_next = (state->pc & ~((1<<28)-1)) | (i.j.offset << 2);
                        branch_delay_slot_next = 1;
                        break;
                case J: wbr = 0;
                        pc_next = (state->pc & ~((1<<28)-1)) | (i.j.offset << 2);
                        branch_delay_slot_next = 1;
                        break;

                case BEQ:
                        wbr = 0;
                        if (s == t)
                                pc_next = state->pc + (i.i.imm << 2);
                        branch_delay_slot_next = 1;

                        /* Special hack. Terminate on endless loops */
                        if (i.raw == 0x1000FFFF && icache_fetch(state->pc + 4) == 0)
                                exit(0);
                        break;
                case BNE:
                        wbr = 0;
                        if (s != t)
                                pc_next = state->pc + (i.i.imm << 2);
                        branch_delay_slot_next = 1;
                        break;
                case BLEZ:
                        wbr = 0;
                        if (0 >= (int)s)
                                pc_next = state->pc + (i.i.imm << 2);
                        branch_delay_slot_next = 1;
                        break;
                case BGTZ:
                        wbr = 0;
                        if (0 < (int)s)
                                pc_next = state->pc + (i.i.imm << 2);
                        branch_delay_slot_next = 1;
                        break;

                case ADDI: wbv = (int) address; break;
                case ADDIU:wbv =       address; break;
                case SLTI: wbv = (int) s < i.i.imm; break;
                case SLTIU:wbv = s < (unsigned) i.i.imm; break; // !!!
                case ANDI: wbv = s & i.u.imm; break;
                case ORI:  wbv = s | i.u.imm; break;
                case XORI: wbv = s ^ i.u.imm; break;
                case LUI:  wbv = i.u.imm << 16; break;
                case CP0:
                        /* Two possible formats */
                        if (i.r.rs & 0x10) {
                                if ((c0_map_t) i.r.funct == C0_ERET) {
                                        /* Exception Return */
                                        annul_delay_slot = 1;
                                        if (branch_delay_slot)
                                                fprintf(stderr, "ERET in a delay slot is illegal!\n");

                                        if (state->cp0_status.erl) {
                                                pc_next = state->cp0r[CP0_ERROREPC];
                                                state->cp0_status.erl = 0;
                                        } else {
                                                pc_next = state->cp0r[CP0_EPC];
                                                state->cp0_status.exl = 0;
                                        }
                                        break;
                                }
                                /* C1 format */
                                fprintf(stderr,
                                        "Unhandled CP0 command %s\n",
                                        (c0_map_t) i.r.funct == C0_TLBR  ? "tlbr" :
                                        (c0_map_t) i.r.funct == C0_TLBWI ? "tlbwi" :
                                        (c0_map_t) i.r.funct == C0_TLBWR ? "tlbwr" :
                                        (c0_map_t) i.r.funct == C0_TLBP  ? "tlbp" :
                                        (c0_map_t) i.r.funct == C0_ERET  ? "eret" :
                                        (c0_map_t) i.r.funct == C0_DERET ? "deret" :
                                        (c0_map_t) i.r.funct == C0_WAIT  ? "wait" :
                                        "???");
                        } else {
                                assert(i.r.funct == 0);
                                if (i.r.rs & 4) {
                                        wbr = 0;
                                        state->cp0r[i.r.rd] = t;
                                        switch (i.r.rd) {
                                        case CP0_INDEX:         //  0
                                                /*
                                                 * Five low-order bits
                                                 * to index an entry
                                                 * in the TLB.
                                                 */
                                                break;
                                        case CP0_RANDOM:        //  1
                                                /*
                                                 * Read-only! Index
                                                 * into the TBL
                                                 * incremented for
                                                 * every instruction
                                                 * executed.
                                                 */
                                                break;
                                        case CP0_ENTRYLO0:      //  2
                                        case CP0_ENTRYLO1:      //  3
                                                /*
                                                 * TBL Entry:
                                                 * 0:4 PFN:22 C:3 D:1 V:1 G:1
                                                 */
                                                break;
                                        case CP0_CONTEXT:       //  4
                                                /*
                                                 * Pointer to an entry
                                                 * in the page table
                                                 * entry array
                                                 * PTEBase:7 BadVPN2:21 0:4
                                                 */
                                                break;
                                        case CP0_PAGEMASK:      //  5
                                                break;
                                        case CP0_WIRED:         //  6
                                                /* Lower boundry of random TBL entry */
                                                break;
                                                //case CP0_INFO:                //  7
                                                //case CP0_BADVADDR:    //  8
                                                //case CP0_COUNT:               //  9
                                        case CP0_ENTRYHI:       // 10
                                                /*
                                                 * Holds the high-order bits of a TBL entry.
                                                 * VPN2:21 0:3 ASID:8
                                                 */
                                                break;
                                                //case CP0_COMPARE:     // 11
                                                //case CP0_STATUS:      // 12

                                        case CP0_STATUS:
                                                state->cp0_status.raw = t;
                                                state->cp0_status.res1 = state->cp0_status.res2 = 0;
                                                printf("Operating mode %s\n",
                                                       state->cp0_status.ksu == 0 ? "kernel" :
                                                       state->cp0_status.ksu == 1 ? "supervisor" :
                                                       state->cp0_status.ksu == 2 ? "user" : "??");
                                                printf("Exception level %d\n", state->cp0_status.exl);
                                                printf("Error level %d\n", state->cp0_status.erl);
                                                printf("Interrupts %sabled\n",
                                                       state->cp0_status.ie ? "en" : "dis");
                                                break;

                                                //case CP0_CAUSE:
                                        case CP0_EPC:
                                        case CP0_ERROREPC:
                                                break;

                                        default:
                                                fprintf(stderr, "Setting an unknown CP0 register %d\n", i.r.rd);
                                                // assert(0);
                                        }
                                } else {
                                        wbv = state->cp0r[i.r.rd];
                                }
                        }
                        break;
                case CP2: {
                        if (i.raw == 0x48000000) { // A hack
                                if (state->lo == 0x87654321) {
                                        printf("TEST SUCCESS!\n");
                                        exit(0);
                                } else {
                                        printf("TEST FAILED WITH $2 = 0x%08x\n",
                                               state->lo);
                                        exit(1);
                                }
                        }


                        // Normal CP2 processing
                        if (~i.r.rs & 0x10)
                                if (~i.r.rs & 4) {
                                        // printf("MFC2 here!\n");
                                        switch (i.r.rd) {
                                        case PERF_RETIRED_INST:
                                                wbv = TSC >> 4;
                                                break;

                                        case PERF_FREQUENCY:
                                                wbv = 75000;
                                                break;
                                        default:
                                                wbv = 0;
                                                break;
                                        }
                                }
                        break;
                }

                case RDHWR:
                        if (i.r.funct == 59) {
                            wbv = rdhwr(i.r.rd);
                            break;
                        }
                        goto unhandled;

                case LB:   last_load_dest = wbr; wbv = EXT8(LD8(address)); break;
                case LH:   last_load_dest = wbr; wbv = EXT16(LD16(address)); break;
                case LBU:  last_load_dest = wbr; wbv = LD8(address); break;
                case LHU:  last_load_dest = wbr; wbv = LD16(address); break;
                case LW:   last_load_dest = last_load32_dest = wbr; wbv = LD32(address); break;
                case LWL:
                        last_load_dest = wbr;
                        w = LD32(address & ~3);
                        sh = (address & 3) * 8;
                        wbv = (w << sh) | (~(~0 << sh) & t); // gcc -Wall stupidity
                        /* printf("LWL [%08x]=%08x + t %08x -> %08x!\n", address, w, t, wbv); */
                        break;

                case LWR:
                        last_load_dest = wbr;
                        w = LD32(address & ~3);
                        sh = 24 - (address & 3) * 8;
                        wbv = (w >> sh) | (~(~0U >> sh) & t); // gcc -Wall stupidity
                        /* printf("LWR [%08x]=%08x + t %08x -> %08x!\n", address, w, t, wbv); */
                        break;

                case SB:   wbr = 0; ST8(address,t); break;
                case SH:   wbr = 0; ST16(address,t); break;
                case SW:   wbr = 0; ST32(address,t); break;
                case SWL:
                        wbr = 0;
                        w = LD32(address & ~3);
                        sh = (address & 3) * 8;
                        ST32(address & ~3, (t >> sh) | (~(~0U >> sh) & w)); // gcc -Wall stupidity
                        break;

                case SWR:
                        wbr = 0;
                        w = LD32(address & ~3);
                        sh = 24 - (address & 3) * 8;
                        ST32(address & ~3, (t << sh) | (~(~0 << sh) & w)); // gcc -Wall stupidity
                        break;

                case CP1:  {
                        if (i.r.rs == 16 /* S */)
                                fatal("%08x:%08x, opcode 0x%x.s not handled\n",
                                      pc_prev, i.raw, i.r.funct);
                        if (i.r.rs == 17 /* D */) {
                                if ((cp1_sdw_map_t) i.r.funct == CP1_ADD)
                                        fatal("%08x:%08x, opcode add.d not handled\n",
                                              pc_prev, i.raw);
                                fatal("%08x:%08x, opcode 0x%x.d not handled\n",
                                      pc_prev, i.raw, i.r.funct);
                        }
                        fatal("%08x:%08x, opcode CP1 rs=0x%x not handled\n",
                              pc_prev, i.raw, i.r.rs);
                }
                case CP1X:  fatal("%08x:%08x, opcode CP1X not handled\n", pc_prev, i.raw);
                case BEQL: fatal("%08x:%08x, opcode BEQL not handled\n", pc_prev, i.raw);
                case BNEL: fatal("%08x:%08x, opcode BEQL not handled\n", pc_prev, i.raw);
                case LWC1: // XXX how are we going to cosimulate this? Extend the wbr address space?
                           state->f[wbr] = LD32(address);
                           wbr = 0;
                           break;

                case LDC1: fatal("%08x:%08x, opcode LDCP1 not handled\n", pc_prev, i.raw);
                case SWC1: fatal("%08x:%08x, opcode SWCP1 not handled\n", pc_prev, i.raw);
                case SDC1: fatal("%08x:%08x, opcode SDCP1 not handled\n", pc_prev, i.raw);
                unhandled:
                default:   fatal("%08x:%08x, opcode %d not handled\n",
                                 pc_prev, i.raw, i.j.opcode);
                           break; // XXX
                }

                // Statistics
                ++n_issue;

                if (0 && (n_issue & 0xFFF) == 0)
                        fprintf(stderr, "\rCycle %llu", n_issue);

                unsigned rtl_pc = 0, rtl_wbr = 0, rtl_wbv = 0;
                int r = 0;
                if (wbr) {
                        int is_load = (i.j.opcode >> 3) == 4;
                        int is_io_space = (address >> 24) == 0xFF;
                        r = note_commit((is_load && is_io_space)
                                        || i.j.opcode == CP2
                                        || (i.j.opcode == RDHWR && i.r.funct == 59),
                                        pc_prev, wbr, &wbv,
                                        &rtl_pc, &rtl_wbr, &rtl_wbv);
                }

                if (wbr) {
                        state->r[wbr] = wbv;
                }

                if (enable_disass_user && (pc_prev & 0xF0000000) == 0x40000000)
                        enable_disass = 1;

                if (enable_disass) {
                        printf("%08x %08x ", pc_prev, i.raw);
                        disass(pc_prev,i);
                        if (enable_regwrites && wbr)
                                printf("$%d <- %08x", wbr, wbv);
                        switch (i.j.opcode) {
                        case LB:
                        case LH:
                        case LBU:
                        case LHU:
                        case LW:
                        case LWL:
                        case LWR:  printf(" [%08x]", address); break;
                        case SB:   printf("[%08x] <- %02x (was %02x)",
                                          address, t & 0xFF, st_old);
                                   break;
                        case SH:   printf("[%08x] <- %04x (was %04x)",
                                          address, t & 0xFFFF, st_old);
                                   break;
                        case SW:   printf("[%08x] <- %08x (was %08x)",
                                          address, t, st_old);
                                   break;
                        case SWL:
                        case SWR:  printf("[%08x] <- %08x (was %08x)",
                                          address, LD32(address & ~3), st_old);
                                   break;
                        default:
                                if (!enable_regwrites || !wbr)
                                        printf(".");
                        }
                        printf("\n");
                }

                if (segfault) {
                        printf("Access violation, execution aborted\n");
                        break;
                }

                if (r == 1) {
                        printf("Divergence detected\n");

                        printf("%08x %08x ", pc_prev, i.raw);
                        disass(pc_prev,i);
                        putchar('\n');
                        printf("ISA %08x: r%d <- %08x\n", pc_prev, wbr, wbv);
                        printf("RTL %08x: r%d <- %08x\n", rtl_pc, rtl_wbr, rtl_wbv);

                        printf("RTL output leading up to this:\n");

                        unsigned i;
                        for (i = 0; i < KEEP_LINES; ++i) {
                                unsigned k = (i + last_p) % KEEP_LINES;
                                if (last[k])
                                        printf("%s", last[k]);
                        }

                        exit(1);
                } else if (r == 2) {
                        printf("RTL trace ended at this point\n");
                        exit(0);
                }

        }
// END:;

}

// Local Variables:
// mode: C
// c-style-variables-are-local-p: t
// c-file-style: "linux"
// End:
