/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [22:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [29:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[73] | ~(in_data[90]);
  assign celloutsig_0_47z = celloutsig_0_24z | ~(celloutsig_0_31z);
  assign celloutsig_0_48z = celloutsig_0_27z | ~(celloutsig_0_36z);
  assign celloutsig_1_1z = in_data[163] | ~(in_data[168]);
  assign celloutsig_1_6z = celloutsig_1_5z[6] | ~(celloutsig_1_4z[19]);
  assign celloutsig_1_9z = celloutsig_1_5z[8] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_19z = celloutsig_1_9z | ~(celloutsig_1_1z);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(in_data[57]);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_4z = ~(in_data[82] ^ in_data[44]);
  assign celloutsig_0_17z = ~(celloutsig_0_14z ^ celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_15z ^ celloutsig_0_23z);
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z[15:12], celloutsig_1_3z[15:13], 1'h0, celloutsig_1_3z[12], celloutsig_1_3z[12], celloutsig_1_3z[5], celloutsig_1_3z[15:13], 1'h0, celloutsig_1_3z[12], celloutsig_1_1z, celloutsig_1_2z[3:1], 1'h1 } + { in_data[136:120], celloutsig_1_1z, celloutsig_1_2z[3:1], 1'h1 };
  assign celloutsig_0_20z = { celloutsig_0_19z[16:5], celloutsig_0_4z } + { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_12z = { in_data[149:148], celloutsig_1_8z, celloutsig_1_9z } <= { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[90:83] <= in_data[34:27];
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z } <= { celloutsig_0_13z[22:4], celloutsig_0_9z };
  assign celloutsig_0_6z = { celloutsig_0_5z[3:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } && { in_data[27:24], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_10z[9:7] && in_data[166:164];
  assign celloutsig_0_31z = { celloutsig_0_21z[11:8], celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_7z } && in_data[54:19];
  assign celloutsig_1_8z = celloutsig_1_5z[1] & ~(celloutsig_1_4z[17]);
  assign celloutsig_0_14z = celloutsig_0_13z[11] & ~(celloutsig_0_13z[21]);
  assign celloutsig_1_10z = ~ { celloutsig_1_4z[14:0], celloutsig_1_7z };
  assign celloutsig_0_26z = ~ { celloutsig_0_21z[12:6], celloutsig_0_13z };
  assign celloutsig_0_3z = & in_data[89:82];
  assign celloutsig_0_9z = & { celloutsig_0_4z, in_data[82:81] };
  assign celloutsig_0_11z = ~^ { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_13z = { in_data[68:53], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z } >> { in_data[58:37], celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_13z[21:7], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z } >> { 1'h1, celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z } ~^ { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_19z[14:1], celloutsig_0_12z } ~^ in_data[16:0];
  assign celloutsig_0_36z = ~((celloutsig_0_14z & celloutsig_0_9z) | celloutsig_0_18z);
  assign celloutsig_1_0z = ~((in_data[127] & in_data[152]) | in_data[147]);
  assign celloutsig_1_7z = ~((celloutsig_1_2z[1] & celloutsig_1_2z[2]) | celloutsig_1_3z[12]);
  assign celloutsig_0_15z = ~((celloutsig_0_1z & celloutsig_0_3z) | celloutsig_0_12z[1]);
  assign celloutsig_0_24z = ~((celloutsig_0_6z & celloutsig_0_1z) | celloutsig_0_8z[10]);
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_8z = { in_data[79:76], celloutsig_0_7z, celloutsig_0_5z[3:2], 1'h1, celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_6z };
  assign { celloutsig_0_5z[0], celloutsig_0_5z[2], celloutsig_0_5z[3] } = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } ~^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_2z[3:1] = in_data[130:128] ~^ { in_data[114:113], celloutsig_1_1z };
  assign { celloutsig_1_3z[5], celloutsig_1_3z[12], celloutsig_1_3z[15:13] } = ~ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z[3:1] };
  assign celloutsig_1_5z[8:1] = in_data[178:171] ^ { celloutsig_1_4z[12:8], celloutsig_1_2z[3:1] };
  assign { out_data[129], out_data[130], out_data[128], out_data[132:131] } = ~ { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_5z[1] = 1'h1;
  assign celloutsig_1_2z[0] = 1'h1;
  assign { celloutsig_1_3z[11:6], celloutsig_1_3z[4:0] } = { celloutsig_1_3z[15:13], 1'h0, celloutsig_1_3z[12], celloutsig_1_3z[12], celloutsig_1_3z[15:13], 1'h0, celloutsig_1_3z[12] };
  assign { out_data[133], out_data[96], out_data[32], out_data[0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
