Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 21:03:06 2024
| Host         : acidrain running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -file reciever_wrapper_timing_summary_routed.rpt -pb reciever_wrapper_timing_summary_routed.pb -rpx reciever_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : reciever_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (305)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (305)
--------------------------------
 There are 305 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.934        0.000                      0                  690        0.019        0.000                      0                  690        3.000        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk                                {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0    {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0_1  {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0         31.934        0.000                      0                  690        0.246        0.000                      0                  690       19.847        0.000                       0                   303  
  clkfbout_reciever_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0_1       31.951        0.000                      0                  690        0.246        0.000                      0                  690       19.847        0.000                       0                   303  
  clkfbout_reciever_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_reciever_clk_wiz_0_0_1  clk_out1_reciever_clk_wiz_0_0         31.934        0.000                      0                  690        0.019        0.000                      0                  690  
clk_out1_reciever_clk_wiz_0_0    clk_out1_reciever_clk_wiz_0_0_1       31.934        0.000                      0                  690        0.019        0.000                      0                  690  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.934ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 6.110ns (72.712%)  route 2.293ns (27.288%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.953     6.896    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)       -0.045    38.830    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 31.934    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 6.110ns (73.097%)  route 2.249ns (26.903%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[42])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[42]
                         net (fo=1, routed)           0.865     6.852    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)       -0.028    38.848    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.004ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 6.110ns (73.521%)  route 2.201ns (26.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[26])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[26]
                         net (fo=1, routed)           0.861     6.804    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[2]
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.067    38.808    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 32.004    

Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 6.110ns (73.275%)  route 2.228ns (26.725%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[41])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=1, routed)           0.888     6.831    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[17]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 6.110ns (73.441%)  route 2.210ns (26.559%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 38.571 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[35])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[35]
                         net (fo=1, routed)           0.826     6.813    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[35]
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.447    38.571    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/C
                         clock pessimism              0.533    39.105    
                         clock uncertainty           -0.227    38.878    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.028    38.850    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 6.110ns (73.495%)  route 2.204ns (26.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[40])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.820     6.806    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.030    38.846    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 6.110ns (73.889%)  route 2.159ns (26.111%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 38.567 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[25])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[25]
                         net (fo=1, routed)           0.819     6.762    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[1]
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    38.567    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/C
                         clock pessimism              0.547    39.115    
                         clock uncertainty           -0.227    38.888    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.081    38.807    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 6.110ns (73.713%)  route 2.179ns (26.287%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.839     6.782    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.043    38.833    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 6.110ns (73.695%)  route 2.181ns (26.305%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[40])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.841     6.784    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[16]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.064ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 6.110ns (74.168%)  route 2.128ns (25.832%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[28])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.744     6.731    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[28]
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.081    38.795    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 32.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.504%)  route 0.166ns (42.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.526    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.233    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[16]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.096    -0.137 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131    -0.382    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.320    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[23]
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.207 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.207    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.153 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[24]
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.828    -0.926    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.409    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.154 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[20]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.412    -0.515    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.410    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.645%)  route 0.173ns (51.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.564    -0.524    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y39         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[38]
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/C
                         clock pessimism              0.412    -0.511    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.063    -0.448    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.383%)  route 0.168ns (42.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X4Y35          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=3, routed)           0.168    -0.203    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tvalid
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.098    -0.105 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.861    -0.893    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.432    -0.461    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.369    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.141 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.397    -0.500    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092    -0.408    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.319ns (82.408%)  route 0.068ns (17.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.143 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[22]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.412    -0.515    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.410    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/phase_provider_0/inst/timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.268    reciever_i/phase_provider_0/inst/timer_reg[10]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[8]_i_1_n_5
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
                         clock pessimism              0.398    -0.529    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.105    -0.424    reciever_i/phase_provider_0/inst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/phase_provider_0/inst/timer_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.268    reciever_i/phase_provider_0/inst/timer_reg[6]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[4]_i_1_n_5
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.928    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
                         clock pessimism              0.398    -0.530    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.105    -0.425    reciever_i/phase_provider_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y14     reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y6      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y6      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0
  To Clock:  clkfbout_reciever_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 6.110ns (72.712%)  route 2.293ns (27.288%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.953     6.896    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.210    38.892    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)       -0.045    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             32.013ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 6.110ns (73.097%)  route 2.249ns (26.903%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[42])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[42]
                         net (fo=1, routed)           0.865     6.852    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.210    38.893    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)       -0.028    38.865    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                         38.865    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 32.013    

Slack (MET) :             32.021ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 6.110ns (73.521%)  route 2.201ns (26.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[26])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[26]
                         net (fo=1, routed)           0.861     6.804    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[2]
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.210    38.892    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.067    38.825    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 32.021    

Slack (MET) :             32.032ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 6.110ns (73.275%)  route 2.228ns (26.725%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[41])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=1, routed)           0.888     6.831    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[17]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.210    38.892    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.864    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 32.032    

Slack (MET) :             32.054ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 6.110ns (73.441%)  route 2.210ns (26.559%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 38.571 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[35])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[35]
                         net (fo=1, routed)           0.826     6.813    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[35]
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.447    38.571    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/C
                         clock pessimism              0.533    39.105    
                         clock uncertainty           -0.210    38.895    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.028    38.867    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 32.054    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 6.110ns (73.495%)  route 2.204ns (26.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[40])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.820     6.806    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.210    38.893    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.030    38.863    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.062ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 6.110ns (73.889%)  route 2.159ns (26.111%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 38.567 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[25])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[25]
                         net (fo=1, routed)           0.819     6.762    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[1]
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    38.567    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/C
                         clock pessimism              0.547    39.115    
                         clock uncertainty           -0.210    38.905    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.081    38.824    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.062    

Slack (MET) :             32.068ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 6.110ns (73.713%)  route 2.179ns (26.287%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.839     6.782    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.210    38.893    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.043    38.850    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.068    

Slack (MET) :             32.080ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 6.110ns (73.695%)  route 2.181ns (26.305%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[40])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.841     6.784    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[16]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.210    38.892    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.864    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 32.080    

Slack (MET) :             32.081ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 6.110ns (74.168%)  route 2.128ns (25.832%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[28])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.744     6.731    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[28]
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.210    38.893    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.081    38.812    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 32.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.504%)  route 0.166ns (42.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.526    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.233    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[16]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.096    -0.137 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131    -0.382    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.320    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[23]
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.207 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.207    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.153 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[24]
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.828    -0.926    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.409    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.154 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[20]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.412    -0.515    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.410    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.645%)  route 0.173ns (51.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.564    -0.524    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y39         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[38]
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/C
                         clock pessimism              0.412    -0.511    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.063    -0.448    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.383%)  route 0.168ns (42.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X4Y35          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=3, routed)           0.168    -0.203    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tvalid
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.098    -0.105 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.861    -0.893    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.432    -0.461    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.369    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.141 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.397    -0.500    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092    -0.408    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.319ns (82.408%)  route 0.068ns (17.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.143 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[22]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.412    -0.515    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.410    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/phase_provider_0/inst/timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.268    reciever_i/phase_provider_0/inst/timer_reg[10]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[8]_i_1_n_5
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
                         clock pessimism              0.398    -0.529    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.105    -0.424    reciever_i/phase_provider_0/inst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/phase_provider_0/inst/timer_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.268    reciever_i/phase_provider_0/inst/timer_reg[6]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[4]_i_1_n_5
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.928    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
                         clock pessimism              0.398    -0.530    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.105    -0.425    reciever_i/phase_provider_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y14     reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y6      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y6      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y33      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X13Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X12Y34     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X10Y35     reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0_1
  To Clock:  clkfbout_reciever_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.934ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 6.110ns (72.712%)  route 2.293ns (27.288%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.953     6.896    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)       -0.045    38.830    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 31.934    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 6.110ns (73.097%)  route 2.249ns (26.903%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[42])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[42]
                         net (fo=1, routed)           0.865     6.852    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)       -0.028    38.848    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.004ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 6.110ns (73.521%)  route 2.201ns (26.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[26])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[26]
                         net (fo=1, routed)           0.861     6.804    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[2]
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.067    38.808    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 32.004    

Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 6.110ns (73.275%)  route 2.228ns (26.725%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[41])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=1, routed)           0.888     6.831    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[17]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 6.110ns (73.441%)  route 2.210ns (26.559%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 38.571 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[35])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[35]
                         net (fo=1, routed)           0.826     6.813    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[35]
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.447    38.571    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/C
                         clock pessimism              0.533    39.105    
                         clock uncertainty           -0.227    38.878    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.028    38.850    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 6.110ns (73.495%)  route 2.204ns (26.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[40])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.820     6.806    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.030    38.846    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 6.110ns (73.889%)  route 2.159ns (26.111%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 38.567 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[25])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[25]
                         net (fo=1, routed)           0.819     6.762    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[1]
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    38.567    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/C
                         clock pessimism              0.547    39.115    
                         clock uncertainty           -0.227    38.888    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.081    38.807    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 6.110ns (73.713%)  route 2.179ns (26.287%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.839     6.782    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.043    38.833    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 6.110ns (73.695%)  route 2.181ns (26.305%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[40])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.841     6.784    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[16]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.064ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 6.110ns (74.168%)  route 2.128ns (25.832%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[28])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.744     6.731    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[28]
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.081    38.795    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 32.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.504%)  route 0.166ns (42.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.526    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.233    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[16]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.096    -0.137 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.227    -0.286    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131    -0.155    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.320    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[23]
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.207 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.207    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.153 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[24]
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.828    -0.926    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.227    -0.287    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.182    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.154 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[20]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.412    -0.515    
                         clock uncertainty            0.227    -0.288    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.183    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.645%)  route 0.173ns (51.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.564    -0.524    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y39         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[38]
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.227    -0.284    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.063    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.383%)  route 0.168ns (42.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X4Y35          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=3, routed)           0.168    -0.203    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tvalid
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.098    -0.105 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.861    -0.893    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.432    -0.461    
                         clock uncertainty            0.227    -0.234    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.142    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.141 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.397    -0.500    
                         clock uncertainty            0.227    -0.273    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092    -0.181    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.319ns (82.408%)  route 0.068ns (17.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.143 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[22]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.412    -0.515    
                         clock uncertainty            0.227    -0.288    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.183    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/phase_provider_0/inst/timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.268    reciever_i/phase_provider_0/inst/timer_reg[10]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[8]_i_1_n_5
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
                         clock pessimism              0.398    -0.529    
                         clock uncertainty            0.227    -0.302    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.105    -0.197    reciever_i/phase_provider_0/inst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/phase_provider_0/inst/timer_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.268    reciever_i/phase_provider_0/inst/timer_reg[6]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[4]_i_1_n_5
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.928    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
                         clock pessimism              0.398    -0.530    
                         clock uncertainty            0.227    -0.303    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.105    -0.198    reciever_i/phase_provider_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.934ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 6.110ns (72.712%)  route 2.293ns (27.288%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.953     6.896    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)       -0.045    38.830    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 31.934    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 6.110ns (73.097%)  route 2.249ns (26.903%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[42])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[42]
                         net (fo=1, routed)           0.865     6.852    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)       -0.028    38.848    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.004ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 6.110ns (73.521%)  route 2.201ns (26.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[26])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[26]
                         net (fo=1, routed)           0.861     6.804    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[2]
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X11Y33         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.067    38.808    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 32.004    

Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 6.110ns (73.275%)  route 2.228ns (26.725%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[41])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=1, routed)           0.888     6.831    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[17]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[17]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 6.110ns (73.441%)  route 2.210ns (26.559%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 38.571 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[35])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[35]
                         net (fo=1, routed)           0.826     6.813    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[35]
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.447    38.571    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y37         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]/C
                         clock pessimism              0.533    39.105    
                         clock uncertainty           -0.227    38.878    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.028    38.850    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[35]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 6.110ns (73.495%)  route 2.204ns (26.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[40])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.820     6.806    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.030    38.846    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 6.110ns (73.889%)  route 2.159ns (26.111%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 38.567 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[25])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[25]
                         net (fo=1, routed)           0.819     6.762    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[1]
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    38.567    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y33          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]/C
                         clock pessimism              0.547    39.115    
                         clock uncertainty           -0.227    38.888    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.081    38.807    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 6.110ns (73.713%)  route 2.179ns (26.287%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.839     6.782    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y35         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.043    38.833    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 6.110ns (73.695%)  route 2.181ns (26.305%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 38.568 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.340     2.287    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[17]_P[40])
                                                      3.656     5.943 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[40]
                         net (fo=1, routed)           0.841     6.784    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[16]
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    38.568    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y34         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]/C
                         clock pessimism              0.533    39.102    
                         clock uncertainty           -0.227    38.875    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    38.847    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[16]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.064ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 6.110ns (74.168%)  route 2.128ns (25.832%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.609    -1.507    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y14         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.947 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.384     2.331    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_P[28])
                                                      3.656     5.987 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.744     6.731    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[28]
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X13Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                         clock pessimism              0.533    39.103    
                         clock uncertainty           -0.227    38.876    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.081    38.795    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 32.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.504%)  route 0.166ns (42.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.526    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.233    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[16]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.096    -0.137 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X8Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.227    -0.286    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131    -0.155    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.320    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[23]
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.207 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.207    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.153 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[24]
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.828    -0.926    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y32          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.227    -0.287    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.182    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.894%)  route 0.068ns (18.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.154 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[20]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.412    -0.515    
                         clock uncertainty            0.227    -0.288    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.183    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.645%)  route 0.173ns (51.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.564    -0.524    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y39         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[38]
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.831    -0.923    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y36         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.227    -0.284    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.063    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.383%)  route 0.168ns (42.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.589    -0.499    reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X4Y35          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  reciever_i/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=3, routed)           0.168    -0.203    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tvalid
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.098    -0.105 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.861    -0.893    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X3Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.432    -0.461    
                         clock uncertainty            0.227    -0.234    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.142    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.141 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.397    -0.500    
                         clock uncertainty            0.227    -0.273    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092    -0.181    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.319ns (82.408%)  route 0.068ns (17.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y30          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.068    -0.321    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[19]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.208 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.143 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[22]
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y31          FDRE                                         r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.412    -0.515    
                         clock uncertainty            0.227    -0.288    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.183    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.559    -0.529    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  reciever_i/phase_provider_0/inst/timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.268    reciever_i/phase_provider_0/inst/timer_reg[10]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[8]_i_1_n_5
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.827    -0.927    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y31         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[10]/C
                         clock pessimism              0.398    -0.529    
                         clock uncertainty            0.227    -0.302    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.105    -0.197    reciever_i/phase_provider_0/inst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reciever_i/phase_provider_0/inst/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/phase_provider_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.530    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  reciever_i/phase_provider_0/inst/timer_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.268    reciever_i/phase_provider_0/inst/timer_reg[6]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.157 r  reciever_i/phase_provider_0/inst/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    reciever_i/phase_provider_0/inst/timer_reg[4]_i_1_n_5
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.928    reciever_i/phase_provider_0/inst/axis_clk
    SLICE_X11Y30         FDRE                                         r  reciever_i/phase_provider_0/inst/timer_reg[6]/C
                         clock pessimism              0.398    -0.530    
                         clock uncertainty            0.227    -0.303    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.105    -0.198    reciever_i/phase_provider_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.041    





