$comment
	File created using the following command:
		vcd file ergasia2h_Part2.msim.vcd -direction
$end
$date
	Sat May 29 17:27:19 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ergasia2h_part2_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A carryout $end
$var wire 1 B opcode [2] $end
$var wire 1 C opcode [1] $end
$var wire 1 D opcode [0] $end
$var wire 1 E result [15] $end
$var wire 1 F result [14] $end
$var wire 1 G result [13] $end
$var wire 1 H result [12] $end
$var wire 1 I result [11] $end
$var wire 1 J result [10] $end
$var wire 1 K result [9] $end
$var wire 1 L result [8] $end
$var wire 1 M result [7] $end
$var wire 1 N result [6] $end
$var wire 1 O result [5] $end
$var wire 1 P result [4] $end
$var wire 1 Q result [3] $end
$var wire 1 R result [2] $end
$var wire 1 S result [1] $end
$var wire 1 T result [0] $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_a [15] $end
$var wire 1 _ ww_a [14] $end
$var wire 1 ` ww_a [13] $end
$var wire 1 a ww_a [12] $end
$var wire 1 b ww_a [11] $end
$var wire 1 c ww_a [10] $end
$var wire 1 d ww_a [9] $end
$var wire 1 e ww_a [8] $end
$var wire 1 f ww_a [7] $end
$var wire 1 g ww_a [6] $end
$var wire 1 h ww_a [5] $end
$var wire 1 i ww_a [4] $end
$var wire 1 j ww_a [3] $end
$var wire 1 k ww_a [2] $end
$var wire 1 l ww_a [1] $end
$var wire 1 m ww_a [0] $end
$var wire 1 n ww_b [15] $end
$var wire 1 o ww_b [14] $end
$var wire 1 p ww_b [13] $end
$var wire 1 q ww_b [12] $end
$var wire 1 r ww_b [11] $end
$var wire 1 s ww_b [10] $end
$var wire 1 t ww_b [9] $end
$var wire 1 u ww_b [8] $end
$var wire 1 v ww_b [7] $end
$var wire 1 w ww_b [6] $end
$var wire 1 x ww_b [5] $end
$var wire 1 y ww_b [4] $end
$var wire 1 z ww_b [3] $end
$var wire 1 { ww_b [2] $end
$var wire 1 | ww_b [1] $end
$var wire 1 } ww_b [0] $end
$var wire 1 ~ ww_opcode [2] $end
$var wire 1 !! ww_opcode [1] $end
$var wire 1 "! ww_opcode [0] $end
$var wire 1 #! ww_result [15] $end
$var wire 1 $! ww_result [14] $end
$var wire 1 %! ww_result [13] $end
$var wire 1 &! ww_result [12] $end
$var wire 1 '! ww_result [11] $end
$var wire 1 (! ww_result [10] $end
$var wire 1 )! ww_result [9] $end
$var wire 1 *! ww_result [8] $end
$var wire 1 +! ww_result [7] $end
$var wire 1 ,! ww_result [6] $end
$var wire 1 -! ww_result [5] $end
$var wire 1 .! ww_result [4] $end
$var wire 1 /! ww_result [3] $end
$var wire 1 0! ww_result [2] $end
$var wire 1 1! ww_result [1] $end
$var wire 1 2! ww_result [0] $end
$var wire 1 3! ww_carryout $end
$var wire 1 4! \GEN_ALU:0:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 5! \GEN_ALU:0:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 6! \GEN_ALU:1:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 7! \CONTROL_CIRCUIT|Mux3~0_combout\ $end
$var wire 1 8! \CONTROL_CIRCUIT|Mux1~0_combout\ $end
$var wire 1 9! \GEN_ALU:1:ALU|AND1|s~combout\ $end
$var wire 1 :! \CONTROL_CIRCUIT|Mux0~0_combout\ $end
$var wire 1 ;! \GEN_ALU:1:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 <! \GEN_ALU:0:ALU|ADD1|cout~0_combout\ $end
$var wire 1 =! \GEN_ALU:1:ALU|ADD1|s~0_combout\ $end
$var wire 1 >! \GEN_ALU:1:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 ?! \GEN_ALU:1:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 @! \GEN_ALU:2:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 A! \GEN_ALU:1:ALU|ADD1|cout~0_combout\ $end
$var wire 1 B! \GEN_ALU:2:ALU|ADD1|s~0_combout\ $end
$var wire 1 C! \GEN_ALU:2:ALU|AND1|s~combout\ $end
$var wire 1 D! \GEN_ALU:2:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 E! \GEN_ALU:2:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 F! \GEN_ALU:2:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 G! \GEN_ALU:3:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 H! \GEN_ALU:3:ALU|AND1|s~combout\ $end
$var wire 1 I! \GEN_ALU:2:ALU|ADD1|cout~0_combout\ $end
$var wire 1 J! \GEN_ALU:3:ALU|ADD1|s~0_combout\ $end
$var wire 1 K! \GEN_ALU:3:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 L! \GEN_ALU:3:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 M! \GEN_ALU:3:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 N! \GEN_ALU:4:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 O! \GEN_ALU:4:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 P! \GEN_ALU:3:ALU|ADD1|cout~0_combout\ $end
$var wire 1 Q! \GEN_ALU:4:ALU|ADD1|s~0_combout\ $end
$var wire 1 R! \GEN_ALU:4:ALU|AND1|s~combout\ $end
$var wire 1 S! \GEN_ALU:4:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 T! \GEN_ALU:4:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 U! \GEN_ALU:5:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 V! \GEN_ALU:5:ALU|AND1|s~combout\ $end
$var wire 1 W! \GEN_ALU:4:ALU|ADD1|cout~0_combout\ $end
$var wire 1 X! \GEN_ALU:5:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 Y! \GEN_ALU:5:ALU|ADD1|s~0_combout\ $end
$var wire 1 Z! \GEN_ALU:5:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 [! \GEN_ALU:5:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 \! \GEN_ALU:6:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 ]! \GEN_ALU:5:ALU|ADD1|cout~0_combout\ $end
$var wire 1 ^! \GEN_ALU:6:ALU|ADD1|s~0_combout\ $end
$var wire 1 _! \GEN_ALU:6:ALU|AND1|s~combout\ $end
$var wire 1 `! \GEN_ALU:6:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 a! \GEN_ALU:6:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 b! \GEN_ALU:6:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 c! \GEN_ALU:7:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 d! \GEN_ALU:6:ALU|ADD1|cout~0_combout\ $end
$var wire 1 e! \GEN_ALU:7:ALU|MUX_4|Mux0~6_combout\ $end
$var wire 1 f! \GEN_ALU:7:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 g! \GEN_ALU:7:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 h! \GEN_ALU:8:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 i! \GEN_ALU:8:ALU|AND1|s~combout\ $end
$var wire 1 j! \GEN_ALU:7:ALU|ADD1|cout~0_combout\ $end
$var wire 1 k! \GEN_ALU:8:ALU|ADD1|s~0_combout\ $end
$var wire 1 l! \GEN_ALU:8:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 m! \GEN_ALU:8:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 n! \GEN_ALU:8:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 o! \GEN_ALU:8:ALU|ADD1|cout~0_combout\ $end
$var wire 1 p! \GEN_ALU:9:ALU|MUX_4|Mux0~6_combout\ $end
$var wire 1 q! \GEN_ALU:9:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 r! \GEN_ALU:9:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 s! \GEN_ALU:9:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 t! \GEN_ALU:10:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 u! \GEN_ALU:10:ALU|AND1|s~combout\ $end
$var wire 1 v! \GEN_ALU:9:ALU|ADD1|cout~0_combout\ $end
$var wire 1 w! \GEN_ALU:10:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 x! \GEN_ALU:10:ALU|ADD1|s~0_combout\ $end
$var wire 1 y! \GEN_ALU:10:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 z! \GEN_ALU:10:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 {! \GEN_ALU:11:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 |! \GEN_ALU:10:ALU|ADD1|cout~0_combout\ $end
$var wire 1 }! \GEN_ALU:11:ALU|MUX_4|Mux0~6_combout\ $end
$var wire 1 ~! \GEN_ALU:11:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 !" \GEN_ALU:11:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 "" \GEN_ALU:12:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 #" \GEN_ALU:11:ALU|ADD1|cout~0_combout\ $end
$var wire 1 $" \GEN_ALU:12:ALU|ADD1|s~0_combout\ $end
$var wire 1 %" \GEN_ALU:12:ALU|AND1|s~combout\ $end
$var wire 1 &" \GEN_ALU:12:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 '" \GEN_ALU:12:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 (" \GEN_ALU:12:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 )" \GEN_ALU:13:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 *" \GEN_ALU:13:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 +" \GEN_ALU:12:ALU|ADD1|cout~0_combout\ $end
$var wire 1 ," \GEN_ALU:13:ALU|MUX_4|Mux0~6_combout\ $end
$var wire 1 -" \GEN_ALU:13:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 ." \GEN_ALU:14:ALU|MUX_2A|rslta~0_combout\ $end
$var wire 1 /" \GEN_ALU:14:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 0" \GEN_ALU:13:ALU|ADD1|cout~0_combout\ $end
$var wire 1 1" \GEN_ALU:14:ALU|ADD1|s~0_combout\ $end
$var wire 1 2" \GEN_ALU:14:ALU|AND1|s~combout\ $end
$var wire 1 3" \GEN_ALU:14:ALU|MUX_4|Mux0~0_combout\ $end
$var wire 1 4" \GEN_ALU:14:ALU|MUX_4|Mux0~1_combout\ $end
$var wire 1 5" \GEN_ALU:15:ALU|MUX_2B|rsltb~0_combout\ $end
$var wire 1 6" \GEN_ALU:14:ALU|ADD1|cout~0_combout\ $end
$var wire 1 7" \GEN_ALU:15:ALU|MUX_4|Mux0~6_combout\ $end
$var wire 1 8" \GEN_ALU:15:ALU|MUX_4|Mux0~4_combout\ $end
$var wire 1 9" \GEN_ALU:15:ALU|MUX_4|Mux0~5_combout\ $end
$var wire 1 :" \GEN_ALU:15:ALU|ADD1|cout~0_combout\ $end
$var wire 1 ;" \carryout~0_combout\ $end
$var wire 1 <" \b~combout\ [15] $end
$var wire 1 =" \b~combout\ [14] $end
$var wire 1 >" \b~combout\ [13] $end
$var wire 1 ?" \b~combout\ [12] $end
$var wire 1 @" \b~combout\ [11] $end
$var wire 1 A" \b~combout\ [10] $end
$var wire 1 B" \b~combout\ [9] $end
$var wire 1 C" \b~combout\ [8] $end
$var wire 1 D" \b~combout\ [7] $end
$var wire 1 E" \b~combout\ [6] $end
$var wire 1 F" \b~combout\ [5] $end
$var wire 1 G" \b~combout\ [4] $end
$var wire 1 H" \b~combout\ [3] $end
$var wire 1 I" \b~combout\ [2] $end
$var wire 1 J" \b~combout\ [1] $end
$var wire 1 K" \b~combout\ [0] $end
$var wire 1 L" \opcode~combout\ [2] $end
$var wire 1 M" \opcode~combout\ [1] $end
$var wire 1 N" \opcode~combout\ [0] $end
$var wire 1 O" \a~combout\ [15] $end
$var wire 1 P" \a~combout\ [14] $end
$var wire 1 Q" \a~combout\ [13] $end
$var wire 1 R" \a~combout\ [12] $end
$var wire 1 S" \a~combout\ [11] $end
$var wire 1 T" \a~combout\ [10] $end
$var wire 1 U" \a~combout\ [9] $end
$var wire 1 V" \a~combout\ [8] $end
$var wire 1 W" \a~combout\ [7] $end
$var wire 1 X" \a~combout\ [6] $end
$var wire 1 Y" \a~combout\ [5] $end
$var wire 1 Z" \a~combout\ [4] $end
$var wire 1 [" \a~combout\ [3] $end
$var wire 1 \" \a~combout\ [2] $end
$var wire 1 ]" \a~combout\ [1] $end
$var wire 1 ^" \a~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1A
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
13!
14!
15!
06!
17!
08!
09!
0:!
1;!
1<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
1I!
0J!
0K!
1L!
0M!
0N!
0O!
1P!
1Q!
0R!
1S!
1T!
0U!
0V!
0W!
1X!
1Y!
1Z!
1[!
1\!
0]!
0^!
1_!
0`!
1a!
0b!
1c!
1d!
1e!
1f!
1g!
0h!
0i!
1j!
1k!
1l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
1x!
1y!
1z!
1{!
0|!
0}!
1~!
0!"
1""
1#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
1+"
1,"
0-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
17"
08"
09"
1:"
1;"
0!
1"
1#
0$
1%
1&
0'
0(
1)
1*
0+
0,
1-
1.
0/
10
01
02
13
04
05
16
17
18
09
0:
0;
1<
1=
1>
0?
0@
0B
1C
1D
0E
1F
0G
0H
0I
1J
0K
1L
1M
0N
1O
1P
0Q
0R
0S
1T
0^
1_
1`
0a
1b
1c
0d
0e
1f
1g
0h
0i
1j
1k
0l
1m
0n
0o
1p
0q
0r
1s
1t
1u
0v
0w
0x
1y
1z
1{
0|
0}
0~
1!!
1"!
0#!
1$!
0%!
0&!
0'!
1(!
0)!
1*!
1+!
0,!
1-!
1.!
0/!
00!
01!
12!
0<"
0="
1>"
0?"
0@"
1A"
1B"
1C"
0D"
0E"
0F"
1G"
1H"
1I"
0J"
0K"
0L"
1M"
1N"
0O"
1P"
1Q"
0R"
1S"
1T"
0U"
0V"
1W"
1X"
0Y"
0Z"
1["
1\"
0]"
1^"
$end
#1000000
