   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"DAC.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              		.file 1 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/core_cm4.h"
   1:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**************************************************************************//**
   2:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @file     core_cm4.h
   3:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @version  V4.30
   5:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @date     20. October 2015
   6:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
   7:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
   9:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    All rights reserved.
  10:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      specific prior written permission.
  20:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    *
  21:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  34:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  35:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
  40:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  41:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  44:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include <stdint.h>
  45:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  46:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
  47:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  extern "C" {
  48:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
  49:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  50:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
  51:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  54:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  57:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  60:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
  63:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  64:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  65:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
  66:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                 CMSIS definitions
  67:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
  68:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
  69:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup Cortex_M4
  70:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
  71:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
  72:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  73:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  79:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  81:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  82:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  87:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  92:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  97:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 102:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 106:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 111:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __packed
 113:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 117:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #else
 118:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #error Unknown compiler
 119:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 120:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 121:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 124:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 128:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 129:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 131:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 132:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 133:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 134:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 135:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 136:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 140:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 141:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 143:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 144:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 145:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 146:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 147:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 148:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 152:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 153:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 155:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 156:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 157:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 158:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 159:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 160:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __ARMVFP__
 162:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 164:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 165:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 167:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 168:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 169:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 170:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 171:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 172:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 176:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 177:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 179:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 180:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 181:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 182:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 183:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 184:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 188:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 189:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 191:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 192:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 193:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 194:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 195:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 196:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 200:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 201:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 203:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 204:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 205:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 206:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 207:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 208:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 209:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 210:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 214:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 215:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
 216:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 217:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 218:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 220:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 222:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 225:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 226:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  extern "C" {
 227:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 228:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 229:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* check device defines and use defaults */
 230:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __CM4_REV
 232:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 235:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 236:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 240:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 241:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 245:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 246:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 250:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 251:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 255:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 256:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 257:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 259:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 261:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 265:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 266:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #else
 268:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 270:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 273:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* following defines should be used for structure members */
 274:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 278:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 280:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 281:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 282:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
 283:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                 Register Abstraction
 284:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   Core Register contain:
 285:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Register
 286:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core NVIC Register
 287:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SCB Register
 288:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SysTick Register
 289:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Debug Register
 290:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core MPU Register
 291:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core FPU Register
 292:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
 293:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 294:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 297:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 298:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 299:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 303:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 304:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 305:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 306:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 308:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 309:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 310:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 311:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 312:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } APSR_Type;
 323:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 324:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* APSR Register Definitions */
 325:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 328:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 331:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 334:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 337:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 340:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 343:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 344:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 345:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 347:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 348:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 349:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 350:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 351:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } IPSR_Type;
 356:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 357:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* IPSR Register Definitions */
 358:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 361:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 362:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 363:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 365:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 366:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 367:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 368:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 369:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } xPSR_Type;
 383:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 384:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* xPSR Register Definitions */
 385:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 388:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 391:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 394:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 397:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 400:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 403:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 406:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 409:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 412:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 413:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 414:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 416:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 417:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 418:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 419:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 420:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } CONTROL_Type;
 427:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 428:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 432:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 435:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 438:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 440:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 441:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 442:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 446:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 447:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 448:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 449:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 451:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 452:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 453:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }  NVIC_Type;
 467:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 468:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 472:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 474:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 475:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 476:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 480:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 481:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 482:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 483:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 485:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 486:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 487:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SCB_Type;
 509:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 510:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 514:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 517:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 520:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 523:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 526:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 530:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 533:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 536:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 539:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 542:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 545:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 548:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 551:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 554:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 557:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 561:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 565:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 568:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 571:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 574:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 577:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 580:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 583:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 587:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 590:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 593:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 597:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 600:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 603:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 606:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 609:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 612:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 616:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 619:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 622:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 625:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 628:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 631:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 634:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 637:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 640:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 643:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 646:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 649:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 652:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 655:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 659:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 662:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 665:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 669:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 672:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 675:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 679:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 682:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 685:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 688:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 691:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 693:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 694:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 695:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 699:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 700:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 701:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 702:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 704:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 705:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 706:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SCnSCB_Type;
 710:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 711:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 715:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 719:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 722:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 725:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 728:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 731:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 733:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 734:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 735:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 739:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 740:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 741:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 742:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 744:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 745:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 746:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SysTick_Type;
 751:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 752:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 756:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 759:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 762:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 765:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 769:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 773:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 777:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 780:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 783:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 785:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 786:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 787:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 791:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 792:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 793:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 794:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 796:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 797:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 798:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  union
 799:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 800:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } ITM_Type;
 831:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 832:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 836:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 840:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 843:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 846:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 849:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 852:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 855:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 858:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 861:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 864:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 868:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 872:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 876:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 880:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 883:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 886:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 888:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 889:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 890:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 894:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 895:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 896:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 897:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 899:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 900:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 901:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } DWT_Type;
 925:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 926:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 930:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 933:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 936:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 939:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 942:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 945:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 948:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 951:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 954:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 957:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 960:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 963:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 966:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 969:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 972:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 975:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 978:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 981:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 985:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 989:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 993:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 997:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1001:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1005:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1009:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1012:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1015:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1018:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1021:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1024:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1027:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1030:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1033:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1035:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1036:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1037:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1041:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1042:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1043:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1044:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1046:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1047:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1048:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } TPI_Type;
1073:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1074:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1078:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1082:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1086:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1089:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1092:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1095:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1099:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1102:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1106:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1110:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1113:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1116:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1119:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1122:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1125:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1128:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1132:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1136:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1139:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1142:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1145:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1148:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1151:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1154:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1158:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1162:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1166:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1169:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1172:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1175:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1178:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1181:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1185:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1188:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1190:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1191:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1193:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1197:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1198:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1199:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1200:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1202:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1203:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1204:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } MPU_Type;
1216:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1217:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1221:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1224:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1227:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1231:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1234:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1237:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1241:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1245:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1248:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1251:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1255:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1258:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1261:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1264:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1267:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1270:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1273:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1276:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1279:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1282:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1284:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1285:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1286:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1288:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1292:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1293:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1294:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1295:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1297:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1298:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1299:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } FPU_Type;
1306:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1307:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1311:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1314:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1317:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1320:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1323:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1326:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1329:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1332:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1335:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1339:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1343:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1346:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1349:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1352:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1356:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1359:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1362:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1365:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1368:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1371:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1374:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1377:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1381:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1384:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1387:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1390:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1392:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1393:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1394:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1395:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1399:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1400:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1401:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1402:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1404:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1405:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1406:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } CoreDebug_Type;
1411:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1412:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1416:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1419:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1422:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1425:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1428:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1431:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1434:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1437:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1440:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1443:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1446:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1449:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1453:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1456:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1460:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1463:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1466:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1469:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1472:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1475:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1478:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1481:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1484:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1487:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1490:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1493:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1496:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1498:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1499:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1500:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1504:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1505:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1506:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1507:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return           Masked and shifted value.
1511:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1512:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1514:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1515:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] value  Value of register.
1518:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1520:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1522:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1524:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1525:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1526:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1530:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1531:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1532:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1542:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1551:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1555:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1556:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1560:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1561:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} */
1562:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1563:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1564:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1565:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
1566:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   Core Function Interface contains:
1568:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core NVIC Functions
1569:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SysTick Functions
1570:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Debug Functions
1571:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Register Access Functions
1572:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
1573:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1574:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1576:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1577:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1578:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1579:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1581:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1585:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1586:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1587:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1588:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            Only values from 0..7 are used.
1592:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1596:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1598:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t reg_value;
1599:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1601:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
1608:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1609:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1610:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1611:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1615:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1617:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
1619:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1620:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1621:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1622:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1626:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
  27              		.loc 1 1627 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 FB71     		strb	r3, [r7, #7]
1628:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  41              		.loc 1 1628 0
  42 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  43 000c 03F01F02 		and	r2, r3, #31
  44 0010 0749     		ldr	r1, .L2
  45 0012 97F90730 		ldrsb	r3, [r7, #7]
  46 0016 5B09     		lsrs	r3, r3, #5
  47 0018 0120     		movs	r0, #1
  48 001a 00FA02F2 		lsl	r2, r0, r2
  49 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
  50              		.loc 1 1629 0
  51 0022 00BF     		nop
  52 0024 0C37     		adds	r7, r7, #12
  53              		.cfi_def_cfa_offset 4
  54 0026 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0028 5DF8047B 		ldr	r7, [sp], #4
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002c 7047     		bx	lr
  61              	.L3:
  62 002e 00BF     		.align	2
  63              	.L2:
  64 0030 00E100E0 		.word	-536813312
  65              		.cfi_endproc
  66              	.LFE108:
  68              		.global	arrayP2DAC
  69              		.section	.data.arrayP2DAC,"aw",%progbits
  70              		.align	2
  73              	arrayP2DAC:
  74 0000 00C00C40 		.word	1074577408
  75 0004 00D00C40 		.word	1074581504
  76              		.global	DAC0callback
  77              		.section	.bss.DAC0callback,"aw",%nobits
  78              		.align	2
  81              	DAC0callback:
  82 0000 00000000 		.space	4
  83              		.section	.text.DACinit,"ax",%progbits
  84              		.align	1
  85              		.global	DACinit
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  89              		.fpu fpv4-sp-d16
  91              	DACinit:
  92              	.LFB123:
  93              		.file 2 "../source/DAC.c"
   1:../source/DAC.c **** /*
   2:../source/DAC.c ****  * DAC.c
   3:../source/DAC.c ****  *
   4:../source/DAC.c ****  *  Created on: 17 oct. 2019
   5:../source/DAC.c ****  *      Author: G5
   6:../source/DAC.c ****  */
   7:../source/DAC.c **** 
   8:../source/DAC.c **** #include "DAC.h"
   9:../source/DAC.c **** //#include "pinsHandler.h"
  10:../source/DAC.c **** #include "gpio.h"
  11:../source/DAC.c **** 
  12:../source/DAC.c **** 
  13:../source/DAC.c **** 
  14:../source/DAC.c **** 
  15:../source/DAC.c **** #define VIN_SELECTED 3.3
  16:../source/DAC.c **** 
  17:../source/DAC.c **** #define IS_VALID_ID_DAC(x) ( (x >= 0) && (x < NUMBER_OF_DACS) )
  18:../source/DAC.c **** 
  19:../source/DAC.c **** #define DAC_BF_WM_SELECTED (1)   //coold be 0, 1, 2 or 3.
  20:../source/DAC.c **** #define DAC_BF_WORK_MODE_SELECTED  (0)  //coulde be 0 (normal mode), 1 (swing mode) or 2 (one-time 
  21:../source/DAC.c **** 
  22:../source/DAC.c **** DAC_Type * arrayP2DAC[] = DAC_BASE_PTRS;
  23:../source/DAC.c **** 
  24:../source/DAC.c **** DAC_callback_t DAC0callback;
  25:../source/DAC.c **** 
  26:../source/DAC.c **** void DACclockGating(void);
  27:../source/DAC.c **** 
  28:../source/DAC.c **** int DACgetBFreadPointer(DACids id);
  29:../source/DAC.c **** 
  30:../source/DAC.c **** /*Steps to correct initialization:
  31:../source/DAC.c ****  * 1) Clock gating.
  32:../source/DAC.c ****  * 2) Enable module.
  33:../source/DAC.c ****  * 3) Choose Vref for the module.
  34:../source/DAC.c ****  * 4) Check configuration and use DAC buffer, triggers and interrupts if necessary.
  35:../source/DAC.c ****  */
  36:../source/DAC.c **** void DACinit(DACids id, DACconfig_t * config)
  37:../source/DAC.c **** {
  94              		.loc 2 37 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 16
  97              		@ frame_needed = 1, uses_anonymous_args = 0
  98 0000 80B5     		push	{r7, lr}
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 7, -8
 101              		.cfi_offset 14, -4
 102 0002 84B0     		sub	sp, sp, #16
 103              		.cfi_def_cfa_offset 24
 104 0004 00AF     		add	r7, sp, #0
 105              		.cfi_def_cfa_register 7
 106 0006 0346     		mov	r3, r0
 107 0008 3960     		str	r1, [r7]
 108 000a FB71     		strb	r3, [r7, #7]
  38:../source/DAC.c **** 	DAC_Type * p2DAC;
  39:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 109              		.loc 2 39 0
 110 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 111 000e 012B     		cmp	r3, #1
 112 0010 00F2B480 		bhi	.L10
  40:../source/DAC.c **** 	{
  41:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 113              		.loc 2 41 0
 114 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 115 0016 5B4A     		ldr	r2, .L11
 116 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 117 001c FB60     		str	r3, [r7, #12]
  42:../source/DAC.c **** 		//1)
  43:../source/DAC.c **** 		DACclockGating();
 118              		.loc 2 43 0
 119 001e FFF7FEFF 		bl	DACclockGating
  44:../source/DAC.c **** 		//2)
  45:../source/DAC.c **** 		p2DAC->C0 |= DAC_C0_DACEN(1);
 120              		.loc 2 45 0
 121 0022 FB68     		ldr	r3, [r7, #12]
 122 0024 93F82130 		ldrb	r3, [r3, #33]
 123 0028 DBB2     		uxtb	r3, r3
 124 002a 63F07F03 		orn	r3, r3, #127
 125 002e DAB2     		uxtb	r2, r3
 126 0030 FB68     		ldr	r3, [r7, #12]
 127 0032 83F82120 		strb	r2, [r3, #33]
  46:../source/DAC.c **** 		//3)
  47:../source/DAC.c **** 		p2DAC->C0 &= ~DAC_C0_DACRFS_MASK;
 128              		.loc 2 47 0
 129 0036 FB68     		ldr	r3, [r7, #12]
 130 0038 93F82130 		ldrb	r3, [r3, #33]
 131 003c DBB2     		uxtb	r3, r3
 132 003e 23F04003 		bic	r3, r3, #64
 133 0042 DAB2     		uxtb	r2, r3
 134 0044 FB68     		ldr	r3, [r7, #12]
 135 0046 83F82120 		strb	r2, [r3, #33]
  48:../source/DAC.c **** 		p2DAC->C0 |= DAC_C0_DACRFS(1);
 136              		.loc 2 48 0
 137 004a FB68     		ldr	r3, [r7, #12]
 138 004c 93F82130 		ldrb	r3, [r3, #33]
 139 0050 DBB2     		uxtb	r3, r3
 140 0052 43F04003 		orr	r3, r3, #64
 141 0056 DAB2     		uxtb	r2, r3
 142 0058 FB68     		ldr	r3, [r7, #12]
 143 005a 83F82120 		strb	r2, [r3, #33]
  49:../source/DAC.c **** 		//4)
  50:../source/DAC.c **** 		if(config->mode == DAC_BUFFER_MODE)
 144              		.loc 2 50 0
 145 005e 3B68     		ldr	r3, [r7]
 146 0060 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 147 0062 012B     		cmp	r3, #1
 148 0064 40F08A80 		bne	.L10
  51:../source/DAC.c **** 		{
  52:../source/DAC.c **** 			DAC0callback = config->p2callback;
 149              		.loc 2 52 0
 150 0068 3B68     		ldr	r3, [r7]
 151 006a 5B68     		ldr	r3, [r3, #4]
 152 006c 464A     		ldr	r2, .L11+4
 153 006e 1360     		str	r3, [r2]
  53:../source/DAC.c **** 
  54:../source/DAC.c **** 			if(config->dmaMode == DAC_DMA_ENABLE)
 154              		.loc 2 54 0
 155 0070 3B68     		ldr	r3, [r7]
 156 0072 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 157 0074 012B     		cmp	r3, #1
 158 0076 0AD1     		bne	.L6
  55:../source/DAC.c **** 			{
  56:../source/DAC.c **** 				p2DAC->C1 |= DAC_C1_DMAEN(1);
 159              		.loc 2 56 0
 160 0078 FB68     		ldr	r3, [r7, #12]
 161 007a 93F82230 		ldrb	r3, [r3, #34]
 162 007e DBB2     		uxtb	r3, r3
 163 0080 63F07F03 		orn	r3, r3, #127
 164 0084 DAB2     		uxtb	r2, r3
 165 0086 FB68     		ldr	r3, [r7, #12]
 166 0088 83F82220 		strb	r2, [r3, #34]
 167 008c 09E0     		b	.L7
 168              	.L6:
  57:../source/DAC.c **** 			}
  58:../source/DAC.c **** 			else
  59:../source/DAC.c **** 			{
  60:../source/DAC.c **** 				p2DAC->C1 &= ~DAC_C1_DMAEN_MASK;
 169              		.loc 2 60 0
 170 008e FB68     		ldr	r3, [r7, #12]
 171 0090 93F82230 		ldrb	r3, [r3, #34]
 172 0094 DBB2     		uxtb	r3, r3
 173 0096 03F07F03 		and	r3, r3, #127
 174 009a DAB2     		uxtb	r2, r3
 175 009c FB68     		ldr	r3, [r7, #12]
 176 009e 83F82220 		strb	r2, [r3, #34]
 177              	.L7:
  61:../source/DAC.c **** 			}
  62:../source/DAC.c **** 
  63:../source/DAC.c **** 			if(config->triggerMode == DAC_TRIGGER_SW)
 178              		.loc 2 63 0
 179 00a2 3B68     		ldr	r3, [r7]
 180 00a4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 181 00a6 012B     		cmp	r3, #1
 182 00a8 0AD1     		bne	.L8
  64:../source/DAC.c **** 			{
  65:../source/DAC.c **** 				p2DAC->C0 |= DAC_C0_DACTRGSEL(1);
 183              		.loc 2 65 0
 184 00aa FB68     		ldr	r3, [r7, #12]
 185 00ac 93F82130 		ldrb	r3, [r3, #33]
 186 00b0 DBB2     		uxtb	r3, r3
 187 00b2 43F02003 		orr	r3, r3, #32
 188 00b6 DAB2     		uxtb	r2, r3
 189 00b8 FB68     		ldr	r3, [r7, #12]
 190 00ba 83F82120 		strb	r2, [r3, #33]
 191 00be 0DE0     		b	.L9
 192              	.L8:
  66:../source/DAC.c **** 			}
  67:../source/DAC.c **** 			else if(config->triggerMode == DAC_TRIGGER_HW)
 193              		.loc 2 67 0
 194 00c0 3B68     		ldr	r3, [r7]
 195 00c2 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 196 00c4 002B     		cmp	r3, #0
 197 00c6 09D1     		bne	.L9
  68:../source/DAC.c **** 			{
  69:../source/DAC.c **** 				p2DAC->C0 &= ~DAC_C0_DACTRGSEL_MASK;
 198              		.loc 2 69 0
 199 00c8 FB68     		ldr	r3, [r7, #12]
 200 00ca 93F82130 		ldrb	r3, [r3, #33]
 201 00ce DBB2     		uxtb	r3, r3
 202 00d0 23F02003 		bic	r3, r3, #32
 203 00d4 DAB2     		uxtb	r2, r3
 204 00d6 FB68     		ldr	r3, [r7, #12]
 205 00d8 83F82120 		strb	r2, [r3, #33]
 206              	.L9:
  70:../source/DAC.c **** 			}
  71:../source/DAC.c **** 
  72:../source/DAC.c **** 			p2DAC->C0 |= DAC_C0_DACBWIEN(1) | DAC_C0_DACBTIEN_MASK;   //buffer water mark interrupt enable
 207              		.loc 2 72 0
 208 00dc FB68     		ldr	r3, [r7, #12]
 209 00de 93F82130 		ldrb	r3, [r3, #33]
 210 00e2 DBB2     		uxtb	r3, r3
 211 00e4 43F00603 		orr	r3, r3, #6
 212 00e8 DAB2     		uxtb	r2, r3
 213 00ea FB68     		ldr	r3, [r7, #12]
 214 00ec 83F82120 		strb	r2, [r3, #33]
  73:../source/DAC.c **** 
  74:../source/DAC.c **** 			p2DAC->C1 &= ~DAC_C1_DACBFMD_MASK; //selecting the buffer work mode
 215              		.loc 2 74 0
 216 00f0 FB68     		ldr	r3, [r7, #12]
 217 00f2 93F82230 		ldrb	r3, [r3, #34]
 218 00f6 DBB2     		uxtb	r3, r3
 219 00f8 23F00603 		bic	r3, r3, #6
 220 00fc DAB2     		uxtb	r2, r3
 221 00fe FB68     		ldr	r3, [r7, #12]
 222 0100 83F82220 		strb	r2, [r3, #34]
  75:../source/DAC.c **** 			p2DAC->C1 |= DAC_C1_DACBFMD(DAC_BF_WORK_MODE_SELECTED);
 223              		.loc 2 75 0
 224 0104 FB68     		ldr	r3, [r7, #12]
 225 0106 93F82230 		ldrb	r3, [r3, #34]
 226 010a DAB2     		uxtb	r2, r3
 227 010c FB68     		ldr	r3, [r7, #12]
 228 010e 83F82220 		strb	r2, [r3, #34]
  76:../source/DAC.c **** 
  77:../source/DAC.c **** 			p2DAC->C1 &= ~DAC_C1_DACBFWM_MASK;				//selecting the water mark
 229              		.loc 2 77 0
 230 0112 FB68     		ldr	r3, [r7, #12]
 231 0114 93F82230 		ldrb	r3, [r3, #34]
 232 0118 DBB2     		uxtb	r3, r3
 233 011a 23F01803 		bic	r3, r3, #24
 234 011e DAB2     		uxtb	r2, r3
 235 0120 FB68     		ldr	r3, [r7, #12]
 236 0122 83F82220 		strb	r2, [r3, #34]
  78:../source/DAC.c **** 			p2DAC->C1 |= DAC_C1_DACBFWM(DAC_BF_WM_SELECTED);
 237              		.loc 2 78 0
 238 0126 FB68     		ldr	r3, [r7, #12]
 239 0128 93F82230 		ldrb	r3, [r3, #34]
 240 012c DBB2     		uxtb	r3, r3
 241 012e 43F00803 		orr	r3, r3, #8
 242 0132 DAB2     		uxtb	r2, r3
 243 0134 FB68     		ldr	r3, [r7, #12]
 244 0136 83F82220 		strb	r2, [r3, #34]
  79:../source/DAC.c **** 
  80:../source/DAC.c **** 			p2DAC->C1 |= DAC_C1_DACBFEN(1);   //enable DAC buffer
 245              		.loc 2 80 0
 246 013a FB68     		ldr	r3, [r7, #12]
 247 013c 93F82230 		ldrb	r3, [r3, #34]
 248 0140 DBB2     		uxtb	r3, r3
 249 0142 43F00103 		orr	r3, r3, #1
 250 0146 DAB2     		uxtb	r2, r3
 251 0148 FB68     		ldr	r3, [r7, #12]
 252 014a 83F82220 		strb	r2, [r3, #34]
  81:../source/DAC.c **** 
  82:../source/DAC.c **** 			p2DAC->C2 &= ~DAC_C2_DACBFUP_MASK; //selecting DAC buffer size
 253              		.loc 2 82 0
 254 014e FB68     		ldr	r3, [r7, #12]
 255 0150 93F82330 		ldrb	r3, [r3, #35]
 256 0154 DBB2     		uxtb	r3, r3
 257 0156 23F00F03 		bic	r3, r3, #15
 258 015a DAB2     		uxtb	r2, r3
 259 015c FB68     		ldr	r3, [r7, #12]
 260 015e 83F82320 		strb	r2, [r3, #35]
  83:../source/DAC.c **** 			p2DAC->C2 |= DAC_C2_DACBFUP(DAC_BUFFER_SIZE - 1);
 261              		.loc 2 83 0
 262 0162 FB68     		ldr	r3, [r7, #12]
 263 0164 93F82330 		ldrb	r3, [r3, #35]
 264 0168 DBB2     		uxtb	r3, r3
 265 016a 43F00F03 		orr	r3, r3, #15
 266 016e DAB2     		uxtb	r2, r3
 267 0170 FB68     		ldr	r3, [r7, #12]
 268 0172 83F82320 		strb	r2, [r3, #35]
  84:../source/DAC.c **** 			NVIC_EnableIRQ(DAC0_IRQn);
 269              		.loc 2 84 0
 270 0176 3820     		movs	r0, #56
 271 0178 FFF7FEFF 		bl	NVIC_EnableIRQ
 272              	.L10:
  85:../source/DAC.c **** 
  86:../source/DAC.c **** 
  87:../source/DAC.c **** 		}
  88:../source/DAC.c **** 		//...
  89:../source/DAC.c **** 	}
  90:../source/DAC.c **** }
 273              		.loc 2 90 0
 274 017c 00BF     		nop
 275 017e 1037     		adds	r7, r7, #16
 276              		.cfi_def_cfa_offset 8
 277 0180 BD46     		mov	sp, r7
 278              		.cfi_def_cfa_register 13
 279              		@ sp needed
 280 0182 80BD     		pop	{r7, pc}
 281              	.L12:
 282              		.align	2
 283              	.L11:
 284 0184 00000000 		.word	arrayP2DAC
 285 0188 00000000 		.word	DAC0callback
 286              		.cfi_endproc
 287              	.LFE123:
 289              		.section	.text.writeDACvalue,"ax",%progbits
 290              		.align	1
 291              		.global	writeDACvalue
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu fpv4-sp-d16
 297              	writeDACvalue:
 298              	.LFB124:
  91:../source/DAC.c **** 
  92:../source/DAC.c **** void writeDACvalue(DACids id, int bufferIndex, float value)
  93:../source/DAC.c **** {
 299              		.loc 2 93 0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 32
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304 0000 80B4     		push	{r7}
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 7, -4
 307 0002 89B0     		sub	sp, sp, #36
 308              		.cfi_def_cfa_offset 40
 309 0004 00AF     		add	r7, sp, #0
 310              		.cfi_def_cfa_register 7
 311 0006 0346     		mov	r3, r0
 312 0008 B960     		str	r1, [r7, #8]
 313 000a 87ED010A 		vstr.32	s0, [r7, #4]
 314 000e FB73     		strb	r3, [r7, #15]
  94:../source/DAC.c **** 	//assuming that the DACbuffer is not enable, so
  95:../source/DAC.c **** 	//writing directly to DACdata register...
  96:../source/DAC.c **** 
  97:../source/DAC.c **** 	//Vo = Vin*(1+DATA[11:0])/4096 --> DATA[11:0] = ((Vo/Vin)*4096)-1
  98:../source/DAC.c **** 	float Vin = VIN_SELECTED;
 315              		.loc 2 98 0
 316 0010 1F4B     		ldr	r3, .L16
 317 0012 FB61     		str	r3, [r7, #28]	@ float
  99:../source/DAC.c **** 	uint16_t DACdataAux = (uint16_t) ((value/Vin)*(float)(4096.0)) - (float)(1.0);
 318              		.loc 2 99 0
 319 0014 D7ED016A 		vldr.32	s13, [r7, #4]
 320 0018 97ED077A 		vldr.32	s14, [r7, #28]
 321 001c C6EE877A 		vdiv.f32	s15, s13, s14
 322 0020 9FED1C7A 		vldr.32	s14, .L16+4
 323 0024 67EE877A 		vmul.f32	s15, s15, s14
 324 0028 FCEEE77A 		vcvt.u32.f32	s15, s15
 325 002c 17EE903A 		vmov	r3, s15	@ int
 326 0030 9BB2     		uxth	r3, r3
 327 0032 07EE903A 		vmov	s15, r3	@ int
 328 0036 F8EEE77A 		vcvt.f32.s32	s15, s15
 329 003a B7EE007A 		vmov.f32	s14, #1.0e+0
 330 003e 77EEC77A 		vsub.f32	s15, s15, s14
 331 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 332 0046 17EE903A 		vmov	r3, s15	@ int
 333 004a 7B83     		strh	r3, [r7, #26]	@ movhi
 100:../source/DAC.c **** 	DAC_Type * p2DAC;
 101:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 334              		.loc 2 101 0
 335 004c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 336 004e 012B     		cmp	r3, #1
 337 0050 17D8     		bhi	.L15
 102:../source/DAC.c **** 	{
 103:../source/DAC.c **** 		//p2DAC->DAT[0].DATL &= ~DAC_DATL_DATA0_MASK;
 104:../source/DAC.c **** 		//p2DAC->DAT[0].DATL &= ~DAC_DATL_DATA0_MASK;
 105:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 338              		.loc 2 105 0
 339 0052 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 340 0054 104A     		ldr	r2, .L16+8
 341 0056 52F82330 		ldr	r3, [r2, r3, lsl #2]
 342 005a 7B61     		str	r3, [r7, #20]
 106:../source/DAC.c **** 		p2DAC->DAT[bufferIndex].DATL = DAC_DATL_DATA0(DACdataAux);
 343              		.loc 2 106 0
 344 005c 7B8B     		ldrh	r3, [r7, #26]	@ movhi
 345 005e D9B2     		uxtb	r1, r3
 346 0060 7B69     		ldr	r3, [r7, #20]
 347 0062 BA68     		ldr	r2, [r7, #8]
 348 0064 03F81210 		strb	r1, [r3, r2, lsl #1]
 107:../source/DAC.c **** 		p2DAC->DAT[bufferIndex].DATH = DAC_DATH_DATA1(DACdataAux >> 8);
 349              		.loc 2 107 0
 350 0068 7B8B     		ldrh	r3, [r7, #26]
 351 006a 1B0A     		lsrs	r3, r3, #8
 352 006c 9BB2     		uxth	r3, r3
 353 006e DBB2     		uxtb	r3, r3
 354 0070 03F00F03 		and	r3, r3, #15
 355 0074 D9B2     		uxtb	r1, r3
 356 0076 7A69     		ldr	r2, [r7, #20]
 357 0078 BB68     		ldr	r3, [r7, #8]
 358 007a 5B00     		lsls	r3, r3, #1
 359 007c 1344     		add	r3, r3, r2
 360 007e 0A46     		mov	r2, r1
 361 0080 5A70     		strb	r2, [r3, #1]
 362              	.L15:
 108:../source/DAC.c **** 	}
 109:../source/DAC.c **** }
 363              		.loc 2 109 0
 364 0082 00BF     		nop
 365 0084 2437     		adds	r7, r7, #36
 366              		.cfi_def_cfa_offset 4
 367 0086 BD46     		mov	sp, r7
 368              		.cfi_def_cfa_register 13
 369              		@ sp needed
 370 0088 5DF8047B 		ldr	r7, [sp], #4
 371              		.cfi_restore 7
 372              		.cfi_def_cfa_offset 0
 373 008c 7047     		bx	lr
 374              	.L17:
 375 008e 00BF     		.align	2
 376              	.L16:
 377 0090 33335340 		.word	1079194419
 378 0094 00008045 		.word	1166016512
 379 0098 00000000 		.word	arrayP2DAC
 380              		.cfi_endproc
 381              	.LFE124:
 383              		.section	.text.writeDACdata,"ax",%progbits
 384              		.align	1
 385              		.global	writeDACdata
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	writeDACdata:
 392              	.LFB125:
 110:../source/DAC.c **** 
 111:../source/DAC.c **** void writeDACdata(DACids id, int bufferIndex, int data)
 112:../source/DAC.c **** {
 393              		.loc 2 112 0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 24
 396              		@ frame_needed = 1, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398 0000 80B4     		push	{r7}
 399              		.cfi_def_cfa_offset 4
 400              		.cfi_offset 7, -4
 401 0002 87B0     		sub	sp, sp, #28
 402              		.cfi_def_cfa_offset 32
 403 0004 00AF     		add	r7, sp, #0
 404              		.cfi_def_cfa_register 7
 405 0006 0346     		mov	r3, r0
 406 0008 B960     		str	r1, [r7, #8]
 407 000a 7A60     		str	r2, [r7, #4]
 408 000c FB73     		strb	r3, [r7, #15]
 113:../source/DAC.c **** 	DAC_Type * p2DAC;
 114:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 409              		.loc 2 114 0
 410 000e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 411 0010 012B     		cmp	r3, #1
 412 0012 18D8     		bhi	.L20
 115:../source/DAC.c **** 	{
 116:../source/DAC.c **** 		//p2DAC->DAT[0].DATL &= ~DAC_DATL_DATA0_MASK;
 117:../source/DAC.c **** 		//p2DAC->DAT[0].DATL &= ~DAC_DATL_DATA0_MASK;
 118:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 413              		.loc 2 118 0
 414 0014 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 415 0016 0F4A     		ldr	r2, .L21
 416 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 417 001c 7B61     		str	r3, [r7, #20]
 119:../source/DAC.c **** 		p2DAC->DAT[bufferIndex].DATL = DAC_DATL_DATA0((uint16_t)data);
 418              		.loc 2 119 0
 419 001e 7B68     		ldr	r3, [r7, #4]
 420 0020 D9B2     		uxtb	r1, r3
 421 0022 7B69     		ldr	r3, [r7, #20]
 422 0024 BA68     		ldr	r2, [r7, #8]
 423 0026 03F81210 		strb	r1, [r3, r2, lsl #1]
 120:../source/DAC.c **** 		p2DAC->DAT[bufferIndex].DATH = DAC_DATH_DATA1(((uint16_t)data) >> 8);
 424              		.loc 2 120 0
 425 002a 7B68     		ldr	r3, [r7, #4]
 426 002c 9BB2     		uxth	r3, r3
 427 002e 1B0A     		lsrs	r3, r3, #8
 428 0030 9BB2     		uxth	r3, r3
 429 0032 DBB2     		uxtb	r3, r3
 430 0034 03F00F03 		and	r3, r3, #15
 431 0038 D9B2     		uxtb	r1, r3
 432 003a 7A69     		ldr	r2, [r7, #20]
 433 003c BB68     		ldr	r3, [r7, #8]
 434 003e 5B00     		lsls	r3, r3, #1
 435 0040 1344     		add	r3, r3, r2
 436 0042 0A46     		mov	r2, r1
 437 0044 5A70     		strb	r2, [r3, #1]
 438              	.L20:
 121:../source/DAC.c **** 	}
 122:../source/DAC.c **** }
 439              		.loc 2 122 0
 440 0046 00BF     		nop
 441 0048 1C37     		adds	r7, r7, #28
 442              		.cfi_def_cfa_offset 4
 443 004a BD46     		mov	sp, r7
 444              		.cfi_def_cfa_register 13
 445              		@ sp needed
 446 004c 5DF8047B 		ldr	r7, [sp], #4
 447              		.cfi_restore 7
 448              		.cfi_def_cfa_offset 0
 449 0050 7047     		bx	lr
 450              	.L22:
 451 0052 00BF     		.align	2
 452              	.L21:
 453 0054 00000000 		.word	arrayP2DAC
 454              		.cfi_endproc
 455              	.LFE125:
 457              		.section	.text.shapeValue2DACdata,"ax",%progbits
 458              		.align	1
 459              		.global	shapeValue2DACdata
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 463              		.fpu fpv4-sp-d16
 465              	shapeValue2DACdata:
 466              	.LFB126:
 123:../source/DAC.c **** 
 124:../source/DAC.c **** int shapeValue2DACdata(float value)
 125:../source/DAC.c **** {
 467              		.loc 2 125 0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 16
 470              		@ frame_needed = 1, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 0000 80B4     		push	{r7}
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 7, -4
 475 0002 85B0     		sub	sp, sp, #20
 476              		.cfi_def_cfa_offset 24
 477 0004 00AF     		add	r7, sp, #0
 478              		.cfi_def_cfa_register 7
 479 0006 87ED010A 		vstr.32	s0, [r7, #4]
 126:../source/DAC.c **** 	float Vin = VIN_SELECTED;
 480              		.loc 2 126 0
 481 000a 144B     		ldr	r3, .L25
 482 000c FB60     		str	r3, [r7, #12]	@ float
 127:../source/DAC.c **** 	int ret = (int)((uint16_t) ((value)*(float)(4096.0)/Vin) - (float)(1.0));
 483              		.loc 2 127 0
 484 000e D7ED017A 		vldr.32	s15, [r7, #4]
 485 0012 9FED137A 		vldr.32	s14, .L25+4
 486 0016 67EE876A 		vmul.f32	s13, s15, s14
 487 001a 97ED037A 		vldr.32	s14, [r7, #12]
 488 001e C6EE877A 		vdiv.f32	s15, s13, s14
 489 0022 FCEEE77A 		vcvt.u32.f32	s15, s15
 490 0026 17EE903A 		vmov	r3, s15	@ int
 491 002a 9BB2     		uxth	r3, r3
 492 002c 07EE903A 		vmov	s15, r3	@ int
 493 0030 F8EEE77A 		vcvt.f32.s32	s15, s15
 494 0034 B7EE007A 		vmov.f32	s14, #1.0e+0
 495 0038 77EEC77A 		vsub.f32	s15, s15, s14
 496 003c FDEEE77A 		vcvt.s32.f32	s15, s15
 497 0040 17EE903A 		vmov	r3, s15	@ int
 498 0044 BB60     		str	r3, [r7, #8]
 128:../source/DAC.c **** 	ret = (ret >= 0)? ret : 0;
 499              		.loc 2 128 0
 500 0046 BB68     		ldr	r3, [r7, #8]
 501 0048 23EAE373 		bic	r3, r3, r3, asr #31
 502 004c BB60     		str	r3, [r7, #8]
 129:../source/DAC.c **** 	return ret;
 503              		.loc 2 129 0
 504 004e BB68     		ldr	r3, [r7, #8]
 130:../source/DAC.c **** }
 505              		.loc 2 130 0
 506 0050 1846     		mov	r0, r3
 507 0052 1437     		adds	r7, r7, #20
 508              		.cfi_def_cfa_offset 4
 509 0054 BD46     		mov	sp, r7
 510              		.cfi_def_cfa_register 13
 511              		@ sp needed
 512 0056 5DF8047B 		ldr	r7, [sp], #4
 513              		.cfi_restore 7
 514              		.cfi_def_cfa_offset 0
 515 005a 7047     		bx	lr
 516              	.L26:
 517              		.align	2
 518              	.L25:
 519 005c 33335340 		.word	1079194419
 520 0060 00008045 		.word	1166016512
 521              		.cfi_endproc
 522              	.LFE126:
 524              		.section	.text.DACclockGating,"ax",%progbits
 525              		.align	1
 526              		.global	DACclockGating
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu fpv4-sp-d16
 532              	DACclockGating:
 533              	.LFB127:
 131:../source/DAC.c **** 
 132:../source/DAC.c **** void DACclockGating(void)
 133:../source/DAC.c **** {
 534              		.loc 2 133 0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 1, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 539 0000 80B4     		push	{r7}
 540              		.cfi_def_cfa_offset 4
 541              		.cfi_offset 7, -4
 542 0002 00AF     		add	r7, sp, #0
 543              		.cfi_def_cfa_register 7
 134:../source/DAC.c **** 	SIM->SCGC2 |= SIM_SCGC2_DAC0_MASK;
 544              		.loc 2 134 0
 545 0004 144B     		ldr	r3, .L28
 546 0006 03F58153 		add	r3, r3, #4128
 547 000a 0C33     		adds	r3, r3, #12
 548 000c 1B68     		ldr	r3, [r3]
 549 000e 1249     		ldr	r1, .L28
 550 0010 43F48052 		orr	r2, r3, #4096
 551 0014 01F58153 		add	r3, r1, #4128
 552 0018 0C33     		adds	r3, r3, #12
 553 001a 1A60     		str	r2, [r3]
 135:../source/DAC.c **** 	SIM->SCGC6 |= SIM_SCGC6_DAC0_MASK;
 554              		.loc 2 135 0
 555 001c 0E4B     		ldr	r3, .L28
 556 001e 03F58153 		add	r3, r3, #4128
 557 0022 1C33     		adds	r3, r3, #28
 558 0024 1B68     		ldr	r3, [r3]
 559 0026 0C49     		ldr	r1, .L28
 560 0028 43F00042 		orr	r2, r3, #-2147483648
 561 002c 01F58153 		add	r3, r1, #4128
 562 0030 1C33     		adds	r3, r3, #28
 563 0032 1A60     		str	r2, [r3]
 136:../source/DAC.c **** 
 137:../source/DAC.c **** 	SIM->SCGC2 |= SIM_SCGC2_DAC1_MASK;
 564              		.loc 2 137 0
 565 0034 084B     		ldr	r3, .L28
 566 0036 03F58153 		add	r3, r3, #4128
 567 003a 0C33     		adds	r3, r3, #12
 568 003c 1B68     		ldr	r3, [r3]
 569 003e 0649     		ldr	r1, .L28
 570 0040 43F40052 		orr	r2, r3, #8192
 571 0044 01F58153 		add	r3, r1, #4128
 572 0048 0C33     		adds	r3, r3, #12
 573 004a 1A60     		str	r2, [r3]
 138:../source/DAC.c **** }
 574              		.loc 2 138 0
 575 004c 00BF     		nop
 576 004e BD46     		mov	sp, r7
 577              		.cfi_def_cfa_register 13
 578              		@ sp needed
 579 0050 5DF8047B 		ldr	r7, [sp], #4
 580              		.cfi_restore 7
 581              		.cfi_def_cfa_offset 0
 582 0054 7047     		bx	lr
 583              	.L29:
 584 0056 00BF     		.align	2
 585              	.L28:
 586 0058 00700440 		.word	1074032640
 587              		.cfi_endproc
 588              	.LFE127:
 590              		.section	.text.updateSoftwareTrigger,"ax",%progbits
 591              		.align	1
 592              		.global	updateSoftwareTrigger
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 596              		.fpu fpv4-sp-d16
 598              	updateSoftwareTrigger:
 599              	.LFB128:
 139:../source/DAC.c **** 
 140:../source/DAC.c **** void updateSoftwareTrigger(DACids id)
 141:../source/DAC.c **** {
 600              		.loc 2 141 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 16
 603              		@ frame_needed = 1, uses_anonymous_args = 0
 604              		@ link register save eliminated.
 605 0000 80B4     		push	{r7}
 606              		.cfi_def_cfa_offset 4
 607              		.cfi_offset 7, -4
 608 0002 85B0     		sub	sp, sp, #20
 609              		.cfi_def_cfa_offset 24
 610 0004 00AF     		add	r7, sp, #0
 611              		.cfi_def_cfa_register 7
 612 0006 0346     		mov	r3, r0
 613 0008 FB71     		strb	r3, [r7, #7]
 142:../source/DAC.c **** 	DAC_Type * p2DAC;
 143:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 614              		.loc 2 143 0
 615 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 616 000c 012B     		cmp	r3, #1
 617 000e 0ED8     		bhi	.L32
 144:../source/DAC.c **** 	{
 145:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 618              		.loc 2 145 0
 619 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 620 0012 0A4A     		ldr	r2, .L33
 621 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 622 0018 FB60     		str	r3, [r7, #12]
 146:../source/DAC.c **** 		p2DAC->C0 |= DAC_C0_DACSWTRG(1);
 623              		.loc 2 146 0
 624 001a FB68     		ldr	r3, [r7, #12]
 625 001c 93F82130 		ldrb	r3, [r3, #33]
 626 0020 DBB2     		uxtb	r3, r3
 627 0022 43F01003 		orr	r3, r3, #16
 628 0026 DAB2     		uxtb	r2, r3
 629 0028 FB68     		ldr	r3, [r7, #12]
 630 002a 83F82120 		strb	r2, [r3, #33]
 631              	.L32:
 147:../source/DAC.c **** 	}
 148:../source/DAC.c **** }
 632              		.loc 2 148 0
 633 002e 00BF     		nop
 634 0030 1437     		adds	r7, r7, #20
 635              		.cfi_def_cfa_offset 4
 636 0032 BD46     		mov	sp, r7
 637              		.cfi_def_cfa_register 13
 638              		@ sp needed
 639 0034 5DF8047B 		ldr	r7, [sp], #4
 640              		.cfi_restore 7
 641              		.cfi_def_cfa_offset 0
 642 0038 7047     		bx	lr
 643              	.L34:
 644 003a 00BF     		.align	2
 645              	.L33:
 646 003c 00000000 		.word	arrayP2DAC
 647              		.cfi_endproc
 648              	.LFE128:
 650              		.section	.text.DACgetBFreadPointer,"ax",%progbits
 651              		.align	1
 652              		.global	DACgetBFreadPointer
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv4-sp-d16
 658              	DACgetBFreadPointer:
 659              	.LFB129:
 149:../source/DAC.c **** 
 150:../source/DAC.c **** int DACgetBFreadPointer(DACids id)
 151:../source/DAC.c **** {
 660              		.loc 2 151 0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 16
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 665 0000 80B4     		push	{r7}
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 7, -4
 668 0002 85B0     		sub	sp, sp, #20
 669              		.cfi_def_cfa_offset 24
 670 0004 00AF     		add	r7, sp, #0
 671              		.cfi_def_cfa_register 7
 672 0006 0346     		mov	r3, r0
 673 0008 FB71     		strb	r3, [r7, #7]
 152:../source/DAC.c **** 	DAC_Type * p2DAC;
 153:../source/DAC.c **** 	uint8_t ret = 0;
 674              		.loc 2 153 0
 675 000a 0023     		movs	r3, #0
 676 000c FB73     		strb	r3, [r7, #15]
 154:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 677              		.loc 2 154 0
 678 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 679 0010 012B     		cmp	r3, #1
 680 0012 0DD8     		bhi	.L36
 155:../source/DAC.c **** 	{
 156:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 681              		.loc 2 156 0
 682 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 683 0016 0A4A     		ldr	r2, .L38
 684 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 685 001c BB60     		str	r3, [r7, #8]
 157:../source/DAC.c **** 		ret = ((p2DAC->C2 & DAC_C2_DACBFRP_MASK) >> DAC_C2_DACBFRP_SHIFT);
 686              		.loc 2 157 0
 687 001e BB68     		ldr	r3, [r7, #8]
 688 0020 93F82330 		ldrb	r3, [r3, #35]
 689 0024 DBB2     		uxtb	r3, r3
 690 0026 1B09     		lsrs	r3, r3, #4
 691 0028 DBB2     		uxtb	r3, r3
 692 002a 03F00F03 		and	r3, r3, #15
 693 002e FB73     		strb	r3, [r7, #15]
 694              	.L36:
 158:../source/DAC.c **** 	}
 159:../source/DAC.c **** 	return (int) ret;
 695              		.loc 2 159 0
 696 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 160:../source/DAC.c **** }
 697              		.loc 2 160 0
 698 0032 1846     		mov	r0, r3
 699 0034 1437     		adds	r7, r7, #20
 700              		.cfi_def_cfa_offset 4
 701 0036 BD46     		mov	sp, r7
 702              		.cfi_def_cfa_register 13
 703              		@ sp needed
 704 0038 5DF8047B 		ldr	r7, [sp], #4
 705              		.cfi_restore 7
 706              		.cfi_def_cfa_offset 0
 707 003c 7047     		bx	lr
 708              	.L39:
 709 003e 00BF     		.align	2
 710              	.L38:
 711 0040 00000000 		.word	arrayP2DAC
 712              		.cfi_endproc
 713              	.LFE129:
 715              		.section	.text.DACincBFreadPointer,"ax",%progbits
 716              		.align	1
 717              		.global	DACincBFreadPointer
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu fpv4-sp-d16
 723              	DACincBFreadPointer:
 724              	.LFB130:
 161:../source/DAC.c **** void DACincBFreadPointer(DACids id)
 162:../source/DAC.c **** {
 725              		.loc 2 162 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 16
 728              		@ frame_needed = 1, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730 0000 80B4     		push	{r7}
 731              		.cfi_def_cfa_offset 4
 732              		.cfi_offset 7, -4
 733 0002 85B0     		sub	sp, sp, #20
 734              		.cfi_def_cfa_offset 24
 735 0004 00AF     		add	r7, sp, #0
 736              		.cfi_def_cfa_register 7
 737 0006 0346     		mov	r3, r0
 738 0008 FB71     		strb	r3, [r7, #7]
 163:../source/DAC.c **** 	DAC_Type * p2DAC;
 164:../source/DAC.c **** 	uint8_t aux = 0;
 739              		.loc 2 164 0
 740 000a 0023     		movs	r3, #0
 741 000c FB73     		strb	r3, [r7, #15]
 165:../source/DAC.c **** 	if(IS_VALID_ID_DAC(id))
 742              		.loc 2 165 0
 743 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 744 0010 012B     		cmp	r3, #1
 745 0012 25D8     		bhi	.L42
 166:../source/DAC.c **** 	{
 167:../source/DAC.c **** 		p2DAC = arrayP2DAC[id];
 746              		.loc 2 167 0
 747 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 748 0016 154A     		ldr	r2, .L43
 749 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 750 001c BB60     		str	r3, [r7, #8]
 168:../source/DAC.c **** 		aux = ((p2DAC->C2 & DAC_C2_DACBFRP_MASK) >> DAC_C2_DACBFRP_SHIFT);  //read and save the previous.
 751              		.loc 2 168 0
 752 001e BB68     		ldr	r3, [r7, #8]
 753 0020 93F82330 		ldrb	r3, [r3, #35]
 754 0024 DBB2     		uxtb	r3, r3
 755 0026 1B09     		lsrs	r3, r3, #4
 756 0028 DBB2     		uxtb	r3, r3
 757 002a 03F00F03 		and	r3, r3, #15
 758 002e FB73     		strb	r3, [r7, #15]
 169:../source/DAC.c **** 		p2DAC->C2 &= ~DAC_C2_DACBFRP_MASK;  //clear read pointer.
 759              		.loc 2 169 0
 760 0030 BB68     		ldr	r3, [r7, #8]
 761 0032 93F82330 		ldrb	r3, [r3, #35]
 762 0036 DBB2     		uxtb	r3, r3
 763 0038 03F00F03 		and	r3, r3, #15
 764 003c DAB2     		uxtb	r2, r3
 765 003e BB68     		ldr	r3, [r7, #8]
 766 0040 83F82320 		strb	r2, [r3, #35]
 170:../source/DAC.c **** 		p2DAC->C2 |= DAC_C2_DACBFRP(aux+1);  //write new value (previous value incremented by one).
 767              		.loc 2 170 0
 768 0044 BB68     		ldr	r3, [r7, #8]
 769 0046 93F82330 		ldrb	r3, [r3, #35]
 770 004a DAB2     		uxtb	r2, r3
 771 004c FB7B     		ldrb	r3, [r7, #15]
 772 004e 0133     		adds	r3, r3, #1
 773 0050 DBB2     		uxtb	r3, r3
 774 0052 1B01     		lsls	r3, r3, #4
 775 0054 DBB2     		uxtb	r3, r3
 776 0056 1343     		orrs	r3, r3, r2
 777 0058 DAB2     		uxtb	r2, r3
 778 005a BB68     		ldr	r3, [r7, #8]
 779 005c 83F82320 		strb	r2, [r3, #35]
 780              	.L42:
 171:../source/DAC.c **** 	}
 172:../source/DAC.c **** }
 781              		.loc 2 172 0
 782 0060 00BF     		nop
 783 0062 1437     		adds	r7, r7, #20
 784              		.cfi_def_cfa_offset 4
 785 0064 BD46     		mov	sp, r7
 786              		.cfi_def_cfa_register 13
 787              		@ sp needed
 788 0066 5DF8047B 		ldr	r7, [sp], #4
 789              		.cfi_restore 7
 790              		.cfi_def_cfa_offset 0
 791 006a 7047     		bx	lr
 792              	.L44:
 793              		.align	2
 794              	.L43:
 795 006c 00000000 		.word	arrayP2DAC
 796              		.cfi_endproc
 797              	.LFE130:
 799              		.section	.text.DAC0_IRQHandler,"ax",%progbits
 800              		.align	1
 801              		.global	DAC0_IRQHandler
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 805              		.fpu fpv4-sp-d16
 807              	DAC0_IRQHandler:
 808              	.LFB131:
 173:../source/DAC.c **** 
 174:../source/DAC.c **** void DAC0_IRQHandler(void)
 175:../source/DAC.c **** {
 809              		.loc 2 175 0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 1, uses_anonymous_args = 0
 813 0000 80B5     		push	{r7, lr}
 814              		.cfi_def_cfa_offset 8
 815              		.cfi_offset 7, -8
 816              		.cfi_offset 14, -4
 817 0002 00AF     		add	r7, sp, #0
 818              		.cfi_def_cfa_register 7
 176:../source/DAC.c **** 	if(DAC0->SR & DAC_SR_DACBFWMF_MASK)
 819              		.loc 2 176 0
 820 0004 174B     		ldr	r3, .L49
 821 0006 93F82030 		ldrb	r3, [r3, #32]
 822 000a DBB2     		uxtb	r3, r3
 823 000c 03F00403 		and	r3, r3, #4
 824 0010 002B     		cmp	r3, #0
 825 0012 0ED0     		beq	.L46
 177:../source/DAC.c **** 	{
 178:../source/DAC.c **** 		DAC0callback(DAC_WM_RP_EV);
 826              		.loc 2 178 0
 827 0014 144B     		ldr	r3, .L49+4
 828 0016 1B68     		ldr	r3, [r3]
 829 0018 0020     		movs	r0, #0
 830 001a 9847     		blx	r3
 831              	.LVL0:
 179:../source/DAC.c **** 		DAC0->SR &= ~DAC_SR_DACBFWMF_MASK;
 832              		.loc 2 179 0
 833 001c 114B     		ldr	r3, .L49
 834 001e 93F82030 		ldrb	r3, [r3, #32]
 835 0022 DBB2     		uxtb	r3, r3
 836 0024 0F4A     		ldr	r2, .L49
 837 0026 23F00403 		bic	r3, r3, #4
 838 002a DBB2     		uxtb	r3, r3
 839 002c 82F82030 		strb	r3, [r2, #32]
 180:../source/DAC.c **** 	}
 181:../source/DAC.c **** 	else if(DAC0->SR & DAC_SR_DACBFRPTF_MASK)
 182:../source/DAC.c **** 	{
 183:../source/DAC.c **** 		DAC0callback(DAC_RESET_RP_EV);
 184:../source/DAC.c **** 		DAC0->SR &= ~DAC_SR_DACBFRPTF_MASK;
 185:../source/DAC.c **** 	}
 186:../source/DAC.c **** 
 187:../source/DAC.c **** }
 840              		.loc 2 187 0
 841 0030 15E0     		b	.L48
 842              	.L46:
 181:../source/DAC.c **** 	{
 843              		.loc 2 181 0
 844 0032 0C4B     		ldr	r3, .L49
 845 0034 93F82030 		ldrb	r3, [r3, #32]
 846 0038 DBB2     		uxtb	r3, r3
 847 003a 03F00203 		and	r3, r3, #2
 848 003e 002B     		cmp	r3, #0
 849 0040 0DD0     		beq	.L48
 183:../source/DAC.c **** 		DAC0->SR &= ~DAC_SR_DACBFRPTF_MASK;
 850              		.loc 2 183 0
 851 0042 094B     		ldr	r3, .L49+4
 852 0044 1B68     		ldr	r3, [r3]
 853 0046 0120     		movs	r0, #1
 854 0048 9847     		blx	r3
 855              	.LVL1:
 184:../source/DAC.c **** 	}
 856              		.loc 2 184 0
 857 004a 064B     		ldr	r3, .L49
 858 004c 93F82030 		ldrb	r3, [r3, #32]
 859 0050 DBB2     		uxtb	r3, r3
 860 0052 044A     		ldr	r2, .L49
 861 0054 23F00203 		bic	r3, r3, #2
 862 0058 DBB2     		uxtb	r3, r3
 863 005a 82F82030 		strb	r3, [r2, #32]
 864              	.L48:
 865              		.loc 2 187 0
 866 005e 00BF     		nop
 867 0060 80BD     		pop	{r7, pc}
 868              	.L50:
 869 0062 00BF     		.align	2
 870              	.L49:
 871 0064 00C00C40 		.word	1074577408
 872 0068 00000000 		.word	DAC0callback
 873              		.cfi_endproc
 874              	.LFE131:
 876              		.text
 877              	.Letext0:
 878              		.file 3 "../source/DAC.h"
 879              		.file 4 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\sys\\libconfig-arm.h"
 880              		.file 5 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\stdint.h"
 881              		.file 6 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/MK64F12.h"
 882              		.file 7 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/system_MK64F12
DEFINED SYMBOLS
                            *ABS*:00000000 DAC.c
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:18     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:64     .text.NVIC_EnableIRQ:00000030 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:73     .data.arrayP2DAC:00000000 arrayP2DAC
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:70     .data.arrayP2DAC:00000000 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:81     .bss.DAC0callback:00000000 DAC0callback
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:78     .bss.DAC0callback:00000000 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:84     .text.DACinit:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:91     .text.DACinit:00000000 DACinit
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:532    .text.DACclockGating:00000000 DACclockGating
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:284    .text.DACinit:00000184 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:290    .text.writeDACvalue:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:297    .text.writeDACvalue:00000000 writeDACvalue
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:377    .text.writeDACvalue:00000090 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:384    .text.writeDACdata:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:391    .text.writeDACdata:00000000 writeDACdata
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:453    .text.writeDACdata:00000054 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:458    .text.shapeValue2DACdata:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:465    .text.shapeValue2DACdata:00000000 shapeValue2DACdata
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:519    .text.shapeValue2DACdata:0000005c $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:525    .text.DACclockGating:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:586    .text.DACclockGating:00000058 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:591    .text.updateSoftwareTrigger:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:598    .text.updateSoftwareTrigger:00000000 updateSoftwareTrigger
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:646    .text.updateSoftwareTrigger:0000003c $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:651    .text.DACgetBFreadPointer:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:658    .text.DACgetBFreadPointer:00000000 DACgetBFreadPointer
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:711    .text.DACgetBFreadPointer:00000040 $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:716    .text.DACincBFreadPointer:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:723    .text.DACincBFreadPointer:00000000 DACincBFreadPointer
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:795    .text.DACincBFreadPointer:0000006c $d
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:800    .text.DAC0_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:807    .text.DAC0_IRQHandler:00000000 DAC0_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccaQxgnp.s:871    .text.DAC0_IRQHandler:00000064 $d
                           .group:00000000 wm4.0.33db8b643112917ec54934b4f2c2f387
                           .group:00000000 wm4.DAC.h.9.a0a8b96f131343e08c8609ae233571d2
                           .group:00000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:00000000 wm4.libconfigarm.h.18.1ad1d24f96d0dc8c4cf52dc19b0aa2c7
                           .group:00000000 wm4.stdint.h.30.079ac5d9930c76ab215c1ab68adcbe08
                           .group:00000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:00000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:00000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:00000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:00000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:00000000 wm4.gpio.h.31.2c1daf520f2f2f60b95a89a8b3fffa6e

NO UNDEFINED SYMBOLS
