// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CSRFile(
  input         clock,
                reset,
                io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_seip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [1:0]  io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [63:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [31:0] io_decode_0_inst,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_decode_0_fp_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_fp_csr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_rocc_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_read_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_write_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_write_flush,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_virtual_access_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_virtual_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_csr_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_rw_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_singleStep,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_cease,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_status_isa,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_status_dv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_status_v,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_tsr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_tw,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_tvm,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mprv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_status_fs,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_status_spp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_spie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_sie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_hstatus_spvp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_hstatus_spv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_hstatus_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_cease,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_gstatus_isa,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_gstatus_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_gstatus_dv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_gstatus_prv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_gstatus_v,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [22:0] io_gstatus_zero2,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_gstatus_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mbe,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_sbe,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_gstatus_sxl,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [7:0]  io_gstatus_zero1,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_gstatus_tsr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_tw,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_tvm,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_sum,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mprv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_gstatus_fs,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_vs,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_gstatus_spp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_ube,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_spie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_upie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_mie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_hie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_sie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_gstatus_uie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [3:0]  io_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [43:0] io_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [39:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [63:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [39:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_time,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [2:0]  io_fcsr_rm,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_fcsr_flags_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [4:0]  io_fcsr_flags_bits,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_rocc_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_interrupt_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_bp_0_control_action,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_bp_0_control_tmatch,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_bp_0_control_m,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_s,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_u,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [38:0] io_bp_0_address,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_inhibit_cycle,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [31:0] io_inst_0,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_trace_0_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [39:0] io_trace_0_iaddr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_trace_0_insn,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_trace_0_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_0_ren,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_0_wen,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_customCSRs_0_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_customCSRs_0_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_0_set,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [63:0] io_customCSRs_0_sdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_customCSRs_1_ren,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_1_wen,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_customCSRs_1_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_customCSRs_1_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_customCSRs_2_ren,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_2_wen,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_customCSRs_2_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_customCSRs_2_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_customCSRs_3_ren,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_customCSRs_3_wen,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_customCSRs_3_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_customCSRs_3_stall	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
);

  wire [63:0] _io_rw_rdata_WIRE;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
  wire        _io_singleStep_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:984:34]
  reg  [1:0]  reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_tsr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_tw;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_tvm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_sum;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mprv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg  [1:0]  reg_mstatus_fs;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_ebreaks;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_ebreaku;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg  [1:0]  reg_dcsr_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
  reg  [39:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20]
  reg  [63:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30]
  reg         reg_bp_0_control_dmode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg  [1:0]  reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_m;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_s;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_u;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg  [38:0] reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [63:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [63:0] reg_mideleg;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:18]
  wire [12:0] _GEN = reg_mideleg[13:1] & 13'h1111;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:429:50, :495:18, :496:38]
  wire [15:0] _GEN_0 = {2'h0, _GEN, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :429:50, :496:38, :662:27, :903:41, :931:50, :937:57]
  wire [63:0] _GEN_1 = {50'h0, _GEN, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :429:50, :496:38, :903:41, :931:50, :937:57]
  reg  [63:0] reg_medeleg;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:499:18]
  wire [63:0] _GEN_2 = {48'h0, reg_medeleg[15:0] & 16'hB15D};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :499:18, :500:38]
  reg         reg_mip_seip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20]
  reg         reg_mip_stip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20]
  reg         reg_mip_ssip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20]
  reg  [39:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21]
  reg  [63:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27]
  reg  [39:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22]
  reg  [63:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31]
  reg         reg_menvcfg_fiom;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:523:28]
  reg         reg_senvcfg_fiom;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:524:28]
  reg  [31:0] reg_mcounteren;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18]
  wire [31:0] _GEN_3 = {29'h0, reg_mcounteren[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18, :530:32]
  reg  [31:0] reg_scounteren;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:533:18]
  wire [31:0] _GEN_4 = {29'h0, reg_scounteren[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:530:32, :533:18, :534:38]
  reg         reg_hstatus_spvp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  reg         reg_hstatus_spv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  reg         reg_hstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  reg         reg_vsstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  reg         reg_vsstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  reg         reg_vsstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  reg  [39:0] reg_vsepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:22]
  reg  [39:0] reg_sepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21]
  reg  [63:0] reg_scause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:568:23]
  reg  [39:0] reg_stval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:22]
  reg  [63:0] reg_sscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:25]
  reg  [38:0] reg_stvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22]
  reg  [3:0]  reg_satp_mode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21]
  reg  [43:0] reg_satp_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54]
  reg  [4:0]  reg_fflags;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:23]
  reg  [2:0]  reg_frm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:576:20]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value = {large_0, small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value_1 = {large_1, small_1};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [15:0] read_mip = {2'h0, io_rocc_interrupt, 1'h0, io_interrupts_meip, 1'h0, reg_mip_seip | io_interrupts_seip, 1'h0, io_interrupts_mtip, 1'h0, reg_mip_stip, 1'h0, io_interrupts_msip, 1'h0, reg_mip_ssip, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :502:20, :598:57, :602:22, :662:27, :903:41, :931:50, :937:57]
  wire [15:0] _GEN_5 = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :602:22, :606:56]
  wire [15:0] m_interrupts = ~(reg_mstatus_prv[1]) | reg_mstatus_mie ? ~(~_GEN_5 | _GEN_0) : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :496:38, :606:56, :612:{25,51,62,83,85,105}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [15:0] s_interrupts = reg_mstatus_v | reg_mstatus_prv == 2'h0 | reg_mstatus_prv == 2'h1 & reg_mstatus_sie ? _GEN_5 & _GEN_0 : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :496:38, :606:56, :613:{25,68,78,98,110,151}, :662:27, :1043:44, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [29:0] _GEN_6 = {reg_pmp_0_addr[28:0], reg_pmp_0_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_7 = {reg_pmp_1_addr[28:0], reg_pmp_1_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_8 = {reg_pmp_2_addr[28:0], reg_pmp_2_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_9 = {reg_pmp_3_addr[28:0], reg_pmp_3_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_10 = {reg_pmp_4_addr[28:0], reg_pmp_4_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_11 = {reg_pmp_5_addr[28:0], reg_pmp_5_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_12 = {reg_pmp_6_addr[28:0], reg_pmp_6_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_13 = {reg_pmp_7_addr[28:0], reg_pmp_7_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  reg  [63:0] reg_misa;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25]
  wire [31:0] _read_mtvec_T_5 = reg_mtvec & {24'hFFFFFF, ~(reg_mtvec[0] ? 8'hFE : 8'h2)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :510:31, :1643:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:124:20, :166:{35,37,41}]
  wire [38:0] _read_stvec_T_5 = reg_stvec & {31'h7FFFFFFF, ~(reg_stvec[0] ? 8'hFE : 8'h2)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1590:23, :1643:{39,41}, generators/rocket-chip/src/main/scala/rocket/PMP.scala:58:16, generators/rocket-chip/src/main/scala/util/package.scala:166:{35,37,41}]
  wire [39:0] _io_evec_T_20 = ~reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1642:28]
  wire [1:0]  _GEN_14 = {~(reg_misa[2]), 1'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :640:25, :891:109, :986:37, :1642:{36,45}]
  wire [39:0] _GEN_15 = ~{_io_evec_T_20[39:2], _io_evec_T_20[1:0] | _GEN_14};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1642:{26,28,31,36}]
  wire [39:0] _io_evec_T_10 = ~reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1642:28]
  wire [39:0] _GEN_16 = ~{_io_evec_T_10[39:2], _io_evec_T_10[1:0] | _GEN_14};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1642:{26,28,31,36}]
  wire [39:0] _io_evec_T = ~reg_sepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21, :1642:28]
  wire [39:0] _GEN_17 = ~{_io_evec_T[39:2], _io_evec_T[1:0] | _GEN_14};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1642:{26,28,31,36}]
  reg  [63:0] reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
  wire        reg_custom_read = (|io_rw_cmd) & io_rw_addr == 12'h7C1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:{26,36,50}]
  wire        reg_custom_read_1 = (|io_rw_cmd) & io_rw_addr == 12'hF12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:{26,36,50}]
  wire        reg_custom_read_2 = (|io_rw_cmd) & io_rw_addr == 12'hF11;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:{26,36,50}]
  wire        reg_custom_read_3 = (|io_rw_cmd) & io_rw_addr == 12'hF13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:{26,36,50}]
  wire        _io_rw_stall_output = reg_custom_read_3 & io_customCSRs_3_stall | reg_custom_read_2 & io_customCSRs_2_stall | reg_custom_read_1 & io_customCSRs_1_stall | reg_custom_read & io_customCSRs_0_stall;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:36, :793:{16,33,47}]
  wire [11:0] decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [10:0] _decoded_decoded_T = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_2 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_4 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_decoded_T_6 = {decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_8 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_10 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_12 = {io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _decoded_decoded_T_14 = {io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_16 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_18 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_20 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_22 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_decoded_T_24 = {io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decoded_decoded_T_26 = {io_rw_addr[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_28 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_30 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_32 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_34 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_36 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_38 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_40 = {io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _decoded_decoded_T_42 = {io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_44 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_104 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_106 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_108 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_110 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_decoded_T_112 = {io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_114 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_118 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_120 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_122 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_124 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_126 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_128 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_130 = {decoded_decoded_invInputs[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_132 = {io_rw_addr[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_152 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_154 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_158 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_160 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_162 = {io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _decoded_decoded_T_164 = {io_rw_addr[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_166 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_168 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_292 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_294 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [63:0] _wdata_T_2 = (io_rw_cmd[1] ? _io_rw_rdata_WIRE : 64'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :1620:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :1620:{41,45,49,55}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _reg_bp_0_control_WIRE_1 = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:641:32, :861:31]
  wire [11:0] _GEN_18 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_18[0], _GEN_18[1], _GEN_18[2], _GEN_18[3], _GEN_18[4], _GEN_18[5], _GEN_18[6], _GEN_18[7], _GEN_18[8], _GEN_18[9], _GEN_18[10], _GEN_18[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_18[1], _GEN_18[2], _GEN_18[3], _GEN_18[4], _GEN_18[5], _GEN_18[6], _GEN_18[7], _GEN_18[8], _GEN_18[9], _GEN_18[10], _GEN_18[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_18[2], _GEN_18[3], _GEN_18[4], _GEN_18[5], _GEN_18[6], _GEN_18[7], io_rw_addr[8], _GEN_18[10], _GEN_18[11]}, &{io_rw_addr[10], _GEN_18[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [29:0] decoded_invInputs_1 = ~(io_decode_0_inst[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [9:0]  _decoded_T_20 = {io_decode_0_inst[22], decoded_invInputs_1[21], decoded_invInputs_1[22], decoded_invInputs_1[23], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[27], decoded_invInputs_1[28], decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0] _decoded_T_22 = {io_decode_0_inst[0], io_decode_0_inst[1], decoded_invInputs_1[0], decoded_invInputs_1[1], io_decode_0_inst[4], io_decode_0_inst[5], io_decode_0_inst[6], decoded_invInputs_1[5], decoded_invInputs_1[6], decoded_invInputs_1[7], io_decode_0_inst[25], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[27], decoded_invInputs_1[28], decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _decoded_orMatrixOutputs_T_10 = {&{io_decode_0_inst[0], decoded_invInputs_1[20], decoded_invInputs_1[21], decoded_invInputs_1[22], decoded_invInputs_1[23], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[28], decoded_invInputs_1[29]}, &{io_decode_0_inst[30], decoded_invInputs_1[29]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire        is_counter = io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20 | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :889:81, generators/rocket-chip/src/main/scala/util/package.scala:205:{47,55,60}]
  wire        allow_sfence_vma = reg_mstatus_prv[1] | ~(~reg_mstatus_v & reg_mstatus_tvm);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :891:61, :892:{70,73,77}]
  wire [31:0] _GEN_19 = {27'h0, io_decode_0_inst[24:20]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :896:28, :897:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = _GEN_3 >> _GEN_19;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:530:32, :897:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_11 = _GEN_4 >> _GEN_19;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:534:38, :897:70, :898:75]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_6 = 32'h0 >> _GEN_19;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :897:70, :899:63]
  wire        _io_decode_0_fp_illegal_output = reg_mstatus_fs == 2'h0 | reg_mstatus_v | ~(reg_misa[5]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :640:25, :662:27, :900:{39,91,94,103}]
  wire [3:0]  io_decode_0_fp_csr_invInputs = ~(io_decode_0_inst[31:28]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [3:0]  _io_decode_0_fp_csr_T = {io_decode_0_fp_csr_invInputs[0], io_decode_0_fp_csr_invInputs[1], io_decode_0_fp_csr_invInputs[2], io_decode_0_fp_csr_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire        _io_decode_0_virtual_access_illegal_T_24 = io_decode_0_inst[31:20] == 12'h180;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :884:93]
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1 | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3 | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300 | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344 | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340 | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343 | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14 | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1 | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h1 | io_decode_0_inst[31:20] == 12'h2 | io_decode_0_inst[31:20] == 12'h3 | io_decode_0_inst[31:20] == 12'h320 | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02 | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03 | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'h324 | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04 | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05 | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'h326 | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06 | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07 | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'h328 | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08 | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09 | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'h32A | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A | io_decode_0_inst[31:20] == 12'h32B | io_decode_0_inst[31:20] == 12'hB0B | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'h32C | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D
    | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'h32E | io_decode_0_inst[31:20] == 12'hB0E | io_decode_0_inst[31:20] == 12'hC0E | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'h330 | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10 | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11 | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'h332 | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12 | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13 | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'h334 | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14 | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15 | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'h336 | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16 | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17 | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'h338 | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18 | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19 | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'h33A | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'h33C | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'h33E | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F | io_decode_0_inst[31:20] == 12'hC1F
    | io_decode_0_inst[31:20] == 12'h306 | io_decode_0_inst[31:20] == 12'hC00 | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'h30A | io_decode_0_inst[31:20] == 12'h100 | io_decode_0_inst[31:20] == 12'h144 | io_decode_0_inst[31:20] == 12'h104 | io_decode_0_inst[31:20] == 12'h140 | io_decode_0_inst[31:20] == 12'h142 | io_decode_0_inst[31:20] == 12'h143 | _io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h141 | io_decode_0_inst[31:20] == 12'h105 | io_decode_0_inst[31:20] == 12'h106 | io_decode_0_inst[31:20] == 12'h303 | io_decode_0_inst[31:20] == 12'h302 | io_decode_0_inst[31:20] == 12'h10A | io_decode_0_inst[31:20] == 12'h3A0 | io_decode_0_inst[31:20] == 12'h3A2 | io_decode_0_inst[31:20] == 12'h3B0 | io_decode_0_inst[31:20] == 12'h3B1 | io_decode_0_inst[31:20] == 12'h3B2 | io_decode_0_inst[31:20] == 12'h3B3 | io_decode_0_inst[31:20] == 12'h3B4 | io_decode_0_inst[31:20] == 12'h3B5 | io_decode_0_inst[31:20] == 12'h3B6 | io_decode_0_inst[31:20] == 12'h3B7 | io_decode_0_inst[31:20] == 12'h3B8 | io_decode_0_inst[31:20] == 12'h3B9 | io_decode_0_inst[31:20] == 12'h3BA | io_decode_0_inst[31:20] == 12'h3BB | io_decode_0_inst[31:20] == 12'h3BC | io_decode_0_inst[31:20] == 12'h3BD | io_decode_0_inst[31:20] == 12'h3BE | io_decode_0_inst[31:20] == 12'h3BF | io_decode_0_inst[31:20] == 12'h7C1 | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF11 | io_decode_0_inst[31:20] == 12'hF13 | io_decode_0_inst[31:20] == 12'hF15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:50, :882:27, :884:{93,111}, generators/rocket-chip/src/main/scala/util/package.scala:205:47]
  wire        _io_decode_0_system_illegal_T = reg_mstatus_prv < io_decode_0_inst[29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :393:28, :882:27, :904:42]
  wire [5:0]  io_decode_0_read_illegal_invInputs = ~(io_decode_0_inst[31:26]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] io_decode_0_write_flush_addr_m = {io_decode_0_inst[31:30], io_decode_0_inst[29:20] | 10'h300};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :884:93, :916:25]
  wire [63:0] cause = insn_call ? {60'h0, {2'h0, reg_mstatus_prv[0] & reg_mstatus_v ? 2'h2 : reg_mstatus_prv} - 4'h8} : insn_break ? 64'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :662:27, :878:83, :929:105, :943:{8,40,45,65}, :944:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :945:25, :946:53]
  wire        causeIsDebugInt = cause[63] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :946:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[63]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :946:{30,53}, :947:{29,44}]
  wire [3:0]  _causeIsDebugBreak_T_4 = {reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku} >> reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :401:25, :903:41, :931:50, :937:57, :948:{62,134}]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[63]) & insn_break & _causeIsDebugBreak_T_4[0] | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :484:30, :878:83, :943:8, :946:{30,39}, :947:44, :948:{27,56,134}, :949:119]
  wire [63:0] _GEN_20 = {56'h0, cause[7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :945:25, :953:100]
  wire [63:0] _delegate_T_3 = _GEN_1 >> _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:496:38, :953:100]
  wire [63:0] _delegate_T_5 = _GEN_2 >> _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:500:38, :953:{100,126}]
  wire        delegate = ~(reg_mstatus_prv[1]) & (cause[63] ? _delegate_T_3[0] : _delegate_T_5[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :612:51, :943:8, :946:30, :953:{66,72,100,126}]
  wire [63:0] _delegateVS_T_2 = 64'h0 >> _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :953:100, :954:80, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _delegateVS_T_4 = 64'h0 >> _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :953:100, :954:106, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        delegateVS = reg_mstatus_v & delegate & (cause[63] ? _delegateVS_T_2[0] : _delegateVS_T_4[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :943:8, :946:30, :953:66, :954:{46,52,80,106}]
  wire [39:0] notDebugTVec_base = delegate ? (delegateVS ? 40'h0 : {reg_stvec[38], _read_stvec_T_5}) : {8'h0, _read_mtvec_T_5};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :571:22, :953:66, :954:46, :961:{19,33}, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,38}, :130:15, :166:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :983:24]
  assign _io_singleStep_output = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :480:26, :911:45, :984:34]
  wire        _io_trace_0_exception_output = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:983:24, :1003:43]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
    wire [2:0] _GEN_21 = {1'h0, {1'h0, insn_ret} + {1'h0, insn_call}} + {1'h0, {1'h0, insn_break} + {1'h0, io_exception}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :878:83, :903:41, :931:50, :937:57, :1004:18]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
      if (~reset & (|(_GEN_21[2:1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:{9,18,79}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
          $error("Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:1004 assert(PopCount(insn_ret :: insn_call :: insn_break :: io.exception :: Nil) <= 1.U, \"these conditions must be mutually exclusive\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
      end
      if (~reset & ~(~reg_singleStepped | ~io_retire)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30, :1004:9, :1013:{9,10,29,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
          $error("Assertion failed\n    at CSR.scala:1013 assert(!reg_singleStepped || io.retire === 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_22 = delegateVS | delegate;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :953:66, :954:46, :1039:37, :1048:35, :1063:23]
  wire [1:0]  _GEN_23 = {~_GEN_22, 1'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :891:109, :986:37, :1039:37, :1047:15, :1048:35, :1060:15, :1063:23, :1072:15]
  wire [39:0] _io_evec_T_5 = ~reg_vsepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:22, :1642:28]
  wire        _GEN_24 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:{43,48,61}]
  wire [1:0]  ret_prv = io_rw_addr[9] ? (_GEN_24 ? reg_dcsr_prv : reg_mstatus_mpp) : {1'h0, reg_mstatus_v ? reg_vsstatus_spp : reg_mstatus_spp};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :401:25, :560:25, :903:41, :931:50, :937:57, :1098:{43,48}, :1099:29, :1103:17, :1111:17, :1115:{48,66}, :1116:15, :1120:65]
  wire        _io_csr_stall_output = reg_wfi | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54, :1142:27, :1143:31]
  wire [63:0] _io_rw_rdata_T_155 = ((&_decoded_decoded_T_152) ? {4'h2, reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action, 3'h0, reg_bp_0_control_tmatch, reg_bp_0_control_m, 1'h0, reg_bp_0_control_s, reg_bp_0_control_u, reg_bp_0_control_x, reg_bp_0_control_w, reg_bp_0_control_r} : 64'h0) | ((&_decoded_decoded_T_154) ? {{25{reg_bp_0_address[38]}}, reg_bp_0_address} : 64'h0) | ((&_decoded_decoded_T_30) ? reg_misa : 64'h0) | ((&_decoded_decoded_T_28) ? {24'h800000, reg_mstatus_mpv, reg_mstatus_gva, 15'h1400, reg_mstatus_tsr, reg_mstatus_tw, reg_mstatus_tvm, reg_mstatus_mxr, reg_mstatus_sum, reg_mstatus_mprv, 2'h3, reg_mstatus_fs, reg_mstatus_mpp, 2'h0, reg_mstatus_spp, reg_mstatus_mpie, 1'h0, reg_mstatus_spie, 1'h0, reg_mstatus_mie, 1'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_decoded_T_38) ? {32'h0, _read_mtvec_T_5} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :389:47, :393:28, :429:50, :490:19, :640:25, :641:32, :647:48, :662:27, :734:49, :772:49, :903:41, :931:50, :937:57, :1454:67, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, :130:15, :155:13, :166:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_161 = {_io_rw_rdata_T_155[63:16], _io_rw_rdata_T_155[15:0] | ((&_decoded_decoded_T_112) ? read_mip : 16'h0)} | ((&_decoded_decoded_T_36) ? reg_mie : 64'h0) | ((&_decoded_decoded_T_104) ? reg_mscratch : 64'h0) | ((&_decoded_decoded_T_106) ? {{24{_GEN_15[39]}}, _GEN_15} : 64'h0) | ((&_decoded_decoded_T_110) ? {{24{reg_mtval[39]}}, reg_mtval} : 64'h0) | ((&_decoded_decoded_T_108) ? reg_mcause : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :493:20, :504:27, :505:22, :507:25, :602:22, :1642:26, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_165 = {_io_rw_rdata_T_161[63:32], {_io_rw_rdata_T_161[31:2], _io_rw_rdata_T_161[1:0] | ((&{decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) ? io_hartid : 2'h0)} | ((&_decoded_decoded_T_158) ? {16'h4000, reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku, 3'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, reg_dcsr_prv} : 32'h0)} | ((&_decoded_decoded_T_160) ? {{24{_GEN_16[39]}}, _GEN_16} : 64'h0) | ((&_decoded_decoded_T_162) ? reg_dscratch0 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :389:47, :401:25, :482:26, :662:27, :734:49, :772:49, :903:41, :931:50, :937:57, :1642:26, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [4:0]  _GEN_25 = _io_rw_rdata_T_165[4:0] | ((&_decoded_decoded_T) ? reg_fflags : 5'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:41, :575:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _GEN_26 = {_io_rw_rdata_T_165[7:5], _GEN_25[4:3], _GEN_25[2:0] | ((&_decoded_decoded_T_2) ? reg_frm : 3'h0)} | ((&_decoded_decoded_T_4) ? {reg_frm, reg_fflags} : 8'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :575:23, :576:20, :681:22, :734:49, :772:49, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_258 = {_io_rw_rdata_T_165[63:8], _GEN_26[7:3], _GEN_26[2:0] | ((&_decoded_decoded_T_44) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_decoded_T_166) ? value_1 : 64'h0) | ((&_decoded_decoded_T_168) ? value : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :582:34, :734:49, :772:49, generators/rocket-chip/src/main/scala/util/Counters.scala:55:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_271 = {_io_rw_rdata_T_258[63:32], _io_rw_rdata_T_258[31:0] | ((&_decoded_decoded_T_40) ? _GEN_3 : 32'h0)} | ((&{decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value_1 : 64'h0) | ((&{decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value : 64'h0) | ((&_decoded_decoded_T_42) ? {63'h0, reg_menvcfg_fiom} : 64'h0) | ((&_decoded_decoded_T_6) ? {44'h80000002000, reg_mstatus_mxr, reg_mstatus_sum, 3'h3, reg_mstatus_fs, 4'h0, reg_mstatus_spp, 2'h0, reg_mstatus_spie, 3'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_decoded_T_24) ? {48'h0, read_mip & _GEN_0} : 64'h0) | ((&_decoded_decoded_T_8) ? {48'h0, reg_mie[15:0] & _GEN_0} : 64'h0) | ((&_decoded_decoded_T_16) ? reg_sscratch : 64'h0) | ((&_decoded_decoded_T_20) ? reg_scause : 64'h0) | ((&_decoded_decoded_T_22) ? {{24{reg_stval[39]}}, reg_stval} : 64'h0) | ((&_decoded_decoded_T_26) ? {reg_satp_mode, 16'h0, reg_satp_ppn} : 64'h0) | ((&_decoded_decoded_T_18) ? {{24{_GEN_17[39]}}, _GEN_17} : 64'h0) | ((&_decoded_decoded_T_10) ? {{25{reg_stvec[38]}}, _read_stvec_T_5} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :389:47, :393:28, :490:19, :493:20, :496:38, :523:28, :530:32, :568:23, :569:22, :570:25, :571:22, :572:21, :602:22, :606:56, :662:27, :734:49, :742:18, :745:28, :746:29, :760:{51,58}, :766:43, :772:49, :903:41, :931:50, :937:57, :1642:26, generators/rocket-chip/src/main/scala/util/Counters.scala:55:30, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, :166:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [63:0] _io_rw_rdata_T_277 = {_io_rw_rdata_T_271[63:32], _io_rw_rdata_T_271[31:0] | ((&_decoded_decoded_T_12) ? _GEN_4 : 32'h0)} | ((&_decoded_decoded_T_34) ? _GEN_1 : 64'h0) | ((&_decoded_decoded_T_32) ? _GEN_2 : 64'h0) | ((&_decoded_decoded_T_14) ? {63'h0, reg_senvcfg_fiom} : 64'h0) | ((&_decoded_decoded_T_114) ? {reg_pmp_7_cfg_l, 2'h0, reg_pmp_7_cfg_a, reg_pmp_7_cfg_x, reg_pmp_7_cfg_w, reg_pmp_7_cfg_r, reg_pmp_6_cfg_l, 2'h0, reg_pmp_6_cfg_a, reg_pmp_6_cfg_x, reg_pmp_6_cfg_w, reg_pmp_6_cfg_r, reg_pmp_5_cfg_l, 2'h0, reg_pmp_5_cfg_a, reg_pmp_5_cfg_x, reg_pmp_5_cfg_w, reg_pmp_5_cfg_r, reg_pmp_4_cfg_l, 2'h0, reg_pmp_4_cfg_a, reg_pmp_4_cfg_x, reg_pmp_4_cfg_w, reg_pmp_4_cfg_r, reg_pmp_3_cfg_l, 2'h0, reg_pmp_3_cfg_a, reg_pmp_3_cfg_x, reg_pmp_3_cfg_w, reg_pmp_3_cfg_r, reg_pmp_2_cfg_l, 2'h0, reg_pmp_2_cfg_a, reg_pmp_2_cfg_x, reg_pmp_2_cfg_w, reg_pmp_2_cfg_r, reg_pmp_1_cfg_l, 2'h0, reg_pmp_1_cfg_a, reg_pmp_1_cfg_x, reg_pmp_1_cfg_w, reg_pmp_1_cfg_r, reg_pmp_0_cfg_l, 2'h0, reg_pmp_0_cfg_a, reg_pmp_0_cfg_x, reg_pmp_0_cfg_w, reg_pmp_0_cfg_r} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :389:47, :491:20, :496:38, :500:38, :524:28, :534:38, :662:27, :734:49, :772:49, generators/rocket-chip/src/main/scala/util/package.scala:37:27, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [29:0] _GEN_27 = _io_rw_rdata_T_277[29:0] | ((&_decoded_decoded_T_118) ? reg_pmp_0_addr : 30'h0) | ((&_decoded_decoded_T_120) ? reg_pmp_1_addr : 30'h0) | ((&_decoded_decoded_T_122) ? reg_pmp_2_addr : 30'h0) | ((&_decoded_decoded_T_124) ? reg_pmp_3_addr : 30'h0) | ((&_decoded_decoded_T_126) ? reg_pmp_4_addr : 30'h0) | ((&_decoded_decoded_T_128) ? reg_pmp_5_addr : 30'h0) | ((&_decoded_decoded_T_130) ? reg_pmp_6_addr : 30'h0) | ((&_decoded_decoded_T_132) ? reg_pmp_7_addr : 30'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :550:41, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign _io_rw_rdata_WIRE = ((&_decoded_decoded_T_164) ? reg_custom_0 : 64'h0) | {_io_rw_rdata_T_277[63:30], _GEN_27[29:1], _GEN_27[0] | (&_decoded_decoded_T_292)} | ((&_decoded_decoded_T_294) ? 64'h20181004 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :790:43, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        csr_wen = (io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5) & ~_io_rw_stall_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:793:{33,47}, :1203:{56,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [5:0]  _GEN_28 = _wdata_T_2[5:0] & _wdata_T_6[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:67:11]
  wire [47:0] _newBPC_WIRE = ((io_rw_cmd[1] ? {reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action} : 48'h0) | io_rw_wdata[59:12]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[59:12] : 48'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :1454:67, :1620:{9,13,30,39,41,45,49,55}]
  wire        dMode = _newBPC_WIRE[47] & reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1454:96, :1455:38, :1620:39]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:41, :903:41, :931:50, :937:57, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire [63:0] _reg_misa_T = ~_reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1244:25, :1620:39]
  wire        _GEN_29 = insn_ret & ~(io_rw_addr[9]) & ~reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :878:83, :891:94, :1018:20, :1096:19, :1098:{32,43,48}, :1099:29, :1100:25]
  wire        _GEN_30 = ~(io_rw_addr[9]) | _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1098:{32,43,48}, :1115:{48,66}, :1120:65]
  wire        _GEN_31 = ~insn_ret | _GEN_30;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :1018:20, :1096:19, :1098:48, :1115:66, :1120:65]
  wire [15:0] _GEN_32 = _wdata_T_2[15:0] & _wdata_T_6[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1262:59, :1620:{30,39,41}]
  wire [39:0] epc = {io_pc[39:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57, :1641:31]
  wire [39:0] tval = insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :1016:17, :1641:31]
  wire        _GEN_33 = _io_trace_0_exception_output & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :911:45, :949:119, :1003:43, :1018:20, :1019:24, :1020:25, :1022:19]
  wire        _GEN_34 = ~_io_trace_0_exception_output | trapToDebug | ~delegateVS;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25, :949:119, :954:46, :1003:43, :1018:20, :1019:24, :1029:31]
  wire        _GEN_35 = trapToDebug | delegateVS;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :949:119, :954:46, :1019:24, :1029:31, :1039:37, :1048:35]
  wire        _GEN_36 = ~_io_trace_0_exception_output | _GEN_35 | ~delegate;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :560:25, :953:66, :1003:43, :1018:20, :1019:24, :1029:31, :1039:37, :1048:35]
  wire        _GEN_37 = ~_io_trace_0_exception_output | trapToDebug | _GEN_22;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :560:25, :949:119, :1003:43, :1018:20, :1019:24, :1039:37, :1048:35, :1063:23]
  wire        _GEN_38 = insn_ret & ~(io_rw_addr[9]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :1018:20, :1096:19, :1098:{32,43,48}, :1099:29]
  wire        _GEN_39 = _GEN_38 & reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1096:19, :1098:48, :1099:29]
  wire [8:0]  _new_mip_WIRE = ((io_rw_cmd[1] ? {reg_mip_seip, 3'h0, reg_mip_stip, 3'h0, reg_mip_ssip} : 9'h0) | io_rw_wdata[9:1]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[9:1] : 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :502:20, :734:49, :772:49, :1252:{59,88}, :1620:{9,13,30,39,41,45,49,55}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0] _GEN_40 = {_reg_bp_0_control_WIRE_1[39:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57, :1263:51, :1620:39]
  wire [31:0] _new_dcsr_WIRE = _wdata_T_2[31:0] & _wdata_T_6[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1266:52, :1620:{30,39,41}]
  wire [39:0] _GEN_41 = _wdata_T_2[39:0] & _wdata_T_6[39:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1268:52, :1620:{30,39,41}]
  wire [2:0]  _GEN_42 = _wdata_T_2[2:0] & _wdata_T_6[2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1287:{67,76}, :1620:{30,39,41}]
  wire        _GEN_43 = csr_wen & (&_decoded_decoded_T_26) & (_reg_bp_0_control_WIRE_1[63:60] == 4'h0 | _reg_bp_0_control_WIRE_1[63:60] == 4'h8);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :572:21, :760:51, :1203:56, :1205:18, :1334:38, :1336:40, :1337:67, :1338:27, :1620:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [38:0] _GEN_44 = _wdata_T_2[38:0] & _wdata_T_6[38:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1347:54, :1620:{30,39,41}]
  wire        _GEN_45 = ~reg_bp_0_control_dmode | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :490:19, :1435:{39,57}]
  wire        _GEN_46 = csr_wen & _GEN_45 & (&_decoded_decoded_T_152);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1203:56, :1205:18, :1435:{57,72}, :1447:44, :1448:24, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE = _wdata_T_2[7:0] & _wdata_T_6[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:73, :1620:{30,39,41}]
  wire        _GEN_47 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [29:0] _GEN_48 = _wdata_T_2[29:0] & _wdata_T_6[29:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1477:18, :1620:{30,39,41}]
  wire [7:0]  _newCfg_WIRE_1 = _wdata_T_2[15:8] & _wdata_T_6[15:8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_49 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_2 = _wdata_T_2[23:16] & _wdata_T_6[23:16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_50 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_3 = _wdata_T_2[31:24] & _wdata_T_6[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_51 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_4 = _wdata_T_2[39:32] & _wdata_T_6[39:32];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_52 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_5 = _wdata_T_2[47:40] & _wdata_T_6[47:40];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_53 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_6 = _wdata_T_2[55:48] & _wdata_T_6[55:48];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_54 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_55 = reg_pmp_7_cfg_l & ~(reg_pmp_7_cfg_a[1]) & reg_pmp_7_cfg_a[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:62]
  wire [7:0]  _newCfg_WIRE_7 = _wdata_T_2[63:56] & _wdata_T_6[63:56];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:29, :1620:{30,39,41}]
  wire        _GEN_56 = csr_wen & (&_decoded_decoded_T_114) & ~reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1467:{60,76}, :1469:17, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_57 = _GEN_36 & reg_mstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :1018:20, :1019:24]
  wire        _GEN_58 = _GEN_29 | (_GEN_36 ? reg_mstatus_spie : reg_mstatus_sie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :1018:20, :1019:24, :1096:19, :1098:48, :1099:29, :1100:25, :1101:26]
  wire        _GEN_59 = ~_GEN_29 & (_GEN_36 ? reg_mstatus_spp : reg_mstatus_prv[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :1018:20, :1019:24, :1041:24, :1096:19, :1098:48, :1099:29, :1100:25, :1102:25]
  always @(posedge clock) begin
    if (reset) begin
      reg_mstatus_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28]
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_tsr <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_tw <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_tvm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_mxr <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_sum <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_mprv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_fs <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :662:27]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28]
      reg_mstatus_spp <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_spie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_mstatus_sie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :903:41, :931:50, :937:57]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :903:41, :931:50, :937:57]
      reg_dcsr_ebreaks <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :903:41, :931:50, :937:57]
      reg_dcsr_ebreaku <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :903:41, :931:50, :937:57]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :734:49, :772:49]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :903:41, :931:50, :937:57]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :903:41, :931:50, :937:57]
      reg_dcsr_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :480:26, :903:41, :931:50, :937:57]
      reg_bp_0_control_dmode <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :903:41, :931:50, :937:57]
      reg_bp_0_control_action <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :903:41, :931:50, :937:57]
      reg_bp_0_control_x <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :903:41, :931:50, :937:57]
      reg_bp_0_control_w <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :903:41, :931:50, :937:57]
      reg_bp_0_control_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :903:41, :931:50, :937:57]
      reg_pmp_0_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_0_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_1_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_1_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_2_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_2_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_3_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_3_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_4_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_4_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_5_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_5_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_6_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_6_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_pmp_7_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :903:41, :931:50, :937:57]
      reg_pmp_7_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :662:27]
      reg_mcause <= 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :504:27, src/main/scala/chisel3/util/Mux.scala:30:73]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :510:31]
      reg_menvcfg_fiom <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :523:28, :903:41, :931:50, :937:57]
      reg_senvcfg_fiom <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :524:28, :903:41, :931:50, :937:57]
      reg_hstatus_spvp <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:28, :903:41, :931:50, :937:57]
      reg_hstatus_spv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:28, :903:41, :931:50, :937:57]
      reg_hstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:28, :903:41, :931:50, :937:57]
      reg_satp_mode <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :572:21, :760:51]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :734:49, :772:49]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      reg_misa <= 64'h800000000094112D;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25]
      reg_custom_0 <= 64'h208;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57, :1143:31]
    end
    else begin
      if ((insn_ret ? ret_prv : _io_trace_0_exception_output ? (trapToDebug ? (reg_debug ? reg_mstatus_prv : 2'h3) : _GEN_23) : reg_mstatus_prv) == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :395:28, :480:26, :878:83, :949:119, :1003:43, :1018:20, :1019:24, :1020:25, :1027:17, :1029:31, :1039:37, :1047:15, :1048:35, :1060:15, :1072:15, :1096:19, :1098:48, :1099:29, :1115:66, :1135:13, :1624:35]
        reg_mstatus_prv <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :662:27]
      else if (insn_ret)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83]
        reg_mstatus_prv <= ret_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1098:48, :1099:29, :1115:66]
      else if (_io_trace_0_exception_output) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:43]
        if (trapToDebug) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:949:119]
          if (reg_debug) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
            reg_mstatus_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:949:119]
          reg_mstatus_prv <= _GEN_23;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1039:37, :1047:15, :1048:35, :1060:15, :1072:15]
      end
      reg_mstatus_v <= ~insn_ret & (_io_trace_0_exception_output ? (trapToDebug ? reg_debug & reg_mstatus_v : delegateVS) : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :878:83, :949:119, :954:46, :1003:43, :1018:20, :1019:24, :1020:25, :1021:23, :1029:31, :1096:19, :1098:48]
      reg_mstatus_mpv <= _GEN_31 & (_GEN_37 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24, :1096:19, :1098:48]
      if (_GEN_37) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
        reg_mstatus_gva <= io_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
      if (csr_wen & (&_decoded_decoded_T_28)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1096:19, :1203:56, :1205:18, :1209:39, :1211:23, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mstatus_tsr <= _reg_bp_0_control_WIRE_1[22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_tw <= _reg_bp_0_control_WIRE_1[21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_tvm <= _reg_bp_0_control_WIRE_1[20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_mprv <= _reg_bp_0_control_WIRE_1[17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        if (_reg_bp_0_control_WIRE_1[12:11] == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :1210:39, :1620:39, :1624:35]
          reg_mstatus_mpp <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :662:27]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1624:35]
          reg_mstatus_mpp <= _reg_bp_0_control_WIRE_1[12:11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_mpie <= _reg_bp_0_control_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_mie <= _reg_bp_0_control_WIRE_1[3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1096:19, :1205:18, :1209:39, :1211:23]
        reg_mstatus_mprv <= ~(insn_ret & ~(ret_prv[1])) & reg_mstatus_mprv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :878:83, :1096:19, :1098:48, :1099:29, :1115:66, :1136:{34,46}, :1137:24]
        if (_GEN_31) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          if (_GEN_37) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
            reg_mstatus_mpp <= reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          reg_mstatus_mpp <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :662:27]
        reg_mstatus_mpie <= insn_ret & ~_GEN_30 | (_GEN_37 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :878:83, :1018:20, :1019:24, :1096:19, :1098:48, :1115:66, :1120:65]
        if (_GEN_31)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          reg_mstatus_mie <= _GEN_37 & reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          reg_mstatus_mie <= reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
      end
      if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:56]
        if (&_decoded_decoded_T_6) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          reg_mstatus_mxr <= _reg_bp_0_control_WIRE_1[19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39]
          reg_mstatus_sum <= _reg_bp_0_control_WIRE_1[18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39]
          reg_mstatus_fs <= {2{|(_reg_bp_0_control_WIRE_1[14:13])}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39, :1645:{66,73}]
          reg_mstatus_spp <= _reg_bp_0_control_WIRE_1[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39]
          reg_mstatus_spie <= _reg_bp_0_control_WIRE_1[5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39]
          reg_mstatus_sie <= _reg_bp_0_control_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1319:41, :1620:39]
        end
        else if (&_decoded_decoded_T_28) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          reg_mstatus_mxr <= _reg_bp_0_control_WIRE_1[19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
          reg_mstatus_sum <= _reg_bp_0_control_WIRE_1[18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
          reg_mstatus_fs <= {2{|(_reg_bp_0_control_WIRE_1[14:13])}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39, :1645:{66,73}]
          reg_mstatus_spp <= _reg_bp_0_control_WIRE_1[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
          reg_mstatus_spie <= _reg_bp_0_control_WIRE_1[5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
          reg_mstatus_sie <= _reg_bp_0_control_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          reg_mstatus_spp <= _GEN_59;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1096:19, :1098:48, :1099:29, :1102:25]
          reg_mstatus_spie <= _GEN_58;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1096:19, :1098:48, :1099:29, :1101:26]
          if (_GEN_29)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29, :1100:25]
            reg_mstatus_sie <= reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29, :1100:25]
            reg_mstatus_sie <= _GEN_57;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:56]
        reg_mstatus_spp <= _GEN_59;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1096:19, :1098:48, :1099:29, :1102:25]
        reg_mstatus_spie <= _GEN_58;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1096:19, :1098:48, :1099:29, :1101:26]
        if (_GEN_29)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29, :1100:25]
          reg_mstatus_sie <= reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29, :1100:25]
          reg_mstatus_sie <= _GEN_57;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
      end
      if (csr_wen & (&_decoded_decoded_T_158)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1203:56, :1205:18, :1302:38, :1304:23, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= _new_dcsr_WIRE[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
        reg_dcsr_ebreaks <= _new_dcsr_WIRE[13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
        reg_dcsr_ebreaku <= _new_dcsr_WIRE[12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
        reg_dcsr_step <= _new_dcsr_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
        if (_new_dcsr_WIRE[1:0] == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :1266:52, :1303:38, :1620:39, :1624:35]
          reg_dcsr_prv <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :662:27]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1624:35]
          reg_dcsr_prv <= _new_dcsr_WIRE[1:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
      end
      else if (_GEN_33)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1018:20, :1019:24, :1020:25, :1022:19]
        reg_dcsr_prv <= reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
      if (_GEN_33) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1018:20, :1019:24, :1020:25, :1022:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :484:30, :641:32, :903:41, :931:50, :937:57, :946:39, :947:44, :1024:{30,58,90}, :1043:44]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
      end
      reg_debug <= (~insn_ret | ~(io_rw_addr[9]) | ~_GEN_24) & (_GEN_33 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :878:83, :1018:20, :1019:24, :1020:25, :1022:19, :1096:19, :1098:{43,48}, :1115:{48,66}, :1118:17]
      if (_GEN_46) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:72, :1447:44, :1448:24]
        reg_bp_0_control_dmode <= dMode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1455:38]
        reg_bp_0_control_action <= dMode & _newBPC_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1454:96, :1455:38, :1457:{51,71,120}, :1620:39]
        reg_bp_0_control_x <= _reg_bp_0_control_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
        reg_bp_0_control_w <= _reg_bp_0_control_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
        reg_bp_0_control_r <= _reg_bp_0_control_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
      end
      if (_GEN_47) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_0_cfg_l <= _newCfg_WIRE[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
        reg_pmp_0_cfg_a <= _newCfg_WIRE[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
      end
      if (_GEN_49) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_1_cfg_l <= _newCfg_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_1_cfg_a <= _newCfg_WIRE_1[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_50) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_2_cfg_l <= _newCfg_WIRE_2[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_2_cfg_a <= _newCfg_WIRE_2[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_51) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_3_cfg_l <= _newCfg_WIRE_3[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_3_cfg_a <= _newCfg_WIRE_3[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_52) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_4_cfg_l <= _newCfg_WIRE_4[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_4_cfg_a <= _newCfg_WIRE_4[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_53) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_5_cfg_l <= _newCfg_WIRE_5[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_5_cfg_a <= _newCfg_WIRE_5[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_54) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_6_cfg_l <= _newCfg_WIRE_6[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_6_cfg_a <= _newCfg_WIRE_6[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_56) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_7_cfg_l <= _newCfg_WIRE_7[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_7_cfg_a <= _newCfg_WIRE_7[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (csr_wen & (&_decoded_decoded_T_108))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1267:{40,53}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= _reg_bp_0_control_WIRE_1 & 64'h800000000000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :1267:62, :1620:39]
      else if (_GEN_37) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :504:27, :1018:20, :1019:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :1018:20, :1019:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :943:8]
      if (csr_wen & (&_decoded_decoded_T_38))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31, :1203:56, :1205:18, :1266:{40,52}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31, :1266:52, :1620:39]
      if (csr_wen & (&_decoded_decoded_T_42))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:138:10, :523:28, :1203:56, :1205:18, :1429:44, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_menvcfg_fiom <= _reg_bp_0_control_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:137:36, :523:28, :1620:39]
      if (csr_wen & (&_decoded_decoded_T_14))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:138:10, :524:28, :1203:56, :1205:18, :1353:44, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_senvcfg_fiom <= _reg_bp_0_control_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:137:36, :524:28, :1620:39]
      if (~_io_trace_0_exception_output | _GEN_35 | ~(delegate & reg_mstatus_v)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :560:25, :953:66, :1003:43, :1018:20, :1019:24, :1029:31, :1039:37, :1048:35, :1050:{24,30}]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :1018:20, :1019:24]
        reg_hstatus_spvp <= reg_mstatus_prv[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :929:105]
      reg_hstatus_spv <= ~_GEN_29 & (_GEN_36 ? reg_hstatus_spv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :550:28, :1018:20, :1019:24, :1096:19, :1098:48, :1099:29, :1100:25, :1102:25, :1106:25]
      if (_GEN_36) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :1018:20, :1019:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :1018:20, :1019:24]
        reg_hstatus_gva <= io_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
      if (_GEN_43)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :1205:18, :1334:38, :1337:67, :1338:27]
        reg_satp_mode <= {_reg_bp_0_control_WIRE_1[63], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :734:49, :772:49, :1336:40, :1338:44, :1620:39]
      if (csr_wen & (&_decoded_decoded_T_44))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :1203:56, :1205:18, :1287:{47,67}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _GEN_42 & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :1287:{67,76}, :1620:39, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (csr_wen & (&_decoded_decoded_T_168)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:56, :1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_0 <= _GEN_28;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_0 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :584:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:584:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall[6] & ~(reg_mcountinhibit[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :584:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_0 <= large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      if (csr_wen & (&_decoded_decoded_T_30) & (~(io_pc[1]) | _wdata_T_2[2] & _wdata_T_6[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :1203:56, :1205:18, :1238:36, :1242:{35,41,45,53,66}, :1244:20, :1620:{30,39,41}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_misa <= ~{_reg_misa_T[63:4], _reg_misa_T[3:0] | {~(_wdata_T_2[5] & _wdata_T_6[5]), 3'h0}} & 64'h102D | reg_misa & 64'hFFFFFFFFFFFFEFD2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :734:49, :772:49, :1240:20, :1244:{23,25,32,35,38,55,62,73,75}, :1620:{30,39,41}]
      if (io_customCSRs_0_set)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
        reg_custom_0 <= io_customCSRs_0_sdata & 64'h208 | reg_custom_0 & 64'hFFFFFFFFFFFFFDF7;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, :1483:40, :1508:{24,32,39}]
      else if (csr_wen & (&_decoded_decoded_T_164))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, :1203:56, :1205:18, :1482:35, :1483:13, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_custom_0 <= _reg_bp_0_control_WIRE_1 & 64'h208 | reg_custom_0 & 64'hFFFFFFFFFFFFFDF7;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, :1483:{23,31,38,40}, :1620:39]
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_18[3], _GEN_18[4], _GEN_18[5], _GEN_18[6], _GEN_18[7], io_rw_addr[8], io_rw_addr[9], _GEN_18[10], _GEN_18[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, :1143:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (csr_wen & (&_decoded_decoded_T_160))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1311:{42,52}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= _GEN_40;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1263:51]
    else if (_GEN_33)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1018:20, :1019:24, :1020:25, :1022:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1641:31]
    if (csr_wen & (&_decoded_decoded_T_162))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1203:56, :1205:18, :1312:{43,59}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1620:39]
    reg_singleStepped <= _io_singleStep_output & (io_retire | _io_trace_0_exception_output | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30, :984:34, :1003:43, :1010:{36,56}, :1011:{25,45}]
    if (_GEN_46) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:72, :1447:44, :1448:24]
      reg_bp_0_control_tmatch <= _reg_bp_0_control_WIRE_1[8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
      reg_bp_0_control_m <= _reg_bp_0_control_WIRE_1[6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
      reg_bp_0_control_s <= _reg_bp_0_control_WIRE_1[4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
      reg_bp_0_control_u <= _reg_bp_0_control_WIRE_1[3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
    end
    if (csr_wen & _GEN_45 & (&_decoded_decoded_T_154))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1203:56, :1205:18, :1435:{57,72}, :1436:{44,57}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_bp_0_address <= _GEN_44;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1347:54, :1620:39]
    if (_GEN_47) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_0_cfg_x <= _newCfg_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
      reg_pmp_0_cfg_w <= _newCfg_WIRE[1] & _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1471:31, :1620:39]
      reg_pmp_0_cfg_r <= _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_118) & ~(reg_pmp_0_cfg_l | reg_pmp_1_cfg_l & ~(reg_pmp_1_cfg_a[1]) & reg_pmp_1_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_0_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_49) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_1_cfg_x <= _newCfg_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_1_cfg_w <= _newCfg_WIRE_1[1] & _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_1_cfg_r <= _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_120) & ~(reg_pmp_1_cfg_l | reg_pmp_2_cfg_l & ~(reg_pmp_2_cfg_a[1]) & reg_pmp_2_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_1_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_50) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_2_cfg_x <= _newCfg_WIRE_2[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_2_cfg_w <= _newCfg_WIRE_2[1] & _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_2_cfg_r <= _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_122) & ~(reg_pmp_2_cfg_l | reg_pmp_3_cfg_l & ~(reg_pmp_3_cfg_a[1]) & reg_pmp_3_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_2_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_51) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_3_cfg_x <= _newCfg_WIRE_3[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_3_cfg_w <= _newCfg_WIRE_3[1] & _newCfg_WIRE_3[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_3_cfg_r <= _newCfg_WIRE_3[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_124) & ~(reg_pmp_3_cfg_l | reg_pmp_4_cfg_l & ~(reg_pmp_4_cfg_a[1]) & reg_pmp_4_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_3_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_52) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_4_cfg_x <= _newCfg_WIRE_4[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_4_cfg_w <= _newCfg_WIRE_4[1] & _newCfg_WIRE_4[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_4_cfg_r <= _newCfg_WIRE_4[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_126) & ~(reg_pmp_4_cfg_l | reg_pmp_5_cfg_l & ~(reg_pmp_5_cfg_a[1]) & reg_pmp_5_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_4_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_53) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_5_cfg_x <= _newCfg_WIRE_5[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_5_cfg_w <= _newCfg_WIRE_5[1] & _newCfg_WIRE_5[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_5_cfg_r <= _newCfg_WIRE_5[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_128) & ~(reg_pmp_5_cfg_l | reg_pmp_6_cfg_l & ~(reg_pmp_6_cfg_a[1]) & reg_pmp_6_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_5_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_54) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_6_cfg_x <= _newCfg_WIRE_6[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_6_cfg_w <= _newCfg_WIRE_6[1] & _newCfg_WIRE_6[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_6_cfg_r <= _newCfg_WIRE_6[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_130) & ~(reg_pmp_6_cfg_l | _GEN_55))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_6_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_56) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_7_cfg_x <= _newCfg_WIRE_7[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_7_cfg_w <= _newCfg_WIRE_7[1] & _newCfg_WIRE_7[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_7_cfg_r <= _newCfg_WIRE_7[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_132) & ~(reg_pmp_7_cfg_l | _GEN_55))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1203:56, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:49:{44,62}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_7_addr <= _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:56]
      if (&_decoded_decoded_T_8)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mie <= {reg_mie[63:16], reg_mie[15:0] & {2'h3, ~_GEN, 1'h1} | _GEN_32 & _GEN_0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :429:50, :493:20, :496:38, :606:56, :742:18, :891:109, :986:37, :1262:59, :1344:{64,66,77,86}, :1620:39]
      else if (&_decoded_decoded_T_36)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mie <= {48'h0, _GEN_32 & 16'h2AAA};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:429:10, :490:19, :493:20, :1262:59, :1620:39]
      if (&_decoded_decoded_T_24)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mip_ssip <= ~(reg_mideleg[1]) & reg_mip_ssip | _GEN_32[1] & reg_mideleg[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:429:50, :495:18, :496:38, :502:20, :1262:59, :1331:{34,36,51,60}, :1620:39]
      else if (&_decoded_decoded_T_112)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mip_ssip <= _new_mip_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20, :1252:88, :1620:39]
      if (&_decoded_decoded_T_4)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_frm <= _wdata_T_2[7:5] & _wdata_T_6[7:5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:576:20, :1298:{17,26}, :1620:{30,39,41}]
      else if (&_decoded_decoded_T_2)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_frm <= _GEN_42;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:576:20, :1287:{67,76}, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_34))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:18, :1203:56, :1205:18, :1350:{42,56}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mideleg <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:18, :1620:39]
    if (csr_wen & (&_decoded_decoded_T_32))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:499:18, :1203:56, :1205:18, :1351:{42,56}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_medeleg <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:499:18, :1620:39]
    if (csr_wen & (&_decoded_decoded_T_112)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20, :1203:56, :1205:18, :1247:35, :1255:22, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mip_seip <= _new_mip_WIRE[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20, :1252:88, :1620:39]
      reg_mip_stip <= _new_mip_WIRE[4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20, :1252:88, :1620:39]
    end
    if (csr_wen & (&_decoded_decoded_T_106))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1263:{40,51}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= _GEN_40;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1263:51]
    else if (_GEN_37) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :503:21, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1018:20, :1019:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1641:31]
    if (csr_wen & (&_decoded_decoded_T_110))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1268:{40,52}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= _GEN_41;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :1268:52, :1620:39]
    else if (_GEN_37) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :505:22, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :1018:20, :1019:24]
      reg_mtval <= tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :1016:17]
    if (csr_wen & (&_decoded_decoded_T_104))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25, :1203:56, :1205:18, :1264:{40,55}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25, :1620:39]
    if (csr_wen & (&_decoded_decoded_T_40))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18, :1203:56, :1205:18, :1428:{44,61}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mcounteren <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18, :1266:52, :1620:39]
    if (csr_wen & (&_decoded_decoded_T_12))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:533:18, :1203:56, :1205:18, :1352:{44,61}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_scounteren <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:533:18, :1266:52, :1620:39]
    reg_vsstatus_spp <= (~_GEN_38 | ~reg_mstatus_v) & (_GEN_34 ? reg_vsstatus_spp : reg_mstatus_prv[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :560:25, :891:94, :1018:20, :1019:24, :1041:24, :1096:19, :1098:48, :1099:29]
    reg_vsstatus_spie <= _GEN_39 | (_GEN_34 ? reg_vsstatus_spie : reg_vsstatus_sie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25, :1018:20, :1019:24, :1096:19, :1098:48, :1099:29]
    if (_GEN_39)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29]
      reg_vsstatus_sie <= reg_vsstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48, :1099:29]
      reg_vsstatus_sie <= _GEN_34 & reg_vsstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25, :1018:20, :1019:24]
    if (_GEN_34) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25, :562:22, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:22, :1018:20, :1019:24]
      reg_vsepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:22, :1641:31]
    if (csr_wen & (&_decoded_decoded_T_18))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1346:{42,53}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_sepc <= _GEN_40;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21, :1263:51]
    else if (_GEN_36) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :567:21, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21, :1018:20, :1019:24]
      reg_sepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21, :1641:31]
    if (csr_wen & (&_decoded_decoded_T_20))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1348:{42,55}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_scause <= _reg_bp_0_control_WIRE_1 & 64'h800000000000001F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:568:23, :1348:64, :1620:39]
    else if (_GEN_36) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :568:23, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:568:23, :1018:20, :1019:24]
      reg_scause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:568:23, :943:8]
    if (csr_wen & (&_decoded_decoded_T_22))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1203:56, :1205:18, :1349:{42,54}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_stval <= _GEN_41;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:22, :1268:52, :1620:39]
    else if (_GEN_36) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28, :569:22, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:22, :1018:20, :1019:24]
      reg_stval <= tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:22, :1016:17]
    if (csr_wen & (&_decoded_decoded_T_16))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:25, :1203:56, :1205:18, :1345:{42,57}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_sscratch <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:25, :1620:39]
    if (csr_wen & (&_decoded_decoded_T_10))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1203:56, :1205:18, :1347:{42,54}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_stvec <= _GEN_44;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1347:54, :1620:39]
    if (_GEN_43)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :1205:18, :1334:38, :1337:67, :1338:27]
      reg_satp_ppn <= {24'h0, _reg_bp_0_control_WIRE_1[19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :1339:{26,41}, :1620:39, generators/rocket-chip/src/main/scala/util/package.scala:124:20]
    if (csr_wen & ((&_decoded_decoded_T_4) | (&_decoded_decoded_T)))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:30, :1203:56, :1205:18, :1293:40, :1295:38, :1297:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_fflags <= _wdata_T_2[4:0] & _wdata_T_6[4:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:23, :1293:77, :1620:{30,39,41}]
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:30, :1205:18, :1295:38]
      reg_fflags <= {5{io_fcsr_flags_valid}} & io_fcsr_flags_bits | reg_fflags;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:23, :1191:30, :1192:16]
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~_io_csr_stall_output};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:41, :586:56, :903:41, :931:50, :937:57, :1142:27, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :573:54, :903:41, :931:50, :937:57]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
      reg_wfi <= ~((|{_GEN_5[13], _GEN_5[11], _GEN_5[9], _GEN_5[7], _GEN_5[5], _GEN_5[3], _GEN_5[1]}) | io_interrupts_debug | _io_trace_0_exception_output) & (system_insn & (&{io_rw_addr[2], _GEN_18[3], _GEN_18[4], _GEN_18[5], _GEN_18[6], _GEN_18[7], io_rw_addr[8], _GEN_18[9], _GEN_18[10], _GEN_18[11]}) & ~_io_singleStep_output & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :573:54, :606:56, :618:36, :861:31, :911:45, :984:34, :1003:43, :1006:{36,51,61}, :1007:{28,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (csr_wen & (&_decoded_decoded_T_166)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:56, :1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_1 <= _GEN_28;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_1 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:583:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall_1[6] & ~(reg_mcountinhibit[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_1 <= large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:103];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h68; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        reg_mstatus_prv = _RANDOM[7'h1][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_v = _RANDOM[7'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpv = _RANDOM[7'h2][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_gva = _RANDOM[7'h2][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_tsr = _RANDOM[7'h2][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_tw = _RANDOM[7'h2][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_tvm = _RANDOM[7'h2][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mxr = _RANDOM[7'h2][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_sum = _RANDOM[7'h2][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mprv = _RANDOM[7'h2][23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_fs = _RANDOM[7'h2][27:26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpp = _RANDOM[7'h2][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_spp = _RANDOM[7'h3][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpie = _RANDOM[7'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_spie = _RANDOM[7'h3][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mie = _RANDOM[7'h3][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_sie = _RANDOM[7'h3][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_dcsr_ebreakm = _RANDOM[7'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
        reg_dcsr_ebreaks = _RANDOM[7'h3][27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
        reg_dcsr_ebreaku = _RANDOM[7'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
        reg_dcsr_cause = _RANDOM[7'h4][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_dcsr_v = _RANDOM[7'h4][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_dcsr_step = _RANDOM[7'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_dcsr_prv = _RANDOM[7'h4][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_debug = _RANDOM[7'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :480:26]
        reg_dpc = {_RANDOM[7'h4][31:10], _RANDOM[7'h5][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :481:20]
        reg_dscratch0 = {_RANDOM[7'h5][31:18], _RANDOM[7'h6], _RANDOM[7'h7][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :482:26]
        reg_singleStepped = _RANDOM[7'h7][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :484:30]
        reg_bp_0_control_dmode = _RANDOM[7'h7][24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :490:19]
        reg_bp_0_control_action = _RANDOM[7'h9][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_tmatch = _RANDOM[7'h9][12:11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_m = _RANDOM[7'h9][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_s = _RANDOM[7'h9][15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_u = _RANDOM[7'h9][16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_x = _RANDOM[7'h9][17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_w = _RANDOM[7'h9][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_r = _RANDOM[7'h9][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_address = {_RANDOM[7'h9][31:20], _RANDOM[7'hA][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_pmp_0_cfg_l = _RANDOM[7'h11][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_a = _RANDOM[7'h11][12:11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_x = _RANDOM[7'h11][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_w = _RANDOM[7'h11][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_r = _RANDOM[7'h11][15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_addr = {_RANDOM[7'h11][31:16], _RANDOM[7'h12][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_l = _RANDOM[7'h12][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_a = _RANDOM[7'h12][18:17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_x = _RANDOM[7'h12][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_w = _RANDOM[7'h12][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_r = _RANDOM[7'h12][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_addr = {_RANDOM[7'h12][31:22], _RANDOM[7'h13][19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_l = _RANDOM[7'h13][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_a = _RANDOM[7'h13][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_x = _RANDOM[7'h13][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_w = _RANDOM[7'h13][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_r = _RANDOM[7'h13][27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_addr = {_RANDOM[7'h13][31:28], _RANDOM[7'h14][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_l = _RANDOM[7'h14][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_a = _RANDOM[7'h14][30:29];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_x = _RANDOM[7'h14][31];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_w = _RANDOM[7'h15][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_r = _RANDOM[7'h15][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_addr = _RANDOM[7'h15][31:2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_l = _RANDOM[7'h16][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_a = _RANDOM[7'h16][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_x = _RANDOM[7'h16][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_w = _RANDOM[7'h16][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_r = _RANDOM[7'h16][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_addr = {_RANDOM[7'h16][31:8], _RANDOM[7'h17][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_l = _RANDOM[7'h17][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_a = _RANDOM[7'h17][10:9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_x = _RANDOM[7'h17][11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_w = _RANDOM[7'h17][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_r = _RANDOM[7'h17][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_addr = {_RANDOM[7'h17][31:14], _RANDOM[7'h18][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_l = _RANDOM[7'h18][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_a = _RANDOM[7'h18][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_x = _RANDOM[7'h18][17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_w = _RANDOM[7'h18][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_r = _RANDOM[7'h18][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_addr = {_RANDOM[7'h18][31:20], _RANDOM[7'h19][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_l = _RANDOM[7'h19][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_a = _RANDOM[7'h19][22:21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_x = _RANDOM[7'h19][23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_w = _RANDOM[7'h19][24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_r = _RANDOM[7'h19][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_addr = {_RANDOM[7'h19][31:26], _RANDOM[7'h1A][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_mie = {_RANDOM[7'h1A][31:24], _RANDOM[7'h1B], _RANDOM[7'h1C][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :493:20]
        reg_mideleg = {_RANDOM[7'h1C][31:24], _RANDOM[7'h1D], _RANDOM[7'h1E][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :495:18]
        reg_medeleg = {_RANDOM[7'h1E][31:24], _RANDOM[7'h1F], _RANDOM[7'h20][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:18, :499:18]
        reg_mip_seip = _RANDOM[7'h20][30];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:499:18, :502:20]
        reg_mip_stip = _RANDOM[7'h21][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20]
        reg_mip_ssip = _RANDOM[7'h21][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20]
        reg_mepc = {_RANDOM[7'h21][31:8], _RANDOM[7'h22][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:20, :503:21]
        reg_mcause = {_RANDOM[7'h22][31:16], _RANDOM[7'h23], _RANDOM[7'h24][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :504:27]
        reg_mtval = {_RANDOM[7'h24][31:16], _RANDOM[7'h25][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :505:22]
        reg_mscratch = {_RANDOM[7'h27], _RANDOM[7'h28]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25]
        reg_mtvec = _RANDOM[7'h29];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31]
        reg_menvcfg_fiom = _RANDOM[7'h31][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:523:28]
        reg_senvcfg_fiom = _RANDOM[7'h33][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:524:28]
        reg_mcounteren = {_RANDOM[7'h35][31:22], _RANDOM[7'h36][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18]
        reg_scounteren = {_RANDOM[7'h36][31:22], _RANDOM[7'h37][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:529:18, :533:18]
        reg_hstatus_spvp = _RANDOM[7'h3E][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
        reg_hstatus_spv = _RANDOM[7'h3E][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
        reg_hstatus_gva = _RANDOM[7'h3E][15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
        reg_vsstatus_spp = _RANDOM[7'h46][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
        reg_vsstatus_spie = _RANDOM[7'h46][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
        reg_vsstatus_sie = _RANDOM[7'h46][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
        reg_vsepc = {_RANDOM[7'h48][31:15], _RANDOM[7'h49][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:22]
        reg_sepc = {_RANDOM[7'h4E][31], _RANDOM[7'h4F], _RANDOM[7'h50][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21]
        reg_scause = {_RANDOM[7'h50][31:7], _RANDOM[7'h51], _RANDOM[7'h52][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:567:21, :568:23]
        reg_stval = {_RANDOM[7'h52][31:7], _RANDOM[7'h53][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:568:23, :569:22]
        reg_sscratch = {_RANDOM[7'h53][31:15], _RANDOM[7'h54], _RANDOM[7'h55][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:22, :570:25]
        reg_stvec = {_RANDOM[7'h55][31:15], _RANDOM[7'h56][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:25, :571:22]
        reg_satp_mode = _RANDOM[7'h56][25:22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :572:21]
        reg_satp_ppn = {_RANDOM[7'h57][31:10], _RANDOM[7'h58][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21]
        reg_wfi = _RANDOM[7'h58][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :573:54]
        reg_fflags = _RANDOM[7'h58][27:23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :575:23]
        reg_frm = _RANDOM[7'h58][30:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :576:20]
        reg_mcountinhibit = {_RANDOM[7'h58][31], _RANDOM[7'h59][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21, :582:34]
        small_0 = _RANDOM[7'h59][7:2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
        large_0 = {_RANDOM[7'h59][31:8], _RANDOM[7'h5A], _RANDOM[7'h5B][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        small_1 = _RANDOM[7'h5B][7:2];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        large_1 = {_RANDOM[7'h5B][31:8], _RANDOM[7'h5C], _RANDOM[7'h5D][1:0]};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        reg_misa = {_RANDOM[7'h5D][31:2], _RANDOM[7'h5E], _RANDOM[7'h5F][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        reg_custom_0 = {_RANDOM[7'h5F][31:2], _RANDOM[7'h60], _RANDOM[7'h61][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :790:43]
        io_status_cease_r = _RANDOM[7'h67][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rw_rdata = _io_rw_rdata_WIRE;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_decode_0_fp_illegal = _io_decode_0_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:900:91]
  assign io_decode_0_fp_csr = &_io_decode_0_fp_csr_T;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_decode_0_rocc_illegal = ~(reg_misa[23]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :903:{96,105}]
  assign io_decode_0_read_illegal = _io_decode_0_system_illegal_T | ~csr_exists | (_io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h680) & ~allow_sfence_vma | is_counter & ~((reg_mstatus_prv[1] | _io_decode_0_virtual_access_illegal_T_3[0]) & ((|reg_mstatus_prv) | _io_decode_0_virtual_access_illegal_T_11[0])) | (&{io_decode_0_inst[24], io_decode_0_inst[25], io_decode_0_read_illegal_invInputs[0], io_decode_0_inst[27], io_decode_0_inst[28], io_decode_0_inst[29], io_decode_0_inst[30], io_decode_0_read_illegal_invInputs[5]}) & ~reg_debug | (&_io_decode_0_fp_csr_T) & _io_decode_0_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :882:27, :884:{93,111}, :889:81, :891:61, :892:70, :893:88, :897:{52,70,86}, :898:{57,75}, :900:91, :904:42, :908:7, :909:{30,38,56,59}, :910:{18,21}, :911:{42,45}, :912:68, :913:21, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :914:{33,41}]
  assign io_decode_0_write_flush = ~(io_decode_0_write_flush_addr_m > 12'h33F & io_decode_0_write_flush_addr_m < 12'h344);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:884:93, :916:25, :917:{7,16,35,45}]
  assign io_decode_0_system_illegal = _io_decode_0_system_illegal_T | (&_decoded_T_20) & ~(reg_mstatus_prv[1] | ~reg_mstatus_tw) | (|_decoded_orMatrixOutputs_T_10) & ~(reg_mstatus_prv[1] | ~(~reg_mstatus_v & reg_mstatus_tsr)) | (|_decoded_orMatrixOutputs_T_10) & io_decode_0_inst[30] & io_decode_0_inst[27] & ~reg_debug | (&_decoded_T_22) & ~allow_sfence_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :882:27, :891:{61,71,74}, :892:{70,77}, :895:{72,75,79}, :904:42, :909:59, :911:45, :920:{14,17}, :921:{14,17}, :922:{21,33,37,51}, :923:37, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decode_0_virtual_access_illegal = reg_mstatus_v & csr_exists & (io_decode_0_inst[29:28] == 2'h2 | is_counter & _io_decode_0_virtual_access_illegal_T_3[0] & (~(_io_decode_0_virtual_access_illegal_T_6[0]) | ~(reg_mstatus_prv[0]) & ~(_io_decode_0_virtual_access_illegal_T_11[0])) | io_decode_0_inst[29:28] == 2'h1 & ~(reg_mstatus_prv[0]));	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :382:14, :393:28, :882:27, :884:111, :889:81, :897:70, :898:75, :899:63, :927:66, :928:22, :929:{36,51,55,71,86,89,105,109,112,128,144}, :930:{22,34,37}, :1043:44]
  assign io_decode_0_virtual_system_illegal = reg_mstatus_v & ((&_decoded_T_20) & ~(reg_mstatus_prv[0]) | (|_decoded_orMatrixOutputs_T_10) & io_decode_0_inst[29:28] == 2'h1 & ~(reg_mstatus_prv[0]) | (&_decoded_T_22) & ~(reg_mstatus_prv[0]));	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :393:28, :882:27, :929:105, :933:52, :937:{14,18}, :938:{32,44,48,89}, :939:{17,21}, :1043:44, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_csr_stall = _io_csr_stall_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1142:27]
  assign io_rw_stall = _io_rw_stall_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:793:{33,47}]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :983:{24,38}]
  assign io_singleStep = _io_singleStep_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:984:34]
  assign io_status_debug = reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
  assign io_status_cease = io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
  assign io_status_wfi = reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54]
  assign io_status_isa = reg_misa[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :988:17]
  assign io_status_dprv = reg_mstatus_mprv & ~reg_debug ? reg_mstatus_mpp : reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :911:45, :991:{24,42}]
  assign io_status_dv = reg_mstatus_v | reg_mstatus_mprv & ~reg_debug & reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :911:45, :992:{33,39}]
  assign io_status_prv = reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_v = reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpv = reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_gva = reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_tsr = reg_mstatus_tsr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_tw = reg_mstatus_tw;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_tvm = reg_mstatus_tvm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mxr = reg_mstatus_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_sum = reg_mstatus_sum;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mprv = reg_mstatus_mprv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_fs = reg_mstatus_fs;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpp = reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_spp = reg_mstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpie = reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_spie = reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mie = reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_sie = reg_mstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_hstatus_spvp = reg_hstatus_spvp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  assign io_hstatus_spv = reg_hstatus_spv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  assign io_hstatus_gva = reg_hstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:28]
  assign io_gstatus_debug = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_cease = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_wfi = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_isa = 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47]
  assign io_gstatus_dprv = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_dv = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_prv = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_v = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_zero2 = 23'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  assign io_gstatus_mpv = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_gva = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_mbe = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_sbe = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_sxl = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_zero1 = 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  assign io_gstatus_tsr = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_tw = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_tvm = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_mxr = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_sum = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_mprv = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_fs = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_mpp = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_vs = 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :662:27]
  assign io_gstatus_spp = reg_vsstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  assign io_gstatus_mpie = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_ube = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_spie = reg_vsstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  assign io_gstatus_upie = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_mie = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_hie = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_gstatus_sie = reg_vsstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:560:25]
  assign io_gstatus_uie = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :903:41, :931:50, :937:57]
  assign io_ptbr_mode = reg_satp_mode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21]
  assign io_ptbr_ppn = reg_satp_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:21]
  assign io_evec = insn_ret ? (io_rw_addr[9] ? (_GEN_24 ? ~{_io_evec_T_10[39:2], _io_evec_T_10[1:0] | {~(reg_misa[2]), 1'h1}} : ~{_io_evec_T_20[39:2], _io_evec_T_20[1:0] | {~(reg_misa[2]), 1'h1}}) : reg_mstatus_v ? ~{_io_evec_T_5[39:2], _io_evec_T_5[1:0] | {~(reg_misa[2]), 1'h1}} : ~{_io_evec_T[39:2], _io_evec_T[1:0] | {~(reg_misa[2]), 1'h1}}) : trapToDebug ? {28'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {notDebugTVec_base[0] & cause[63] & cause[7:6] == 2'h0 ? {notDebugTVec_base[39:8], cause[5:0]} : notDebugTVec_base[39:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :480:26, :640:25, :662:27, :734:49, :772:49, :878:83, :891:109, :943:8, :945:25, :946:30, :949:119, :952:{22,37}, :961:19, :962:32, :963:27, :964:{24,55,70,94}, :965:{8,38}, :978:17, :979:11, :986:37, :1096:19, :1098:{43,48}, :1099:29, :1105:17, :1113:17, :1115:{48,66}, :1119:15, :1120:65, :1642:{26,28,31,36,45}]
  assign io_time = value_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:55:30]
  assign io_fcsr_rm = reg_frm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:576:20]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4] | s_interrupts[15] | s_interrupts[14] | s_interrupts[13] | s_interrupts[12] | s_interrupts[11] | s_interrupts[3] | s_interrupts[7] | s_interrupts[9] | s_interrupts[1] | s_interrupts[5] | s_interrupts[10] | s_interrupts[2] | s_interrupts[6] | s_interrupts[8] | s_interrupts[0] | s_interrupts[4]) & ~_io_singleStep_output | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :484:30, :612:25, :613:25, :618:{33,36,51,73,76,88}, :984:34, :1143:31, :1614:{76,90}]
  assign io_interrupt_cause = {60'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : m_interrupts[0] ? 4'h0 : m_interrupts[4] ? 4'h4 : s_interrupts[15] ? 4'hF : s_interrupts[14] ? 4'hE : s_interrupts[13] ? 4'hD : s_interrupts[12] ? 4'hC : s_interrupts[11] ? 4'hB : s_interrupts[3] ? 4'h3 : s_interrupts[7] ? 4'h7 : s_interrupts[9] ? 4'h9 : s_interrupts[1] ? 4'h1 : s_interrupts[5] ? 4'h5 : s_interrupts[10] ? 4'hA : s_interrupts[2] ? 4'h2 : s_interrupts[6] ? 4'h6 : s_interrupts[8] ? 4'h8 : {1'h0, ~(s_interrupts[0]), 2'h0}} - 64'h8000000000000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :429:50, :612:25, :613:25, :617:63, :662:27, :760:51, :903:41, :931:50, :937:57, :943:8, :1614:76, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_bp_0_control_action = reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_tmatch = reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_m = reg_bp_0_control_m;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_s = reg_bp_0_control_s;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_u = reg_bp_0_control_u;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_x = reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_w = reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_r = reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_address = reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_pmp_0_cfg_l = reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_a = reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_x = reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_w = reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_r = reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_addr = reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_mask = {_GEN_6 & ~(_GEN_6 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_1_cfg_l = reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_a = reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_x = reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_w = reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_r = reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_addr = reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_mask = {_GEN_7 & ~(_GEN_7 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_2_cfg_l = reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_a = reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_x = reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_w = reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_r = reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_addr = reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_mask = {_GEN_8 & ~(_GEN_8 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_3_cfg_l = reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_a = reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_x = reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_w = reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_r = reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_addr = reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_mask = {_GEN_9 & ~(_GEN_9 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_4_cfg_l = reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_a = reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_x = reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_w = reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_r = reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_addr = reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_mask = {_GEN_10 & ~(_GEN_10 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_5_cfg_l = reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_a = reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_x = reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_w = reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_r = reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_addr = reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_mask = {_GEN_11 & ~(_GEN_11 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_6_cfg_l = reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_a = reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_x = reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_w = reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_r = reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_addr = reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_mask = {_GEN_12 & ~(_GEN_12 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_7_cfg_l = reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_a = reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_x = reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_w = reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_r = reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_addr = reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_mask = {_GEN_13 & ~(_GEN_13 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_inhibit_cycle = reg_mcountinhibit[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40]
  assign io_trace_0_valid = io_retire | _io_trace_0_exception_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:43, :1598:32]
  assign io_trace_0_iaddr = io_pc;
  assign io_trace_0_insn = io_inst_0;
  assign io_trace_0_exception = _io_trace_0_exception_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:43]
  assign io_customCSRs_0_ren = reg_custom_read;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:36]
  assign io_customCSRs_0_wen = csr_wen & (&_decoded_decoded_T_164);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1147:12, :1203:56, :1205:18, :1482:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_customCSRs_0_wdata = _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39]
  assign io_customCSRs_0_value = reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
  assign io_customCSRs_1_ren = reg_custom_read_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:36]
  assign io_customCSRs_1_wen = csr_wen & (&_decoded_decoded_T_292);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1147:12, :1203:56, :1205:18, :1482:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_customCSRs_1_wdata = _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39]
  assign io_customCSRs_2_ren = reg_custom_read_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:36]
  assign io_customCSRs_2_wen = csr_wen & (&{decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1147:12, :1203:56, :1205:18, :1482:35, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_customCSRs_2_wdata = _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39]
  assign io_customCSRs_3_ren = reg_custom_read_3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:36]
  assign io_customCSRs_3_wen = csr_wen & (&_decoded_decoded_T_294);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1147:12, :1203:56, :1205:18, :1482:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_customCSRs_3_wdata = _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39]
endmodule

