.TH "_of_pll_clk_init" 9 "_of_pll_clk_init" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
_of_pll_clk_init \- PLL initialisation via DT
.SH SYNOPSIS
.B "void" _of_pll_clk_init
.BI "(struct device_node *node "  ","
.BI "bool pllctrl "  ");"
.SH ARGUMENTS
.IP "node" 12
device tree node for this clock
.IP "pllctrl" 12
If true, lower 6 bits of multiplier is in pllm register of
pll controller, else it is in the control register0(bit 11-6)
