// Seed: 4284286765
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output tri id_7
);
  wire id_9;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    input supply1 id_12,
    output wor id_13,
    output wor id_14,
    output logic id_15
);
  always @(*) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_15 <= -1;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_9,
      id_3,
      id_8,
      id_4
  );
endmodule
