
*** Running vivado
    with args -log double_dds_pwm_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_pwm_axi_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_dds_pwm_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_dds_pwm_axi_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10054 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1846.398 ; gain = 200.684 ; free physical = 265 ; free virtual = 14720
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_dds_pwm_axi_0_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/synth/double_dds_pwm_axi_0_0.vhd:85]
	Parameter ID bound to: 0 - type: integer 
	Parameter COUNTER_SIZE bound to: 14 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pwm_axi' declared at '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_axi.vhd:5' bound to instance 'U0' of component 'pwm_axi' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/synth/double_dds_pwm_axi_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'pwm_axi' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_axi.vhd:44]
	Parameter ID bound to: 0 - type: integer 
	Parameter COUNTER_SIZE bound to: 14 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm_logic' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_logic.vhd:24]
	Parameter COUNTER_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm_cpt' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_cpt.vhd:18]
	Parameter CPT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_cpt' (1#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_cpt.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'pwm_logic' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_logic.vhd:24]
INFO: [Synth 8-638] synthesizing module 'pwm_sync_vector' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_vector.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pwm_sync_vector' (3#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pwm_sync_bit' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_bit.vhd:19]
	Parameter stages bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_bit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pwm_sync_bit' (4#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_sync_bit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'pwm_comm' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_comm.vhd:33]
	Parameter id bound to: 0 - type: integer 
	Parameter COUNTER_SIZE bound to: 14 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_comm' (5#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_comm.vhd:33]
INFO: [Synth 8-638] synthesizing module 'pwm_handCom' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_handCom.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_handCom' (6#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_handCom.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'pwm_axi' (7#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_axi.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'double_dds_pwm_axi_0_0' (8#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/synth/double_dds_pwm_axi_0_0.vhd:85]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pwm_handCom has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[31]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[30]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[29]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[28]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[27]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[26]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[25]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[24]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[23]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[22]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[21]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[20]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[19]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[18]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[17]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[16]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[15]
WARNING: [Synth 8-3331] design pwm_comm has unconnected port writedata[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1911.117 ; gain = 265.402 ; free physical = 220 ; free virtual = 14466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1911.117 ; gain = 265.402 ; free physical = 460 ; free virtual = 14711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1911.117 ; gain = 265.402 ; free physical = 460 ; free virtual = 14711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1911.117 ; gain = 0.000 ; free physical = 435 ; free virtual = 14695
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_pwm_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_pwm_axi_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.883 ; gain = 0.000 ; free physical = 143 ; free virtual = 14366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2046.883 ; gain = 0.000 ; free physical = 207 ; free virtual = 14430
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 251 ; free virtual = 14526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 251 ; free virtual = 14526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_pwm_axi_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/sync_enable/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sync_invert/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sync_enable/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sync_invert/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_duty/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_period/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/sync_prescaler/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 245 ; free virtual = 14522
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/5aac/hdl/pwm_cpt.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:14 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 269 ; free virtual = 14548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 15    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm_sync_vector__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pwm_sync_vector__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pwm_sync_vector 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pwm_sync_bit__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pwm_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pwm_comm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
Module pwm_handCom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design pwm_axi has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[14]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[15]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[16]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[17]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[18]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[19]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[20]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[21]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[22]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[23]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[24]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[25]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[26]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[27]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[28]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[29]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_comm_inst/readdata_s_reg[30]' (FDCE) to 'U0/pwm_comm_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:20 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 242 ; free virtual = 14548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 128 ; free virtual = 13950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 127 ; free virtual = 13949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 134 ; free virtual = 13942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 275 ; free virtual = 13967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 275 ; free virtual = 13967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 274 ; free virtual = 13967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 274 ; free virtual = 13967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 272 ; free virtual = 13965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 272 ; free virtual = 13965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    14|
|3     |LUT2   |     1|
|4     |LUT3   |     6|
|5     |LUT4   |    36|
|6     |LUT5   |    23|
|7     |LUT6   |    20|
|8     |FDCE   |    16|
|9     |FDRE   |   259|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------------+------+
|      |Instance           |Module                     |Cells |
+------+-------------------+---------------------------+------+
|1     |top                |                           |   394|
|2     |  U0               |pwm_axi                    |   394|
|3     |    pwm_log_inst   |pwm_logic                  |    84|
|4     |      pwm_cpt_inst |pwm_cpt                    |    36|
|5     |    handle_comm    |pwm_handCom                |    41|
|6     |    pwm_comm_inst  |pwm_comm                   |    72|
|7     |    sync_duty      |pwm_sync_vector__xdcDup__1 |    63|
|8     |    sync_enable    |pwm_sync_bit__xdcDup__1    |     5|
|9     |    sync_invert    |pwm_sync_bit               |     4|
|10    |    sync_period    |pwm_sync_vector__xdcDup__2 |    69|
|11    |    sync_prescaler |pwm_sync_vector            |    56|
+------+-------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2046.883 ; gain = 401.168 ; free physical = 277 ; free virtual = 13970
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:11 . Memory (MB): peak = 2046.883 ; gain = 265.402 ; free physical = 318 ; free virtual = 14026
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2046.891 ; gain = 401.168 ; free physical = 318 ; free virtual = 14025
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2046.891 ; gain = 0.000 ; free physical = 464 ; free virtual = 14208
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.891 ; gain = 0.000 ; free physical = 360 ; free virtual = 14134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:50 . Memory (MB): peak = 2046.891 ; gain = 609.578 ; free physical = 593 ; free virtual = 14367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.891 ; gain = 0.000 ; free physical = 593 ; free virtual = 14367
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_pwm_axi_0_0_synth_1/double_dds_pwm_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_dds_pwm_axi_0_0, cache-ID = 67abb8d8e7aefbac
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2070.895 ; gain = 0.000 ; free physical = 1206 ; free virtual = 15022
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_pwm_axi_0_0_synth_1/double_dds_pwm_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_dds_pwm_axi_0_0_utilization_synth.rpt -pb double_dds_pwm_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 31 18:43:58 2020...
