
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Tue May 06 09:28:24 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project qs 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top qs 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 43129
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 0.81 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_4' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:37:30)
INFO: [HLS 214-248] Applying array_partition to 'stack_low': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:14:6)
INFO: [HLS 214-248] Applying array_partition to 'stack_high': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:15:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:32:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.36 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:26) in function 'qs' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:35) in function 'qs' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_35_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:35) in function 'qs' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_37_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:37) in function 'qs' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.229 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:35:19) in function 'qs' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_23_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_quicksort__WIP/qs_fast.cpp:26:12) in function 'qs' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'qs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_23_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_32_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'qs/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qs/arr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qs/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qs' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'n' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'arr' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.289 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for qs.
INFO: [VLOG 209-307] Generating Verilog RTL for qs.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.42 seconds. CPU system time: 1.67 seconds. Elapsed time: 11.49 seconds; current allocated memory: 92.980 MB.
INFO: [HLS 200-112] Total CPU user time: 11.93 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 24.78 seconds; peak allocated memory: 1.289 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  6 09:28:48 2025...
