<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:    Prototyping Multithreaded Systems</AwardTitle>
<AwardEffectiveDate>09/01/2002</AwardEffectiveDate>
<AwardExpirationDate>08/31/2005</AwardExpirationDate>
<AwardTotalIntnAmount>200000.00</AwardTotalIntnAmount>
<AwardAmount>200000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Timothy M. Pinkston</SignBlockName>
</ProgramOfficer>
<AbstractNarration>The goal of the proposed research is to develop a multithreaded prototyping environment that allows hardware and software experimentation with fine-grain and speculative multithread chip multiprocessor (CMP) architectures. This environment will allow the analysis of single-chip fine-grain threaded systems at full hardware speeds in a much more flexible manner than is possible today with software simulation, and will be the first hardware implementation to execute speculatively multithreaded applications.  This environment would be used to investigate threaded applications much more efficiently and thoroughly than any other system existing today. &lt;br/&gt;&lt;br/&gt;The prototyping environment will be built without doing any VLSI design. The key idea is that by combining ten-year-old microprocessor chips with state-of-the-art FPGA chips it is possible to build a single-board multiprocessor prototyping environment that provides support for thread level speculation (TLS) and operates at hardware speeds, yet has the latency and bandwidth characteristics equivalent to a modern CMP architecture. Such an environment will be ideal for architecture and software research on multithreaded microprocessors</AbstractNarration>
<MinAmdLetterDate>08/07/2002</MinAmdLetterDate>
<MaxAmdLetterDate>07/16/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0220138</AwardID>
<Investigator>
<FirstName>Oyekunle</FirstName>
<LastName>Olukotun</LastName>
<EmailAddress>kunle@stanford.edu</EmailAddress>
<StartDate>08/07/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Stanford University</Name>
<CityName>Stanford</CityName>
<ZipCode>943052004</ZipCode>
<PhoneNumber>6507232300</PhoneNumber>
<StreetAddress>450 Jane Stanford Way</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<ProgramElement>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
