# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../CS202_project.srcs/sources_1/new" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../CS202_project.srcs/sources_1/new/ALU.sv" \
"../../../../CS202_project.srcs/sim_1/new/ALU_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
