<?xml version="1.0" encoding="UTF-8"?>
<pmus>
  <!--
      pmnc_name     The name used by perf (case insensitive)
      cpuid         The Implementer and Primary part number from the Main ID Register (not required for uncore_pmu)
      core_name     The human readable name shown in Streamline
      dt_name       The name used in the device tree (optional)
      pmnc_counters The number of events that can be selected simultaneously
      profile       The architecture profile the processor supports. Only required for <pmu> entries. Choices are:
                        6m      ARMv6-M
                        7m      ARMv7-M
                        8m      ARMv8-M
                        7r      ARMv7-R
                        8r      ARMv8-R
                        6a      ARMv6 (not ARMv6-M)
                        7a      ARMv7-A
                        8a      ARMv8-A
      spe           The name of the SPE events descriptor associated with the PMU. By default armv8.2_spe (the Arm V8.2 architectural events only) is used if
                    SPE is detected on the target. Specifying something else here allows for more detailed set of properties to be used instead.

      Adding a line in this file allows gatord to identify the PMU. A corresponding events-*.xml file should also be added to associate events with that PMU.
  -->
  <pmu pmnc_name="DWT" cpuid="0x41c23" core_name="Cortex-M3" pmnc_counters="6" profile="7m"/>
  <pmu pmnc_name="DWT" cpuid="0x41c24" core_name="Cortex-M4" pmnc_counters="6" profile="7m"/>
  <pmu pmnc_name="DWT" cpuid="0x41c27" core_name="Cortex-M7" pmnc_counters="6" profile="7m"/>
  <pmu pmnc_name="DWT" cpuid="0x41d21" core_name="Cortex-M33" pmnc_counters="6" profile="8m"/>

  <pmu pmnc_name="ARMv7R_Cortex_R4" cpuid="0x41c14" core_name="Cortex-R4" dt_name="arm,cortex-r4" pmnc_counters="3" profile="7r"/>
  <pmu pmnc_name="ARMv7R_Cortex_R5" cpuid="0x41c15" core_name="Cortex-R5" dt_name="arm,cortex-r5" pmnc_counters="3" profile="7r"/>
  <pmu pmnc_name="ARMv7R_Cortex_R7" cpuid="0x41c17" core_name="Cortex-R7" dt_name="arm,cortex-r7" pmnc_counters="8" profile="7r"/>
  <pmu pmnc_name="ARMv7R_Cortex_R8" cpuid="0x41c18" core_name="Cortex-R8" dt_name="arm,cortex-r8" pmnc_counters="8" profile="7r"/>
  <pmu pmnc_name="ARMv8R_Cortex_R52" cpuid="0x41d13" core_name="Cortex-R52" dt_name="arm,cortex-r52" pmnc_counters="4" profile="8r"/>

  <pmu pmnc_name="ARM_ARM11" cpuid="0x41b36" core_name="ARM1136" dt_name="arm,arm1136" pmnc_counters="3" profile="6a"/>
  <pmu pmnc_name="ARM_ARM11" cpuid="0x41b56" core_name="ARM1156" dt_name="arm,arm1156" pmnc_counters="3" profile="6a"/>
  <pmu pmnc_name="ARM_ARM11" cpuid="0x41b76" core_name="ARM1176" dt_name="arm,arm1176" pmnc_counters="3" profile="6a"/>
  <pmu pmnc_name="ARM_ARM11MPCore" cpuid="0x41b02" core_name="ARM11MPCore" dt_name="arm,arm11mpcore" pmnc_counters="3" profile="6a"/>
  <pmu pmnc_name="ARMv7_Cortex_A5" cpuid="0x41c05" core_name="Cortex-A5" dt_name="arm,cortex-a5" pmnc_counters="2" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A7" cpuid="0x41c07" core_name="Cortex-A7" dt_name="arm,cortex-a7" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A8" cpuid="0x41c08" core_name="Cortex-A8" dt_name="arm,cortex-a8" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A9" cpuid="0x41c09" core_name="Cortex-A9" dt_name="arm,cortex-a9" pmnc_counters="6" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A15" cpuid="0x41c0f" core_name="Cortex-A15" dt_name="arm,cortex-a15" pmnc_counters="6" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A17" cpuid="0x41c0d" core_name="Cortex-A17" dt_name="arm,cortex-a17" pmnc_counters="6" profile="7a"/>
  <pmu pmnc_name="ARMv7_Cortex_A17" cpuid="0x41c0e" core_name="Cortex-A17" dt_name="arm,cortex-a17" pmnc_counters="6" profile="7a"/>
  <pmu pmnc_name="ARMv8_Cortex_A32" cpuid="0x41d01" core_name="Cortex-A32" dt_name="arm,cortex-a32" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A35" cpuid="0x41d04" core_name="Cortex-A35" dt_name="arm,cortex-a35" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A53" cpuid="0x41d03" core_name="Cortex-A53" dt_name="arm,cortex-a53" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A55" cpuid="0x41d05" core_name="Cortex-A55" dt_name="arm,cortex-a55" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A57" cpuid="0x41d07" core_name="Cortex-A57" dt_name="arm,cortex-a57" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A72" cpuid="0x41d08" core_name="Cortex-A72" dt_name="arm,cortex-a72" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A73" cpuid="0x41d09" core_name="Cortex-A73" dt_name="arm,cortex-a73" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A75" cpuid="0x41d0a" core_name="Cortex-A75" dt_name="arm,cortex-a75" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Cortex_A76" cpuid="0x41d0b" core_name="Cortex-A76" dt_name="arm,cortex-a76" pmnc_counters="6" profile="8a"/>

  <!-- Qualcomm -->
  <pmu pmnc_name="Scorpion" cpuid="0x5100f" core_name="Scorpion" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="ScorpionMP" cpuid="0x5102d" core_name="ScorpionMP" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="Krait" cpuid="0x51049" core_name="KraitSIM" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="Krait" cpuid="0x5104d" core_name="Krait" pmnc_counters="4" profile="7a"/>
  <pmu pmnc_name="Krait" cpuid="0x5106f" core_name="Krait S4 Pro" pmnc_counters="4" profile="7a"/>

  <!-- Samsung -->
  <pmu pmnc_name="ARMv8_Exynos_M1" cpuid="0x53001" core_name="Exynos-M1/M2" pmnc_counters="6" profile="8a"/>
  <pmu pmnc_name="ARMv8_Exynos_M3" cpuid="0x53002" core_name="Exynos-M3" pmnc_counters="6" profile="8a"/>

  <!-- Cavium -->
  <pmu pmnc_name="ARMv8_Cavium_Thunder" cpuid="0x430a1" core_name="ThunderX" pmnc_counters="6" profile="8a"/>

  <!-- Ampere -->
  <pmu pmnc_name="ARMv8_Ampere_eMAG" cpuid="0x50000" core_name="eMAG" pmnc_counters="6" profile="8a"/>

  <!-- This is a guess, but at least the CPU will be recognized -->
  <pmu pmnc_name="ARMv8_NVIDIA_Denver" cpuid="0x4e000" core_name="Nvidia-Denver" pmnc_counters="6" profile="8a"/>

  <uncore_pmu pmnc_name="CCI_400" core_name="CCI_400" pmnc_counters="4"/>
  <uncore_pmu pmnc_name="CCI_400_r1" core_name="CCI_400_r1" pmnc_counters="4"/>
  <uncore_pmu pmnc_name="CCI_500" core_name="CCI_500" pmnc_counters="8" has_cycles_counter="no"/>
  <uncore_pmu pmnc_name="ccn" core_name="ARM_CCN_5XX" pmnc_counters="8"/>
  <uncore_pmu pmnc_name="l2c_310" core_name="L2C-310" pmnc_counters="2" has_cycles_counter="no"/>
  <uncore_pmu pmnc_name="arm_dsu_%d" core_name="DSU" pmnc_counters="6" />

  <!-- Ampere -->
  <uncore_pmu pmnc_name="l3c%d" core_name="L3C" pmnc_counters="4" has_cycles_counter="yes"/>
  <uncore_pmu pmnc_name="mc%d" core_name="MCU" pmnc_counters="4" has_cycles_counter="yes"/>
  <uncore_pmu pmnc_name="mcb%d" core_name="MCB" pmnc_counters="4" has_cycles_counter="yes"/>
</pmus>
