--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25699 paths analyzed, 14370 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.977ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEU1    net (fanout=4)        1.958   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.944ns (2.986ns logic, 1.958ns route)
                                                          (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEU1    net (fanout=4)        1.958   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.944ns (2.986ns logic, 1.958ns route)
                                                          (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEL1    net (fanout=4)        1.958   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.944ns (2.986ns logic, 1.958ns route)
                                                          (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEL1    net (fanout=4)        1.958   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.944ns (2.986ns logic, 1.958ns route)
                                                          (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL3    net (fanout=4)        1.843   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.829ns (2.986ns logic, 1.843ns route)
                                                          (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL3    net (fanout=4)        1.843   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.829ns (2.986ns logic, 1.843ns route)
                                                          (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.684 - 1.629)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y95.CMUX       Tshcko                0.650   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg[3]
                                                          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6
    RAMB36_X4Y20.DIADI6     net (fanout=3)        3.538   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg[6]
    RAMB36_X4Y20.CLKARDCLKL Trdck_DIA             0.737   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.925ns (1.387ns logic, 3.538ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEL3    net (fanout=4)        1.853   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.986ns logic, 1.853ns route)
                                                          (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEU2    net (fanout=4)        1.853   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y25.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.986ns logic, 1.853ns route)
                                                          (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEL2    net (fanout=4)        1.853   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.986ns logic, 1.853ns route)
                                                          (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.543 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y25.WEBWEL3    net (fanout=4)        1.853   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.986ns logic, 1.853ns route)
                                                          (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (1.546 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y24.ENBWRENU   net (fanout=4)        1.942   base_sys_i/cgra2x2_0_PORT1_BRAM_EN
    RAMB36_X2Y24.CLKBWRCLKU Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.897ns logic, 1.942ns route)
                                                          (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (1.546 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y24.ENBWRENL   net (fanout=4)        1.942   base_sys_i/cgra2x2_0_PORT1_BRAM_EN
    RAMB36_X2Y24.CLKBWRCLKL Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.839ns (2.897ns logic, 1.942ns route)
                                                          (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU3    net (fanout=4)        1.772   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.758ns (2.986ns logic, 1.772ns route)
                                                          (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU3    net (fanout=4)        1.772   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.758ns (2.986ns logic, 1.772ns route)
                                                          (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL1    net (fanout=4)        1.772   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.758ns (2.986ns logic, 1.772ns route)
                                                          (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL1    net (fanout=4)        1.772   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.758ns (2.986ns logic, 1.772ns route)
                                                          (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU1    net (fanout=4)        1.763   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.749ns (2.986ns logic, 1.763ns route)
                                                          (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.938 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU1    net (fanout=4)        1.763   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.749ns (2.986ns logic, 1.763ns route)
                                                          (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.799 - 0.872)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO1         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y25.ADDRBWRADDRL13 net (fanout=4)        1.707   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[20]
    RAMB36_X2Y25.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.727ns (3.020ns logic, 1.707ns route)
                                                              (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.934 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y17.WEBWEU2    net (fanout=4)        1.737   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[1]
    RAMB36_X4Y17.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.723ns (2.986ns logic, 1.737ns route)
                                                          (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.934 - 0.991)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y17.WEBWEL2    net (fanout=4)        1.737   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[1]
    RAMB36_X4Y17.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.723ns (2.986ns logic, 1.737ns route)
                                                          (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.799 - 0.872)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y25.ADDRBWRADDRU14 net (fanout=4)        1.667   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]
    RAMB36_X2Y25.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.687ns (3.020ns logic, 1.667ns route)
                                                              (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.938 - 0.926)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRL14 net (fanout=4)        1.752   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.772ns (3.020ns logic, 1.752ns route)
                                                              (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.799 - 0.872)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y25.ADDRBWRADDRL14 net (fanout=4)        1.667   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]
    RAMB36_X2Y25.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.687ns (3.020ns logic, 1.667ns route)
                                                              (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.799 - 0.872)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y25.ADDRBWRADDRU14 net (fanout=4)        1.667   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]
    RAMB36_X2Y25.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.687ns (3.020ns logic, 1.667ns route)
                                                              (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.938 - 0.926)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRL14 net (fanout=4)        1.752   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.772ns (3.020ns logic, 1.752ns route)
                                                              (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.799 - 0.872)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y25.ADDRBWRADDRL14 net (fanout=4)        1.667   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]
    RAMB36_X2Y25.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.687ns (3.020ns logic, 1.667ns route)
                                                              (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.799 - 0.873)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y25.ADDRBWRADDRU6 net (fanout=4)        1.662   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y25.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            4.682ns (3.020ns logic, 1.662ns route)
                                                             (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.799 - 0.873)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y25.ADDRBWRADDRU6 net (fanout=4)        1.662   base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y25.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            4.682ns (3.020ns logic, 1.662ns route)
                                                             (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y21.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X2Y20.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X2Y20.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X5Y14.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X5Y14.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X3Y17.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X4Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y24.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y24.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y25.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y25.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X4Y17.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X4Y18.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X4Y18.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y23.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y23.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y19.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20820 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.938ns.
--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B2          net (fanout=5)        1.428   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y115.B3         net (fanout=17)       2.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X27Y115.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A4         net (fanout=2)        0.922   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1
    SLICE_X28Y119.B3         net (fanout=1)        0.640   base_sys_i/axi_interconnect_1/N191
    SLICE_X28Y119.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A2         net (fanout=2)        0.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.865ns (3.015ns logic, 6.850ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B2          net (fanout=5)        1.428   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y113.C2         net (fanout=17)       2.503   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X28Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[55]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i111
    SLICE_X27Y113.C3         net (fanout=2)        0.661   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i11
    SLICE_X27Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW2
    SLICE_X26Y114.D2         net (fanout=1)        0.810   base_sys_i/axi_interconnect_1/N200
    SLICE_X26Y114.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.A5         net (fanout=2)        0.694   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.817ns (3.015ns logic, 6.802ns route)
                                                           (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.801ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B2          net (fanout=5)        1.428   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y113.C2         net (fanout=17)       2.503   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X28Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[55]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i111
    SLICE_X27Y113.C3         net (fanout=2)        0.661   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i11
    SLICE_X27Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW2
    SLICE_X26Y114.D2         net (fanout=1)        0.810   base_sys_i/axi_interconnect_1/N200
    SLICE_X26Y114.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y117.B2         net (fanout=2)        0.949   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y117.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X27Y117.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X27Y117.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.801ns (3.017ns logic, 6.784ns route)
                                                           (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1     net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.A2     net (fanout=30)       1.615   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK    Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (2.044ns logic, 7.747ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.790ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1     net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.D2     net (fanout=30)       1.617   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK    Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
    -------------------------------------------------  ---------------------------
    Total                                      9.790ns (2.041ns logic, 7.749ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1     net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.C2     net (fanout=30)       1.615   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (2.042ns logic, 7.747ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.788ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1     net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.B2     net (fanout=30)       1.614   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119
    -------------------------------------------------  ---------------------------
    Total                                      9.788ns (2.042ns logic, 7.746ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1       net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.A2       net (fanout=30)       1.615   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK      Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118
    ---------------------------------------------------  ---------------------------
    Total                                        9.769ns (2.044ns logic, 7.725ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.768ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1       net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.D2       net (fanout=30)       1.617   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK      Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
    ---------------------------------------------------  ---------------------------
    Total                                        9.768ns (2.041ns logic, 7.727ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1       net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.C2       net (fanout=30)       1.615   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK      Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120
    ---------------------------------------------------  ---------------------------
    Total                                        9.767ns (2.042ns logic, 7.725ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.766ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X27Y130.A1       net (fanout=10)       1.293   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y130.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y145.B2       net (fanout=30)       1.614   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y145.CLK      Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119
    ---------------------------------------------------  ---------------------------
    Total                                        9.766ns (2.042ns logic, 7.724ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.317ns (1.368 - 1.685)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y115.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X36Y86.B6      net (fanout=14)       1.465   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X36Y86.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1
    SLICE_X33Y92.D2      net (fanout=4)        1.194   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X33Y92.CMUX    Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X26Y109.C5     net (fanout=5)        1.904   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X26Y109.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X27Y79.D5      net (fanout=11)       1.661   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X27Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wstrb[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y72.B1      net (fanout=4)        1.077   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X27Y73.CE      net (fanout=1)        0.479   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X27Y73.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.473ns (1.693ns logic, 7.780ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B2          net (fanout=5)        1.428   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y115.B3         net (fanout=17)       2.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X27Y115.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A4         net (fanout=2)        0.922   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1
    SLICE_X28Y119.B3         net (fanout=1)        0.640   base_sys_i/axi_interconnect_1/N191
    SLICE_X28Y119.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y117.B1         net (fanout=2)        0.985   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y117.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X27Y117.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X27Y117.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.754ns (3.017ns logic, 6.737ns route)
                                                           (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR31 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y103.D1         net (fanout=5)        1.540   base_sys_i/axi_interconnect_1_S_AWADDR[31]
    SLICE_X26Y103.DMUX       Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y114.A4         net (fanout=22)       1.412   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X27Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X28Y120.B2         net (fanout=16)       1.249   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X28Y120.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215
    SLICE_X28Y120.A4         net (fanout=2)        0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215
    SLICE_X28Y120.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv213_SW1
    SLICE_X27Y120.B5         net (fanout=1)        0.414   base_sys_i/axi_interconnect_1/N176
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_S_RDATA[26]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218
    SLICE_X27Y118.A1         net (fanout=2)        1.009   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.746ns (2.960ns logic, 6.786ns route)
                                                           (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.309ns (1.376 - 1.685)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y115.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X36Y86.B6      net (fanout=14)       1.465   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X36Y86.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1
    SLICE_X33Y92.D2      net (fanout=4)        1.194   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X33Y92.CMUX    Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X26Y109.C5     net (fanout=5)        1.904   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X26Y109.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X29Y71.D4      net (fanout=11)       2.233   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X29Y71.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_39
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X29Y72.D5      net (fanout=4)        0.415   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X29Y72.D       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[127]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X28Y70.CE      net (fanout=1)        0.549   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X28Y70.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (1.693ns logic, 7.760ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y124.D2     net (fanout=17)       2.163   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X27Y124.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y119.A2     net (fanout=1)        1.140   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X28Y119.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X28Y140.B5     net (fanout=27)       2.047   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X27Y147.A5     net (fanout=1)        0.620   base_sys_i/axi_interconnect_1/N120
    SLICE_X27Y147.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X27Y114.CE     net (fanout=9)        1.597   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X27Y114.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.154ns logic, 7.567ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y124.D2     net (fanout=17)       2.163   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X27Y124.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y119.A2     net (fanout=1)        1.140   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X28Y119.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X28Y140.B5     net (fanout=27)       2.047   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X27Y147.A5     net (fanout=1)        0.620   base_sys_i/axi_interconnect_1/N120
    SLICE_X27Y147.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X27Y114.CE     net (fanout=9)        1.597   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X27Y114.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.154ns logic, 7.567ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y124.D2     net (fanout=17)       2.163   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X27Y124.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y119.A2     net (fanout=1)        1.140   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X28Y119.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X28Y140.B5     net (fanout=27)       2.047   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X27Y147.A5     net (fanout=1)        0.620   base_sys_i/axi_interconnect_1/N120
    SLICE_X27Y147.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X27Y114.CE     net (fanout=9)        1.597   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X27Y114.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.154ns logic, 7.567ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1     net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE     net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.118ns logic, 7.603ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1     net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE     net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.118ns logic, 7.603ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C2     net (fanout=17)       2.875   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X33Y143.C      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1     net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2     net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1     net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE     net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.118ns logic, 7.603ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR19 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B3          net (fanout=5)        1.265   base_sys_i/axi_interconnect_1_S_AWADDR[19]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y115.B3         net (fanout=17)       2.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X27Y115.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A4         net (fanout=2)        0.922   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1
    SLICE_X28Y119.B3         net (fanout=1)        0.640   base_sys_i/axi_interconnect_1/N191
    SLICE_X28Y119.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A2         net (fanout=2)        0.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.702ns (3.015ns logic, 6.687ns route)
                                                           (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1       net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE       net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK      Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    ---------------------------------------------------  ---------------------------
    Total                                        9.699ns (2.118ns logic, 7.581ns route)
                                                         (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1       net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE       net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK      Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    ---------------------------------------------------  ---------------------------
    Total                                        9.699ns (2.118ns logic, 7.581ns route)
                                                         (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y143.C4       net (fanout=17)       2.853   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X33Y143.C        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124
    SLICE_X33Y143.D1       net (fanout=1)        0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123
    SLICE_X33Y143.D        Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X27Y141.D2       net (fanout=4)        1.085   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X27Y141.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y144.A1       net (fanout=10)       1.036   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y144.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X30Y117.CE       net (fanout=7)        1.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X30Y117.CLK      Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    ---------------------------------------------------  ---------------------------
    Total                                        9.699ns (2.118ns logic, 7.581ns route)
                                                         (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR31 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y103.D1         net (fanout=5)        1.540   base_sys_i/axi_interconnect_1_S_AWADDR[31]
    SLICE_X26Y103.DMUX       Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y114.A4         net (fanout=22)       1.412   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X27Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y117.C5         net (fanout=16)       0.781   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y117.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y117.A2         net (fanout=3)        0.826   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y117.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1
    SLICE_X28Y119.B3         net (fanout=1)        0.640   base_sys_i/axi_interconnect_1/N191
    SLICE_X28Y119.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A2         net (fanout=2)        0.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.690ns (2.960ns logic, 6.730ns route)
                                                           (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.798 - 0.870)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.BQ      Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X38Y91.B4      net (fanout=18)       1.488   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X38Y91.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X50Y79.D2      net (fanout=43)       1.703   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X50Y79.CMUX    Topdc                 0.539   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1[45]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X26Y71.A1      net (fanout=9)        1.969   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X26Y71.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X27Y79.D1      net (fanout=1)        1.180   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X27Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wstrb[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y72.B1      net (fanout=4)        1.077   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X27Y73.CE      net (fanout=1)        0.479   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X27Y73.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.758ns logic, 7.896ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.686ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR22 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y103.C4         net (fanout=5)        1.476   base_sys_i/axi_interconnect_1_S_AWADDR[22]
    SLICE_X26Y103.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y114.A4         net (fanout=22)       1.412   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X27Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X28Y120.B2         net (fanout=16)       1.249   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X28Y120.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215
    SLICE_X28Y120.A4         net (fanout=2)        0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215
    SLICE_X28Y120.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv213_SW1
    SLICE_X27Y120.B5         net (fanout=1)        0.414   base_sys_i/axi_interconnect_1/N176
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_S_RDATA[26]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218
    SLICE_X27Y118.A1         net (fanout=2)        1.009   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.C1         net (fanout=5)        0.706   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y118.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.686ns (2.964ns logic, 6.722ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y98.B2          net (fanout=5)        1.428   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X27Y98.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y115.B3         net (fanout=17)       2.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X27Y115.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A4         net (fanout=2)        0.922   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22
    SLICE_X29Y117.A          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1
    SLICE_X28Y119.B3         net (fanout=1)        0.640   base_sys_i/axi_interconnect_1/N191
    SLICE_X28Y119.B          Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A2         net (fanout=2)        0.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y118.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y118.A3         net (fanout=5)        0.561   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y118.CLK        Tas                   0.056   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.683ns (2.978ns logic, 6.705ns route)
                                                           (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 7)
  Clock Path Skew:      -0.067ns (0.170 - 0.237)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR21 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.C2          net (fanout=5)        1.593   base_sys_i/axi_interconnect_1_S_ARADDR[21]
    SLICE_X27Y95.DMUX        Topcd                 0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y100.C5         net (fanout=15)       0.697   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X28Y100.CMUX       Tilo                  0.352   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_17
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y99.D1          net (fanout=11)       1.039   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y99.D           Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X29Y97.D3          net (fanout=3)        0.657   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X29Y97.D           Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0
    SLICE_X27Y97.D3          net (fanout=1)        0.644   base_sys_i/axi_interconnect_1/N186
    SLICE_X27Y97.D           Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y94.B1          net (fanout=3)        0.959   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y94.B           Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y93.A1          net (fanout=5)        0.857   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y93.CLK         Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    -----------------------------------------------------  ---------------------------
    Total                                          9.654ns (3.208ns logic, 6.446ns route)
                                                           (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y21.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X2Y20.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X5Y14.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X5Y14.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y15.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X4Y15.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y24.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y25.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y25.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y17.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y18.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y18.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK
  Location pin: SLICE_X26Y79.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y95.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X40Y95.BX      net (fanout=1)        0.524   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X40Y95.CLK     Tdick                 0.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.537ns logic, 0.524ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y95.BQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X40Y95.CX      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X40Y95.CLK     Tdick                 0.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.517ns logic, 0.521ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.118ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X36Y106.BX     net (fanout=1)        0.520   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X36Y106.CLK    Tdick                 0.045   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.BQ     Tcko                  0.518   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X36Y106.CX     net (fanout=1)        0.519   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X36Y106.CLK    Tdick                 0.028   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.336ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.288ns (2.705 - 2.993)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y96.AQ      Tcko                  0.456   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X29Y99.AX      net (fanout=2)        0.490   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X29Y99.CLK     Tdick                 0.067   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.523ns logic, 0.490ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.565ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.866 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y127.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y133.B2     net (fanout=3)        1.161   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.675ns logic, 2.557ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  3.259ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.908ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (2.866 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X26Y112.B1     net (fanout=3)        1.027   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X26Y112.BMUX   Tilo                  0.376   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X28Y121.A5     net (fanout=1)        0.892   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.989ns logic, 1.919ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Delay:                  3.246ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y133.B1     net (fanout=3)        0.834   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (0.675ns logic, 2.230ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  3.193ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.866 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X30Y123.A4     net (fanout=3)        1.170   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.737ns logic, 2.120ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay:                  3.093ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.866 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X30Y123.A1     net (fanout=3)        1.070   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.737ns logic, 2.020ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay:                  3.093ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y133.B3     net (fanout=3)        0.681   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.675ns logic, 2.077ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  3.081ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (2.866 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X29Y111.C1     net (fanout=3)        0.819   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (0.737ns logic, 1.993ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay:                  3.081ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.866 - 3.173)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y119.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X30Y123.A2     net (fanout=3)        1.114   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.675ns logic, 2.064ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay:                  3.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.720ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (2.866 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X26Y112.B3     net (fanout=3)        0.841   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X26Y112.BMUX   Tilo                  0.374   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X28Y121.A5     net (fanout=1)        0.892   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.987ns logic, 1.733ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Delay:                  3.061ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.866 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y127.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X26Y133.B5     net (fanout=3)        0.657   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.675ns logic, 2.053ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  3.026ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.866 - 3.178)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X29Y111.C2     net (fanout=3)        0.830   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.675ns logic, 2.004ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  3.023ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y133.B4     net (fanout=3)        0.611   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.675ns logic, 2.007ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  3.002ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.866 - 3.178)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X29Y111.C3     net (fanout=3)        0.806   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.675ns logic, 1.980ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  2.937ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.595ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.866 - 3.173)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y119.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X30Y123.A3     net (fanout=3)        0.970   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.675ns logic, 1.920ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Delay:                  2.914ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y132.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y129.C2     net (fanout=3)        1.138   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y129.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.A6     net (fanout=1)        0.698   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.737ns logic, 1.836ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  2.820ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (2.866 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X29Y111.C5     net (fanout=3)        0.558   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.737ns logic, 1.732ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.798ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.866 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y127.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y121.A2     net (fanout=3)        1.198   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.A4     net (fanout=1)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.675ns logic, 1.790ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay:                  2.792ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.866 - 3.178)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X29Y111.C4     net (fanout=3)        0.596   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.675ns logic, 1.770ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay:                  2.784ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.866 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y121.A1     net (fanout=3)        1.171   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.A4     net (fanout=1)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.675ns logic, 1.763ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay:                  2.735ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y133.B6     net (fanout=3)        0.323   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y133.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.A2     net (fanout=1)        1.396   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.675ns logic, 1.719ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay:                  2.689ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.866 - 3.173)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y119.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X30Y123.A5     net (fanout=3)        0.722   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.675ns logic, 1.672ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  2.641ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.866 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X27Y121.A3     net (fanout=3)        1.028   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X27Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.A4     net (fanout=1)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.675ns logic, 1.620ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay:                  2.602ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.866 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y129.C1     net (fanout=3)        0.831   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y129.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.A6     net (fanout=1)        0.698   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.737ns logic, 1.529ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay:                  2.589ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.866 - 3.173)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y119.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X30Y123.A6     net (fanout=3)        0.622   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X30Y123.A      Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.A1     net (fanout=1)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.675ns logic, 1.572ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay:                  2.588ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.866 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y127.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y121.A4     net (fanout=3)        0.988   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.A4     net (fanout=1)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.675ns logic, 1.580ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.578ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y132.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y129.C3     net (fanout=3)        0.802   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y129.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.A6     net (fanout=1)        0.698   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.737ns logic, 1.500ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay:                  2.536ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.866 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y121.A5     net (fanout=3)        0.923   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y121.A4     net (fanout=1)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.675ns logic, 1.515ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay:                  2.517ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.866 - 3.178)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X29Y111.C6     net (fanout=3)        0.321   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X29Y111.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y121.A3     net (fanout=1)        1.174   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.675ns logic, 1.495ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay:                  2.502ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.866 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y129.C4     net (fanout=3)        0.731   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y129.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.A6     net (fanout=1)        0.698   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.737ns logic, 1.429ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Delay:                  2.350ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.866 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y132.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y129.C5     net (fanout=3)        0.574   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y129.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y121.A6     net (fanout=1)        0.698   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y121.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.737ns logic, 1.272ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 228977 paths, 0 nets, and 34462 connections

Design statistics:
   Minimum period:   9.938ns{1}   (Maximum frequency: 100.624MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 04 13:46:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 734 MB



