Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 22:49:31 2023
| Host         : LAPTOP-AMOR10HF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.413        0.000                      0                   44        0.166        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.413        0.000                      0                   44        0.166        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.252ns (29.587%)  route 2.980ns (70.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 r  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.790     8.534    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.119     8.653 r  vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.657     9.310    vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X13Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.276    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)       -0.298    14.723    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.257ns (30.916%)  route 2.809ns (69.084%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.517     9.144    vga_sync_unit/v_count_reg0
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.813    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.257ns (30.916%)  route 2.809ns (69.084%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.517     9.144    vga_sync_unit/v_count_reg0
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.813    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.257ns (30.916%)  route 2.809ns (69.084%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.517     9.144    vga_sync_unit/v_count_reg0
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.813    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.257ns (31.094%)  route 2.786ns (68.906%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.494     9.121    vga_sync_unit/v_count_reg0
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.850    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.257ns (32.018%)  route 2.669ns (67.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.377     9.004    vga_sync_unit/v_count_reg0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.814    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.257ns (32.018%)  route 2.669ns (67.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.377     9.004    vga_sync_unit/v_count_reg0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.814    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.257ns (32.018%)  route 2.669ns (67.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.377     9.004    vga_sync_unit/v_count_reg0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.814    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.257ns (32.018%)  route 2.669ns (67.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.377     9.004    vga_sync_unit/v_count_reg0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.814    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.257ns (32.018%)  route 2.669ns (67.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.557     5.078    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=27, routed)          1.030     6.586    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.323     6.909 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.502     7.412    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.332     7.744 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.759     8.503    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.377     9.004    vga_sync_unit/v_count_reg0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.814    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X13Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=33, routed)          0.121     1.704    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.048     1.752 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.752    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y30         FDCE (Hold_fdce_C_D)         0.131     1.585    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X13Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=33, routed)          0.121     1.704    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y30         FDCE (Hold_fdce_C_D)         0.120     1.574    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=28, routed)          0.169     1.752    vga_sync_unit/h_count_reg_reg[9]_0[6]
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.120     1.575    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.808%)  route 0.173ns (48.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=28, routed)          0.173     1.756    vga_sync_unit/h_count_reg_reg[9]_0[6]
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.121     1.576    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.129%)  route 0.153ns (41.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=30, routed)          0.153     1.759    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.048     1.807 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.107     1.562    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.781%)  route 0.153ns (42.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=30, routed)          0.153     1.759    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.091     1.546    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.199     1.803    vga_sync_unit/Q[0]
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.043     1.846 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.133     1.573    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.212ns (52.914%)  route 0.189ns (47.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.189     1.793    vga_sync_unit/Q[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.048     1.841 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.824     1.951    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.107     1.560    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.558%)  route 0.189ns (47.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.189     1.793    vga_sync_unit/Q[0]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.824     1.951    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.091     1.544    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.184ns (45.918%)  route 0.217ns (54.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          0.217     1.798    vga_sync_unit/Q[5]
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.043     1.841 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y29         FDCE (Hold_fdce_C_D)         0.107     1.547    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y30   vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y31   vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y31   vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y31   vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y31   vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.341ns  (logic 10.181ns (25.237%)  route 30.160ns (74.763%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.595    38.114    controller/gen/bg_rgb1[2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.238 r  controller/gen/rgb_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.723    38.962    vga_sync_unit/bg_rgb[2]
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.150    39.112 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.580    41.692    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    45.418 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.418    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.324ns  (logic 10.179ns (25.243%)  route 30.145ns (74.757%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.823    38.342    controller/gen/bg_rgb1[2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124    38.466 r  controller/gen/rgb_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.806    39.272    vga_sync_unit/bg_rgb[3]
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.152    39.424 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.254    41.678    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.723    45.401 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.401    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.256ns  (logic 10.153ns (25.221%)  route 30.103ns (74.779%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.829    38.348    controller/gen/bg_rgb1[2]
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.472 r  controller/gen/rgb_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.484    38.956    vga_sync_unit/bg_rgb[5]
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.118    39.074 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.529    41.603    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.731    45.334 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    45.334    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.861ns  (logic 9.923ns (24.894%)  route 29.938ns (75.106%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.319    37.838    controller/gen/bg_rgb1[2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    37.962 r  controller/gen/rgb_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.797    38.760    vga_sync_unit/bg_rgb[0]
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.124    38.884 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.560    41.443    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    44.939 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.939    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.735ns  (logic 9.952ns (25.046%)  route 29.783ns (74.954%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.316    37.835    controller/gen/bg_rgb1[2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    37.959 r  controller/gen/rgb_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.796    38.755    vga_sync_unit/bg_rgb[9]
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.124    38.879 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.408    41.288    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.812 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    44.812    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.727ns  (logic 10.143ns (25.533%)  route 29.583ns (74.467%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.410    37.929    controller/gen/bg_rgb1[2]
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    38.053 r  controller/gen/rgb_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.469    38.522    vga_sync_unit/bg_rgb[8]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.118    38.640 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.442    41.083    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.721    44.804 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    44.804    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.555ns  (logic 9.931ns (25.108%)  route 29.624ns (74.892%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.324    37.843    controller/gen/bg_rgb1[2]
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124    37.967 r  controller/gen/rgb_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.444    38.411    vga_sync_unit/bg_rgb[1]
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.124    38.535 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.594    41.129    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    44.632 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.632    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.293ns  (logic 9.958ns (25.344%)  route 29.334ns (74.656%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.168    37.687    controller/gen/bg_rgb1[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    37.811 r  controller/gen/rgb_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.433    38.244    vga_sync_unit/bg_rgb[6]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.368 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.471    40.840    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    44.370 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    44.370    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.249ns  (logic 10.148ns (25.855%)  route 29.101ns (74.145%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          0.973    37.492    controller/gen/bg_rgb1[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.124    37.616 r  controller/gen/rgb_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.469    38.085    vga_sync_unit/bg_rgb[7]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.118    38.203 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.397    40.601    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.726    44.326 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    44.326    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.171ns  (logic 9.933ns (25.359%)  route 29.237ns (74.641%))
  Logic Levels:           12  (DSP48E1=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          2.985     8.518    controller/gen/Q[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.359 r  controller/gen/bg_rgb2/P[7]
                         net (fo=2620, routed)       18.328    30.687    controller/gen/bg_rgb2_n_98
    SLICE_X1Y63          MUXF8 (Prop_muxf8_S_O)       0.273    30.960 r  controller/gen/rgb_OBUF[10]_inst_i_5834/O
                         net (fo=1, routed)           0.936    31.896    controller/gen/rgb_OBUF[10]_inst_i_5834_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.316    32.212 r  controller/gen/rgb_OBUF[10]_inst_i_3619/O
                         net (fo=1, routed)           0.000    32.212    controller/gen/rgb_OBUF[10]_inst_i_3619_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    32.429 r  controller/gen/rgb_OBUF[10]_inst_i_1478/O
                         net (fo=1, routed)           0.000    32.429    controller/gen/rgb_OBUF[10]_inst_i_1478_n_0
    SLICE_X3Y63          MUXF8 (Prop_muxf8_I1_O)      0.094    32.523 r  controller/gen/rgb_OBUF[10]_inst_i_511/O
                         net (fo=1, routed)           0.763    33.286    controller/gen/rgb_OBUF[10]_inst_i_511_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.316    33.602 r  controller/gen/rgb_OBUF[10]_inst_i_172/O
                         net (fo=1, routed)           0.000    33.602    controller/gen/rgb_OBUF[10]_inst_i_172_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I1_O)      0.245    33.847 r  controller/gen/rgb_OBUF[10]_inst_i_56/O
                         net (fo=1, routed)           0.906    34.753    controller/gen/rgb_OBUF[10]_inst_i_56_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.298    35.051 r  controller/gen/rgb_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           1.344    36.395    controller/gen/rgb_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    36.519 r  controller/gen/rgb_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.131    37.650    controller/gen/bg_rgb1[2]
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    37.774 r  controller/gen/rgb_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.433    38.207    vga_sync_unit/bg_rgb[4]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    38.331 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.411    40.742    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    44.248 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    44.248    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.339ns (73.686%)  route 0.478ns (26.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X9Y30          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.478     2.060    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.258 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.258    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.368ns (73.423%)  route 0.495ns (26.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X10Y29         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.495     2.099    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.304 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.480ns (58.304%)  route 1.058ns (41.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.177     2.132    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.177 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.577     2.754    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.980 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.980    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.458ns (54.292%)  route 1.227ns (45.708%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.177     2.132    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.177 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.746     2.923    rgb_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.127 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.127    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.539ns (50.945%)  route 1.482ns (49.055%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.503     2.458    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.046     2.504 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.675     3.179    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.284     4.463 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.463    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.479ns (48.391%)  route 1.577ns (51.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.528     2.483    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.045     2.528 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.745     3.273    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.498 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.498    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.459ns (47.690%)  route 1.600ns (52.310%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.460     2.415    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.460 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.836     3.296    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.500 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.500    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.451ns (47.413%)  route 1.609ns (52.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.503     2.458    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.045     2.503 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.802     3.305    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.501 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.501    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.543ns (49.926%)  route 1.548ns (50.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.460     2.415    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.042     2.457 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.241    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.292     4.533 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.533    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.461ns (46.906%)  route 1.653ns (53.094%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.304     1.910    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=11, routed)          0.598     2.553    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.598 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.751     3.349    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.556 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.556    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.441ns (36.503%)  route 2.507ns (63.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.507     3.948    vga_sync_unit/AR[0]
    SLICE_X12Y31         FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440     4.781    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.441ns (36.503%)  route 2.507ns (63.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.507     3.948    vga_sync_unit/AR[0]
    SLICE_X13Y31         FDCE                                         f  vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440     4.781    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.441ns (36.503%)  route 2.507ns (63.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.507     3.948    vga_sync_unit/AR[0]
    SLICE_X13Y31         FDCE                                         f  vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440     4.781    vga_sync_unit/CLK
    SLICE_X13Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.441ns (36.503%)  route 2.507ns (63.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.507     3.948    vga_sync_unit/AR[0]
    SLICE_X12Y31         FDCE                                         f  vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440     4.781    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.441ns (36.503%)  route 2.507ns (63.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.507     3.948    vga_sync_unit/AR[0]
    SLICE_X12Y31         FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440     4.781    vga_sync_unit/CLK
    SLICE_X12Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.441ns (36.671%)  route 2.489ns (63.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.489     3.930    vga_sync_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438     4.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.441ns (36.671%)  route 2.489ns (63.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.489     3.930    vga_sync_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438     4.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.441ns (36.671%)  route 2.489ns (63.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.489     3.930    vga_sync_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438     4.779    vga_sync_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.441ns (37.844%)  route 2.367ns (62.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.367     3.809    vga_sync_unit/AR[0]
    SLICE_X12Y30         FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439     4.780    vga_sync_unit/CLK
    SLICE_X12Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.441ns (37.844%)  route 2.367ns (62.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.367     3.809    vga_sync_unit/AR[0]
    SLICE_X13Y30         FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439     4.780    vga_sync_unit/CLK
    SLICE_X13Y30         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.210ns (20.583%)  route 0.808ns (79.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.808     1.018    vga_sync_unit/AR[0]
    SLICE_X9Y30          FDCE                                         f  vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X9Y30          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.210ns (19.293%)  route 0.876ns (80.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.876     1.086    vga_sync_unit/AR[0]
    SLICE_X10Y29         FDCE                                         f  vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X10Y29         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.210ns (19.293%)  route 0.876ns (80.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.876     1.086    vga_sync_unit/AR[0]
    SLICE_X10Y29         FDCE                                         f  vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X10Y29         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.210ns (19.293%)  route 0.876ns (80.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.876     1.086    vga_sync_unit/AR[0]
    SLICE_X10Y29         FDCE                                         f  vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X10Y29         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X12Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X12Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X13Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X13Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X13Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X13Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.592%)  route 0.982ns (82.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.982     1.191    vga_sync_unit/AR[0]
    SLICE_X13Y29         FDCE                                         f  vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_sync_unit/CLK
    SLICE_X13Y29         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C





