# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20336 \
    name weights_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_0 \
    op interface \
    ports { weights_0_address0 { O 16 vector } weights_0_ce0 { O 1 bit } weights_0_q0 { I 32 vector } weights_0_address1 { O 16 vector } weights_0_ce1 { O 1 bit } weights_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20337 \
    name weights_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_1 \
    op interface \
    ports { weights_1_address0 { O 16 vector } weights_1_ce0 { O 1 bit } weights_1_q0 { I 32 vector } weights_1_address1 { O 16 vector } weights_1_ce1 { O 1 bit } weights_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20338 \
    name weights_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_2 \
    op interface \
    ports { weights_2_address0 { O 16 vector } weights_2_ce0 { O 1 bit } weights_2_q0 { I 32 vector } weights_2_address1 { O 16 vector } weights_2_ce1 { O 1 bit } weights_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20339 \
    name weights_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_3 \
    op interface \
    ports { weights_3_address0 { O 16 vector } weights_3_ce0 { O 1 bit } weights_3_q0 { I 32 vector } weights_3_address1 { O 16 vector } weights_3_ce1 { O 1 bit } weights_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20340 \
    name weights_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_4 \
    op interface \
    ports { weights_4_address0 { O 16 vector } weights_4_ce0 { O 1 bit } weights_4_q0 { I 32 vector } weights_4_address1 { O 16 vector } weights_4_ce1 { O 1 bit } weights_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20341 \
    name weights_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_5 \
    op interface \
    ports { weights_5_address0 { O 16 vector } weights_5_ce0 { O 1 bit } weights_5_q0 { I 32 vector } weights_5_address1 { O 16 vector } weights_5_ce1 { O 1 bit } weights_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20342 \
    name weights_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_6 \
    op interface \
    ports { weights_6_address0 { O 16 vector } weights_6_ce0 { O 1 bit } weights_6_q0 { I 32 vector } weights_6_address1 { O 16 vector } weights_6_ce1 { O 1 bit } weights_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20343 \
    name weights_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_7 \
    op interface \
    ports { weights_7_address0 { O 16 vector } weights_7_ce0 { O 1 bit } weights_7_q0 { I 32 vector } weights_7_address1 { O 16 vector } weights_7_ce1 { O 1 bit } weights_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20344 \
    name biases \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename biases \
    op interface \
    ports { biases_address0 { O 7 vector } biases_ce0 { O 1 bit } biases_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'biases'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20335 \
    name maxp2d_64_feature_map_stream127 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_maxp2d_64_feature_map_stream127 \
    op interface \
    ports { maxp2d_64_feature_map_stream127_dout { I 32 vector } maxp2d_64_feature_map_stream127_num_data_valid { I 3 vector } maxp2d_64_feature_map_stream127_fifo_cap { I 3 vector } maxp2d_64_feature_map_stream127_empty_n { I 1 bit } maxp2d_64_feature_map_stream127_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20345 \
    name dense_feature_map_stream128 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_feature_map_stream128 \
    op interface \
    ports { dense_feature_map_stream128_din { O 32 vector } dense_feature_map_stream128_num_data_valid { I 3 vector } dense_feature_map_stream128_fifo_cap { I 3 vector } dense_feature_map_stream128_full_n { I 1 bit } dense_feature_map_stream128_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20346 \
    name dense_activations_stream129 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_activations_stream129 \
    op interface \
    ports { dense_activations_stream129_din { O 1 vector } dense_activations_stream129_num_data_valid { I 8 vector } dense_activations_stream129_fifo_cap { I 8 vector } dense_activations_stream129_full_n { I 1 bit } dense_activations_stream129_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20347 \
    name dense_f_map_out134 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_f_map_out134 \
    op interface \
    ports { dense_f_map_out134_din { O 32 vector } dense_f_map_out134_num_data_valid { I 8 vector } dense_f_map_out134_fifo_cap { I 8 vector } dense_f_map_out134_full_n { I 1 bit } dense_f_map_out134_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


