<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>30</insertion-point-position>
  <wave>
    <expr>clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>&lt;embedded&gt;::top.subsys.chk_data_integrity.ast_packet_integrity</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.chk_data_integrity.chosen_byte_data</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.chk_data_integrity.chosen_byte</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.chk_data_integrity.chosen_packet_arrived</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.chk_data_integrity.received_byte_data</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.chk_data_integrity.received_byte</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.chk_data_integrity.chosen_byte_flag</expr>
    <label/>
    <radix/>
  </wave>
  <spacer/>
  <wave collapsed="true">
    <expr>subsys.intcon.gnt</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.state_reg</expr>
    <label/>
    <radix>subsys.packet_builder0.state_reg</radix>
  </wave>
  <wave collapsed="true">
    <expr>chk_top.pb0_data_sel_top</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>chk_top.pb0_byte_cnt_top</expr>
    <label/>
    <radix/>
  </wave>
  <group collapsed="true">
    <expr/>
    <label>AXI_INTCON</label>
    <group collapsed="true">
      <expr/>
      <label>ar_c_inmem</label>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_araddr_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_arlen_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_arvalid_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_arready_inmem</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr/>
      <label>r_c_inmem</label>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_rdata_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_rlast_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_rvalid_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_rready_inmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_rresp_inmem</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr/>
      <label>aw_c_outmem</label>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_awaddr_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_awlen_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_awvalid_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_awready_outmem</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr/>
      <label>w_c_outmem</label>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_wdata_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_wstrb_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_wlast_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_wvalid_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_wready_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>subsys.intcon.m_axi_int_bresp_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_bvalid_outmem</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>subsys.intcon.m_axi_int_bready_outmem</expr>
        <label/>
        <radix/>
      </wave>
    </group>
  </group>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.M_AXI_WDATA</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.M_AXI_RDATA</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.byte_cnt_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.data_sel_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.read_burst_len_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.fifo_data_s(0)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.fifo_data_s(1)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.fifo_data_s(2)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_out_wr_data_reg</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.written_pulse_bytes_reg</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in_rd_data_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.read_index_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.packet_builder0.fifo_out_wr_en_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_out.wr_data_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.packet_builder0.fifo_in.empty_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.fifo_cnt_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.fifo_data_s(3)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.chk_data_integrity.rdata(7 downto 0)</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.packet_builder0.axi_read_vld_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_in.write_index_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.header_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.M_AXI_WSTRB</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.crc_out_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>subsys.packet_builder0.crc_ready_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_out.fifo_data_s(0)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>subsys.packet_builder0.fifo_out.fifo_data_s(1)</expr>
    <label/>
    <radix/>
  </wave>
  <highlightlist>
    <!--Users can remove the highlightlist block if they want to load the signal save file into older version of JasperGold-->
    <highlight>
      <expr>FIFO_IN</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>M_AXI_ARADDR</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_ARREADY</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>M_AXI_ARVALID</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_AWADDR</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_AWVALID</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_BREADY</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_RDATA</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>M_AXI_RREADY</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_RRESP</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>M_AXI_WDATA</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_WSTRB</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>M_AXI_WVALID</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>chk_pb.awready</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.axi_awv_awr_flag</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.bresp</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.bvalid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.rlast</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.rvalid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>chk_pb.wready</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>data_sel_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>master_axi_cont_ctrl.axi_wlast</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>state_reg</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>written_pulse_bytes_reg</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>chk_pb.chk_data_integrity.chosen_byte_data</expr>
      <color>#00ff00</color>
    </highlight>
    <highlight>
      <expr>chk_pb.chk_data_integrity.received_byte_data</expr>
      <color>#ff5757</color>
    </highlight>
  </highlightlist>
</wavelist>
