// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/04/2025 11:11:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dsa_top_integrated (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[9:0] SW;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dsa_fsm|Mult0~8 ;
wire \dsa_fsm|Mult0~9 ;
wire \dsa_fsm|Mult0~10 ;
wire \dsa_fsm|Mult0~11 ;
wire \dsa_fsm|Mult0~12 ;
wire \dsa_fsm|Mult0~13 ;
wire \dsa_fsm|Mult0~14 ;
wire \dsa_fsm|Mult0~15 ;
wire \dsa_fsm|Mult0~16 ;
wire \dsa_fsm|Mult0~17 ;
wire \dsa_fsm|Mult0~18 ;
wire \dsa_fsm|Mult0~19 ;
wire \dsa_fsm|Mult0~20 ;
wire \dsa_fsm|Mult0~21 ;
wire \dsa_fsm|Mult0~22 ;
wire \dsa_fsm|Mult0~23 ;
wire \dsa_fsm|Mult0~24 ;
wire \dsa_fsm|Mult0~25 ;
wire \dsa_fsm|Mult0~26 ;
wire \dsa_fsm|Mult0~27 ;
wire \dsa_fsm|Mult0~28 ;
wire \dsa_fsm|Mult0~29 ;
wire \dsa_fsm|Mult0~30 ;
wire \dsa_fsm|Mult0~31 ;
wire \dsa_fsm|Mult0~32 ;
wire \dsa_fsm|Mult0~33 ;
wire \dsa_fsm|Mult0~34 ;
wire \dsa_fsm|Mult0~35 ;
wire \dsa_fsm|Mult0~36 ;
wire \dsa_fsm|Mult0~37 ;
wire \dsa_fsm|Mult0~38 ;
wire \dsa_fsm|Mult0~39 ;
wire \Mult0~8_resulta ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult1~8_resulta ;
wire \Mult1~9 ;
wire \Mult1~10 ;
wire \Mult1~11 ;
wire \Mult1~12 ;
wire \Mult1~13 ;
wire \Mult1~14 ;
wire \Mult1~15 ;
wire \Mult1~16 ;
wire \Mult1~17 ;
wire \Mult1~18 ;
wire \Mult1~19 ;
wire \Mult1~20 ;
wire \Mult1~21 ;
wire \Mult1~22 ;
wire \Mult1~23 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \dsa_fetch|Mult1~324 ;
wire \dsa_fetch|Mult1~325 ;
wire \dsa_fetch|Mult1~326 ;
wire \dsa_fetch|Mult1~327 ;
wire \dsa_fetch|Mult1~328 ;
wire \dsa_fetch|Mult1~329 ;
wire \dsa_fetch|Mult1~330 ;
wire \dsa_fetch|Mult1~331 ;
wire \dsa_fetch|Mult1~332 ;
wire \dsa_fetch|Mult1~333 ;
wire \dsa_fetch|Mult1~334 ;
wire \dsa_fetch|Mult1~335 ;
wire \dsa_fetch|Mult1~336 ;
wire \dsa_fetch|Mult1~337 ;
wire \dsa_fetch|Mult1~338 ;
wire \dsa_fetch|Mult1~339 ;
wire \dsa_fetch|Mult1~8 ;
wire \dsa_fetch|Mult1~9 ;
wire \dsa_fetch|Mult1~10 ;
wire \dsa_fetch|Mult1~11 ;
wire \dsa_fetch|Mult1~12 ;
wire \dsa_fetch|Mult1~13 ;
wire \dsa_fetch|Mult1~14 ;
wire \dsa_fetch|Mult1~15 ;
wire \dsa_fetch|Mult1~16 ;
wire \dsa_fetch|Mult1~17 ;
wire \dsa_fetch|Mult1~18 ;
wire \dsa_fetch|Mult1~19 ;
wire \dsa_fetch|Mult1~20 ;
wire \dsa_fetch|Mult1~21 ;
wire \dsa_fetch|Mult1~22 ;
wire \dsa_fetch|Mult1~23 ;
wire \dsa_fetch|Mult1~24 ;
wire \dsa_fetch|Mult1~25 ;
wire \dsa_fetch|Mult1~26 ;
wire \dsa_fetch|Mult1~27 ;
wire \dsa_fetch|Mult1~28 ;
wire \dsa_fetch|Mult1~29 ;
wire \dsa_fetch|Mult1~30 ;
wire \dsa_fetch|Mult1~31 ;
wire \dsa_fetch|Mult1~32 ;
wire \dsa_fetch|Mult1~33 ;
wire \dsa_fetch|Mult1~34 ;
wire \dsa_fetch|Mult1~35 ;
wire \dsa_fetch|Mult1~36 ;
wire \dsa_fetch|Mult1~37 ;
wire \dsa_fetch|Mult1~38 ;
wire \dsa_fetch|Mult1~39 ;
wire \Mult2~324 ;
wire \Mult2~325 ;
wire \Mult2~326 ;
wire \Mult2~327 ;
wire \Mult2~328 ;
wire \Mult2~329 ;
wire \Mult2~330 ;
wire \Mult2~331 ;
wire \Mult2~332 ;
wire \Mult2~333 ;
wire \Mult2~334 ;
wire \Mult2~335 ;
wire \Mult2~336 ;
wire \Mult2~337 ;
wire \Mult2~338 ;
wire \Mult2~339 ;
wire \Mult2~8 ;
wire \Mult2~9 ;
wire \Mult2~10 ;
wire \Mult2~11 ;
wire \Mult2~12 ;
wire \Mult2~13 ;
wire \Mult2~14 ;
wire \Mult2~15 ;
wire \Mult2~16 ;
wire \Mult2~17 ;
wire \Mult2~18 ;
wire \Mult2~19 ;
wire \Mult2~20 ;
wire \Mult2~21 ;
wire \Mult2~22 ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \dsa_dp|Mult7~mac_resulta ;
wire \dsa_dp|Mult7~315 ;
wire \dsa_dp|Mult7~316 ;
wire \dsa_dp|Mult7~317 ;
wire \dsa_dp|Mult7~318 ;
wire \dsa_dp|Mult7~319 ;
wire \dsa_dp|Mult7~320 ;
wire \dsa_dp|Mult7~321 ;
wire \dsa_dp|Mult7~338 ;
wire \dsa_dp|Mult7~339 ;
wire \dsa_dp|Mult7~8 ;
wire \dsa_dp|Mult7~9 ;
wire \dsa_dp|Mult7~10 ;
wire \dsa_dp|Mult7~11 ;
wire \dsa_dp|Mult7~12 ;
wire \dsa_dp|Mult7~13 ;
wire \dsa_dp|Mult7~14 ;
wire \dsa_dp|Mult7~15 ;
wire \dsa_dp|Mult7~16 ;
wire \dsa_dp|Mult7~17 ;
wire \dsa_dp|Mult7~18 ;
wire \dsa_dp|Mult7~19 ;
wire \dsa_dp|Mult7~20 ;
wire \dsa_dp|Mult7~21 ;
wire \dsa_dp|Mult7~22 ;
wire \dsa_dp|Mult7~23 ;
wire \dsa_dp|Mult7~24 ;
wire \dsa_dp|Mult7~25 ;
wire \dsa_dp|Mult7~26 ;
wire \dsa_dp|Mult7~27 ;
wire \dsa_dp|Mult7~28 ;
wire \dsa_dp|Mult7~29 ;
wire \dsa_dp|Mult7~30 ;
wire \dsa_dp|Mult7~31 ;
wire \dsa_dp|Mult7~32 ;
wire \dsa_dp|Mult7~33 ;
wire \dsa_dp|Mult7~34 ;
wire \dsa_dp|Mult7~35 ;
wire \dsa_dp|Mult7~36 ;
wire \dsa_dp|Mult7~37 ;
wire \dsa_dp|Mult7~38 ;
wire \dsa_dp|Mult7~39 ;
wire \dsa_dp|Mult7~40 ;
wire \dsa_dp|Mult7~41 ;
wire \dsa_dp|Mult7~42 ;
wire \dsa_dp|Mult7~43 ;
wire \dsa_dp|Mult7~44 ;
wire \dsa_dp|Mult7~45 ;
wire \dsa_fetch|Mult0~24 ;
wire \dsa_fetch|Mult0~25 ;
wire \dsa_fetch|Mult0~26 ;
wire \dsa_fetch|Mult0~27 ;
wire \dsa_fetch|Mult0~28 ;
wire \dsa_fetch|Mult0~29 ;
wire \dsa_fetch|Mult0~30 ;
wire \dsa_fetch|Mult0~31 ;
wire \dsa_fetch|Mult0~32 ;
wire \dsa_fetch|Mult0~33 ;
wire \dsa_fetch|Mult0~34 ;
wire \dsa_fetch|Mult0~35 ;
wire \dsa_fetch|Mult0~36 ;
wire \dsa_fetch|Mult0~37 ;
wire \dsa_fetch|Mult0~38 ;
wire \dsa_fetch|Mult0~39 ;
wire \dsa_fetch|Mult0~40 ;
wire \dsa_fetch|Mult0~41 ;
wire \dsa_fetch|Mult0~42 ;
wire \dsa_fetch|Mult0~43 ;
wire \dsa_fetch|Mult0~44 ;
wire \dsa_fetch|Mult0~45 ;
wire \dsa_fetch|Mult0~46 ;
wire \dsa_fetch|Mult0~47 ;
wire \dsa_fetch|Mult0~48 ;
wire \dsa_fetch|Mult0~49 ;
wire \dsa_fetch|Mult0~50 ;
wire \dsa_fetch|Mult0~51 ;
wire \dsa_fetch|Mult0~52 ;
wire \dsa_fetch|Mult0~53 ;
wire \dsa_fetch|Mult0~54 ;
wire \dsa_fetch|Mult0~55 ;
wire \dsa_fetch|Mult0~56 ;
wire \dsa_fetch|Mult0~57 ;
wire \dsa_fetch|Mult0~58 ;
wire \dsa_fetch|Mult0~59 ;
wire \dsa_fetch|Mult0~60 ;
wire \dsa_fetch|Mult0~61 ;
wire \dsa_fetch|Mult0~62 ;
wire \dsa_fetch|Mult0~63 ;
wire \dsa_fetch|Mult0~64 ;
wire \dsa_fetch|Mult0~65 ;
wire \dsa_fetch|Mult0~66 ;
wire \dsa_fetch|Mult0~67 ;
wire \dsa_fetch|Mult0~68 ;
wire \dsa_fetch|Mult0~69 ;
wire \dsa_fetch|Mult0~70 ;
wire \dsa_fetch|Mult0~71 ;
wire \dsa_dp|Mult3~8_resulta ;
wire \dsa_dp|Mult3~9 ;
wire \dsa_dp|Mult3~10 ;
wire \dsa_dp|Mult3~11 ;
wire \dsa_dp|Mult3~12 ;
wire \dsa_dp|Mult3~13 ;
wire \dsa_dp|Mult3~14 ;
wire \dsa_dp|Mult3~15 ;
wire \dsa_dp|Mult3~32 ;
wire \dsa_dp|Mult3~33 ;
wire \dsa_dp|Mult3~34 ;
wire \dsa_dp|Mult3~35 ;
wire \dsa_dp|Mult3~36 ;
wire \dsa_dp|Mult3~37 ;
wire \dsa_dp|Mult3~38 ;
wire \dsa_dp|Mult3~39 ;
wire \dsa_dp|Mult3~40 ;
wire \dsa_dp|Mult3~41 ;
wire \dsa_dp|Mult3~42 ;
wire \dsa_dp|Mult3~43 ;
wire \dsa_dp|Mult3~44 ;
wire \dsa_dp|Mult3~45 ;
wire \dsa_dp|Mult3~46 ;
wire \dsa_dp|Mult3~47 ;
wire \dsa_dp|Mult3~48 ;
wire \dsa_dp|Mult3~49 ;
wire \dsa_dp|Mult3~50 ;
wire \dsa_dp|Mult3~51 ;
wire \dsa_dp|Mult3~52 ;
wire \dsa_dp|Mult3~53 ;
wire \dsa_dp|Mult3~54 ;
wire \dsa_dp|Mult3~55 ;
wire \dsa_dp|Mult3~56 ;
wire \dsa_dp|Mult3~57 ;
wire \dsa_dp|Mult3~58 ;
wire \dsa_dp|Mult3~59 ;
wire \dsa_dp|Mult3~60 ;
wire \dsa_dp|Mult3~61 ;
wire \dsa_dp|Mult3~62 ;
wire \dsa_dp|Mult3~63 ;
wire \dsa_dp|Mult3~64 ;
wire \dsa_dp|Mult3~65 ;
wire \dsa_dp|Mult3~66 ;
wire \dsa_dp|Mult3~67 ;
wire \dsa_dp|Mult3~68 ;
wire \dsa_dp|Mult3~69 ;
wire \dsa_dp|Mult3~70 ;
wire \dsa_dp|Mult3~71 ;
wire \dsa_dp|Mult6~8 ;
wire \dsa_dp|Mult6~9 ;
wire \dsa_dp|Mult6~10 ;
wire \dsa_dp|Mult6~11 ;
wire \dsa_dp|Mult6~12 ;
wire \dsa_dp|Mult6~13 ;
wire \dsa_dp|Mult6~14 ;
wire \dsa_dp|Mult6~15 ;
wire \dsa_dp|Mult6~16 ;
wire \dsa_dp|Mult6~17 ;
wire \dsa_dp|Mult6~18 ;
wire \dsa_dp|Mult6~19 ;
wire \dsa_dp|Mult6~20 ;
wire \dsa_dp|Mult6~21 ;
wire \dsa_dp|Mult6~22 ;
wire \dsa_dp|Mult6~23 ;
wire \dsa_dp|Mult6~24 ;
wire \dsa_dp|Mult6~25 ;
wire \dsa_dp|Mult6~26 ;
wire \dsa_dp|Mult6~27 ;
wire \dsa_dp|Mult6~28 ;
wire \dsa_dp|Mult6~29 ;
wire \dsa_dp|Mult6~30 ;
wire \dsa_dp|Mult6~31 ;
wire \dsa_dp|Mult6~32 ;
wire \dsa_dp|Mult6~33 ;
wire \dsa_dp|Mult6~34 ;
wire \dsa_dp|Mult6~35 ;
wire \dsa_dp|Mult6~36 ;
wire \dsa_dp|Mult6~37 ;
wire \dsa_dp|Mult6~38 ;
wire \dsa_dp|Mult6~39 ;
wire \dsa_dp|Mult6~40 ;
wire \dsa_dp|Mult6~41 ;
wire \dsa_dp|Mult6~42 ;
wire \dsa_dp|Mult6~43 ;
wire \dsa_dp|Mult6~44 ;
wire \dsa_dp|Mult6~45 ;
wire \Mult4~56 ;
wire \Mult4~57 ;
wire \Mult4~58 ;
wire \Mult4~59 ;
wire \Mult4~60 ;
wire \Mult4~61 ;
wire \Mult4~62 ;
wire \Mult4~63 ;
wire \Mult4~64 ;
wire \Mult4~65 ;
wire \Mult4~66 ;
wire \Mult4~67 ;
wire \Mult4~68 ;
wire \Mult4~69 ;
wire \Mult4~70 ;
wire \Mult4~71 ;
wire \Mult4~72 ;
wire \Mult4~73 ;
wire \Mult4~74 ;
wire \Mult4~75 ;
wire \Mult4~76 ;
wire \Mult4~77 ;
wire \Mult4~78 ;
wire \Mult4~79 ;
wire \Mult4~80 ;
wire \Mult4~81 ;
wire \Mult4~82 ;
wire \Mult4~83 ;
wire \Mult4~84 ;
wire \Mult4~85 ;
wire \Mult4~86 ;
wire \Mult4~87 ;
wire \Mult4~88 ;
wire \Mult4~89 ;
wire \Mult4~90 ;
wire \Mult4~91 ;
wire \Mult4~92 ;
wire \Mult4~93 ;
wire \Mult4~94 ;
wire \Mult4~95 ;
wire \Mult3~56 ;
wire \Mult3~57 ;
wire \Mult3~58 ;
wire \Mult3~59 ;
wire \Mult3~60 ;
wire \Mult3~61 ;
wire \Mult3~62 ;
wire \Mult3~63 ;
wire \Mult3~64 ;
wire \Mult3~65 ;
wire \Mult3~66 ;
wire \Mult3~67 ;
wire \Mult3~68 ;
wire \Mult3~69 ;
wire \Mult3~70 ;
wire \Mult3~71 ;
wire \Mult3~72 ;
wire \Mult3~73 ;
wire \Mult3~74 ;
wire \Mult3~75 ;
wire \Mult3~76 ;
wire \Mult3~77 ;
wire \Mult3~78 ;
wire \Mult3~79 ;
wire \Mult3~80 ;
wire \Mult3~81 ;
wire \Mult3~82 ;
wire \Mult3~83 ;
wire \Mult3~84 ;
wire \Mult3~85 ;
wire \Mult3~86 ;
wire \Mult3~87 ;
wire \Mult3~88 ;
wire \Mult3~89 ;
wire \Mult3~90 ;
wire \Mult3~91 ;
wire \Mult3~92 ;
wire \Mult3~93 ;
wire \Mult3~94 ;
wire \Mult3~95 ;
wire \dsa_dp|Mult1~8_resulta ;
wire \dsa_dp|Mult1~9 ;
wire \dsa_dp|Mult1~10 ;
wire \dsa_dp|Mult1~11 ;
wire \dsa_dp|Mult1~12 ;
wire \dsa_dp|Mult1~13 ;
wire \dsa_dp|Mult1~14 ;
wire \dsa_dp|Mult1~15 ;
wire \dsa_dp|Mult1~32 ;
wire \dsa_dp|Mult1~33 ;
wire \dsa_dp|Mult1~34 ;
wire \dsa_dp|Mult1~35 ;
wire \dsa_dp|Mult1~36 ;
wire \dsa_dp|Mult1~37 ;
wire \dsa_dp|Mult1~38 ;
wire \dsa_dp|Mult1~39 ;
wire \dsa_dp|Mult1~40 ;
wire \dsa_dp|Mult1~41 ;
wire \dsa_dp|Mult1~42 ;
wire \dsa_dp|Mult1~43 ;
wire \dsa_dp|Mult1~44 ;
wire \dsa_dp|Mult1~45 ;
wire \dsa_dp|Mult1~46 ;
wire \dsa_dp|Mult1~47 ;
wire \dsa_dp|Mult1~48 ;
wire \dsa_dp|Mult1~49 ;
wire \dsa_dp|Mult1~50 ;
wire \dsa_dp|Mult1~51 ;
wire \dsa_dp|Mult1~52 ;
wire \dsa_dp|Mult1~53 ;
wire \dsa_dp|Mult1~54 ;
wire \dsa_dp|Mult1~55 ;
wire \dsa_dp|Mult1~56 ;
wire \dsa_dp|Mult1~57 ;
wire \dsa_dp|Mult1~58 ;
wire \dsa_dp|Mult1~59 ;
wire \dsa_dp|Mult1~60 ;
wire \dsa_dp|Mult1~61 ;
wire \dsa_dp|Mult1~62 ;
wire \dsa_dp|Mult1~63 ;
wire \dsa_dp|Mult1~64 ;
wire \dsa_dp|Mult1~65 ;
wire \dsa_dp|Mult1~66 ;
wire \dsa_dp|Mult1~67 ;
wire \dsa_dp|Mult1~68 ;
wire \dsa_dp|Mult1~69 ;
wire \dsa_dp|Mult1~70 ;
wire \dsa_dp|Mult1~71 ;
wire \dsa_dp|Add2~33 ;
wire \dsa_dp|Add2~34 ;
wire \dsa_dp|Add2~35 ;
wire \dsa_dp|Add2~36 ;
wire \dsa_dp|Add2~37 ;
wire \dsa_dp|Add2~38 ;
wire \dsa_dp|Add2~39 ;
wire \dsa_dp|Add2~40 ;
wire \dsa_dp|Add2~41 ;
wire \dsa_dp|Add2~42 ;
wire \dsa_dp|Add2~43 ;
wire \dsa_dp|Add2~44 ;
wire \dsa_dp|Add2~45 ;
wire \dsa_dp|Add2~46 ;
wire \dsa_dp|Add2~47 ;
wire \dsa_dp|Add2~48 ;
wire \dsa_dp|Add2~49 ;
wire \dsa_dp|Add2~50 ;
wire \dsa_dp|Add2~51 ;
wire \dsa_dp|Add2~52 ;
wire \dsa_dp|Add2~53 ;
wire \dsa_dp|Add2~54 ;
wire \dsa_dp|Add2~55 ;
wire \dsa_dp|Add2~56 ;
wire \dsa_dp|Add2~57 ;
wire \dsa_dp|Add2~58 ;
wire \dsa_dp|Add2~59 ;
wire \dsa_dp|Add2~60 ;
wire \dsa_dp|Add2~61 ;
wire \dsa_dp|Add2~62 ;
wire \dsa_dp|Add2~63 ;
wire \dsa_dp|Add2~64 ;
wire \dsa_dp|Add2~65 ;
wire \dsa_dp|Add2~66 ;
wire \dsa_dp|Add2~67 ;
wire \dsa_dp|Add2~68 ;
wire \dsa_dp|Add2~69 ;
wire \dsa_dp|Add2~70 ;
wire \dsa_dp|Add2~71 ;
wire \Mult3~379 ;
wire \Mult3~380 ;
wire \Mult3~381 ;
wire \Mult3~382 ;
wire \Mult3~383 ;
wire \Mult3~384 ;
wire \Mult3~385 ;
wire \Mult3~386 ;
wire \Mult3~387 ;
wire \Mult3~388 ;
wire \Mult3~389 ;
wire \Mult3~390 ;
wire \Mult3~391 ;
wire \Mult3~392 ;
wire \Mult3~393 ;
wire \Mult3~394 ;
wire \Mult3~395 ;
wire \Mult3~396 ;
wire \Mult3~397 ;
wire \Mult3~398 ;
wire \Mult3~399 ;
wire \Mult3~400 ;
wire \Mult3~401 ;
wire \Mult3~402 ;
wire \Mult3~403 ;
wire \Mult3~404 ;
wire \Mult3~405 ;
wire \Mult3~406 ;
wire \Mult3~407 ;
wire \Mult3~408 ;
wire \Mult3~409 ;
wire \Mult3~410 ;
wire \Mult3~411 ;
wire \Mult3~412 ;
wire \Mult3~413 ;
wire \Mult3~414 ;
wire \Mult3~415 ;
wire \Mult3~416 ;
wire \Mult3~417 ;
wire \Mult3~418 ;
wire \Mult3~419 ;
wire \Mult3~420 ;
wire \Mult3~421 ;
wire \Mult3~422 ;
wire \Mult3~423 ;
wire \Mult3~424 ;
wire \Mult3~425 ;
wire \Mult3~426 ;
wire \Mult3~427 ;
wire \Mult3~428 ;
wire \Mult3~429 ;
wire \Mult3~430 ;
wire \Mult3~431 ;
wire \Mult3~432 ;
wire \Mult3~433 ;
wire \Mult3~434 ;
wire \Mult3~435 ;
wire \Mult3~436 ;
wire \dsa_dp|Mult2~8_resulta ;
wire \dsa_dp|Mult2~9 ;
wire \dsa_dp|Mult2~10 ;
wire \dsa_dp|Mult2~11 ;
wire \dsa_dp|Mult2~12 ;
wire \dsa_dp|Mult2~13 ;
wire \dsa_dp|Mult2~14 ;
wire \dsa_dp|Mult2~15 ;
wire \dsa_dp|Mult2~32 ;
wire \dsa_dp|Mult2~33 ;
wire \dsa_dp|Mult2~34 ;
wire \dsa_dp|Mult2~35 ;
wire \dsa_dp|Mult2~36 ;
wire \dsa_dp|Mult2~37 ;
wire \dsa_dp|Mult2~38 ;
wire \dsa_dp|Mult2~39 ;
wire \dsa_dp|Mult2~40 ;
wire \dsa_dp|Mult2~41 ;
wire \dsa_dp|Mult2~42 ;
wire \dsa_dp|Mult2~43 ;
wire \dsa_dp|Mult2~44 ;
wire \dsa_dp|Mult2~45 ;
wire \dsa_dp|Mult2~46 ;
wire \dsa_dp|Mult2~47 ;
wire \dsa_dp|Mult2~48 ;
wire \dsa_dp|Mult2~49 ;
wire \dsa_dp|Mult2~50 ;
wire \dsa_dp|Mult2~51 ;
wire \dsa_dp|Mult2~52 ;
wire \dsa_dp|Mult2~53 ;
wire \dsa_dp|Mult2~54 ;
wire \dsa_dp|Mult2~55 ;
wire \dsa_dp|Mult2~56 ;
wire \dsa_dp|Mult2~57 ;
wire \dsa_dp|Mult2~58 ;
wire \dsa_dp|Mult2~59 ;
wire \dsa_dp|Mult2~60 ;
wire \dsa_dp|Mult2~61 ;
wire \dsa_dp|Mult2~62 ;
wire \dsa_dp|Mult2~63 ;
wire \dsa_dp|Mult2~64 ;
wire \dsa_dp|Mult2~65 ;
wire \dsa_dp|Mult2~66 ;
wire \dsa_dp|Mult2~67 ;
wire \dsa_dp|Mult2~68 ;
wire \dsa_dp|Mult2~69 ;
wire \dsa_dp|Mult2~70 ;
wire \dsa_dp|Mult2~71 ;
wire \dsa_dp|Mult0~8_resulta ;
wire \dsa_dp|Mult0~9 ;
wire \dsa_dp|Mult0~10 ;
wire \dsa_dp|Mult0~11 ;
wire \dsa_dp|Mult0~12 ;
wire \dsa_dp|Mult0~13 ;
wire \dsa_dp|Mult0~14 ;
wire \dsa_dp|Mult0~15 ;
wire \dsa_dp|Mult0~32 ;
wire \dsa_dp|Mult0~33 ;
wire \dsa_dp|Mult0~34 ;
wire \dsa_dp|Mult0~35 ;
wire \dsa_dp|Mult0~36 ;
wire \dsa_dp|Mult0~37 ;
wire \dsa_dp|Mult0~38 ;
wire \dsa_dp|Mult0~39 ;
wire \dsa_dp|Mult0~40 ;
wire \dsa_dp|Mult0~41 ;
wire \dsa_dp|Mult0~42 ;
wire \dsa_dp|Mult0~43 ;
wire \dsa_dp|Mult0~44 ;
wire \dsa_dp|Mult0~45 ;
wire \dsa_dp|Mult0~46 ;
wire \dsa_dp|Mult0~47 ;
wire \dsa_dp|Mult0~48 ;
wire \dsa_dp|Mult0~49 ;
wire \dsa_dp|Mult0~50 ;
wire \dsa_dp|Mult0~51 ;
wire \dsa_dp|Mult0~52 ;
wire \dsa_dp|Mult0~53 ;
wire \dsa_dp|Mult0~54 ;
wire \dsa_dp|Mult0~55 ;
wire \dsa_dp|Mult0~56 ;
wire \dsa_dp|Mult0~57 ;
wire \dsa_dp|Mult0~58 ;
wire \dsa_dp|Mult0~59 ;
wire \dsa_dp|Mult0~60 ;
wire \dsa_dp|Mult0~61 ;
wire \dsa_dp|Mult0~62 ;
wire \dsa_dp|Mult0~63 ;
wire \dsa_dp|Mult0~64 ;
wire \dsa_dp|Mult0~65 ;
wire \dsa_dp|Mult0~66 ;
wire \dsa_dp|Mult0~67 ;
wire \dsa_dp|Mult0~68 ;
wire \dsa_dp|Mult0~69 ;
wire \dsa_dp|Mult0~70 ;
wire \dsa_dp|Mult0~71 ;
wire \Mult4~379 ;
wire \Mult4~380 ;
wire \Mult4~381 ;
wire \Mult4~382 ;
wire \Mult4~383 ;
wire \Mult4~384 ;
wire \Mult4~385 ;
wire \Mult4~386 ;
wire \Mult4~387 ;
wire \Mult4~388 ;
wire \Mult4~389 ;
wire \Mult4~390 ;
wire \Mult4~391 ;
wire \Mult4~392 ;
wire \Mult4~393 ;
wire \Mult4~394 ;
wire \Mult4~395 ;
wire \Mult4~396 ;
wire \Mult4~397 ;
wire \Mult4~398 ;
wire \Mult4~399 ;
wire \Mult4~400 ;
wire \Mult4~401 ;
wire \Mult4~402 ;
wire \Mult4~403 ;
wire \Mult4~404 ;
wire \Mult4~405 ;
wire \Mult4~406 ;
wire \Mult4~407 ;
wire \Mult4~408 ;
wire \Mult4~409 ;
wire \Mult4~410 ;
wire \Mult4~411 ;
wire \Mult4~412 ;
wire \Mult4~413 ;
wire \Mult4~414 ;
wire \Mult4~415 ;
wire \Mult4~416 ;
wire \Mult4~417 ;
wire \Mult4~418 ;
wire \Mult4~419 ;
wire \Mult4~420 ;
wire \Mult4~421 ;
wire \Mult4~422 ;
wire \Mult4~423 ;
wire \Mult4~424 ;
wire \Mult4~425 ;
wire \Mult4~426 ;
wire \Mult4~427 ;
wire \Mult4~428 ;
wire \Mult4~429 ;
wire \Mult4~430 ;
wire \Mult4~431 ;
wire \Mult4~432 ;
wire \Mult4~433 ;
wire \Mult4~434 ;
wire \Mult4~435 ;
wire \Mult4~436 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \key_prev[2]~2_combout ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputCLKENA0_outclk ;
wire \key2_pulse~0_combout ;
wire \key2_pulse~q ;
wire \comb~0_combout ;
wire \dsa_fsm|busy~combout ;
wire \dsa_fsm|Selector64~0_combout ;
wire \dsa_fsm|state.ST_IDLE~q ;
wire \dsa_fsm|Selector64~2_combout ;
wire \dsa_fsm|state.ST_INIT~q ;
wire \dsa_fsm|LessThan1~0_combout ;
wire \dsa_fsm|x_reg[9]~1_combout ;
wire \dsa_fsm|Add2~125_sumout ;
wire \dsa_fsm|Add2~126 ;
wire \dsa_fsm|Add2~121_sumout ;
wire \dsa_fsm|Add2~122 ;
wire \dsa_fsm|Add2~117_sumout ;
wire \dsa_fsm|Add2~118 ;
wire \dsa_fsm|Add2~113_sumout ;
wire \dsa_fsm|Add2~114 ;
wire \dsa_fsm|Add2~109_sumout ;
wire \dsa_fsm|Add2~110 ;
wire \dsa_fsm|Add2~105_sumout ;
wire \dsa_fsm|Add2~106 ;
wire \dsa_fsm|Add2~101_sumout ;
wire \dsa_fsm|Add2~102 ;
wire \dsa_fsm|Add2~97_sumout ;
wire \dsa_fsm|Add2~98 ;
wire \dsa_fsm|Add2~93_sumout ;
wire \dsa_fsm|Add2~94 ;
wire \dsa_fsm|Add2~89_sumout ;
wire \dsa_fsm|Add2~90 ;
wire \dsa_fsm|Add2~85_sumout ;
wire \dsa_fsm|Add2~86 ;
wire \dsa_fsm|Add2~81_sumout ;
wire \dsa_fsm|Add2~82 ;
wire \dsa_fsm|Add2~77_sumout ;
wire \dsa_fsm|Add2~78 ;
wire \dsa_fsm|Add2~73_sumout ;
wire \dsa_fsm|Add2~74 ;
wire \dsa_fsm|Add2~69_sumout ;
wire \dsa_fsm|Add2~70 ;
wire \dsa_fsm|Add2~65_sumout ;
wire \dsa_fsm|Add2~66 ;
wire \dsa_fsm|Add2~61_sumout ;
wire \dsa_fsm|Add2~62 ;
wire \dsa_fsm|Add2~57_sumout ;
wire \dsa_fsm|Add2~58 ;
wire \dsa_fsm|Add2~53_sumout ;
wire \dsa_fsm|Add2~54 ;
wire \dsa_fsm|Add2~49_sumout ;
wire \dsa_fsm|Add2~50 ;
wire \dsa_fsm|Add2~45_sumout ;
wire \dsa_fsm|Add2~46 ;
wire \dsa_fsm|Add2~41_sumout ;
wire \dsa_fsm|Add2~42 ;
wire \dsa_fsm|Add2~37_sumout ;
wire \dsa_fsm|Add2~38 ;
wire \dsa_fsm|Add2~33_sumout ;
wire \dsa_fsm|Add2~34 ;
wire \dsa_fsm|Add2~29_sumout ;
wire \dsa_fsm|Add2~30 ;
wire \dsa_fsm|Add2~25_sumout ;
wire \dsa_fsm|Add2~26 ;
wire \dsa_fsm|Add2~21_sumout ;
wire \dsa_fsm|Add2~22 ;
wire \dsa_fsm|Add2~17_sumout ;
wire \dsa_fsm|Add2~18 ;
wire \dsa_fsm|Add2~13_sumout ;
wire \dsa_fsm|Add2~14 ;
wire \dsa_fsm|Add2~9_sumout ;
wire \dsa_fsm|Add2~10 ;
wire \dsa_fsm|Add2~6 ;
wire \dsa_fsm|Add2~1_sumout ;
wire \dsa_fsm|Selector66~0_combout ;
wire \dsa_fsm|state.ST_REQUEST_FETCH~q ;
wire \dsa_fetch|Selector0~0_combout ;
wire \dsa_fetch|state.ST_IDLE~q ;
wire \dsa_fetch|next_state.ST_SETUP~0_combout ;
wire \dsa_fetch|state.ST_SETUP~q ;
wire \dsa_fetch|state.ST_FETCH_0~q ;
wire \dsa_fetch|state.ST_FETCH_1~q ;
wire \dsa_fetch|state.ST_FETCH_2~feeder_combout ;
wire \dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ;
wire \dsa_fetch|state.ST_FETCH_3~feeder_combout ;
wire \dsa_fetch|state.ST_FETCH_3~q ;
wire \dsa_fetch|state.ST_DONE~q ;
wire \dsa_fsm|state.ST_WAIT_FETCH~0_combout ;
wire \dsa_fsm|state.ST_WAIT_FETCH~q ;
wire \dsa_dp|done~q ;
wire \dsa_fsm|Selector68~0_combout ;
wire \dsa_fsm|state.ST_INTERPOLATE~q ;
wire \dsa_fsm|Selector64~1_combout ;
wire \dsa_fsm|state.ST_WRITE~q ;
wire \dsa_fsm|state.ST_NEXT_PIXEL~q ;
wire \dsa_fsm|Add2~5_sumout ;
wire \dsa_fsm|LessThan1~1_combout ;
wire \dsa_fsm|LessThan1~3_combout ;
wire \dsa_fsm|LessThan1~4_combout ;
wire \dsa_fsm|LessThan1~6_combout ;
wire \dsa_fsm|LessThan1~7_combout ;
wire \dsa_fsm|LessThan1~8_combout ;
wire \dsa_fsm|LessThan1~12_combout ;
wire \dsa_fsm|LessThan1~11_combout ;
wire \dsa_fsm|LessThan1~13_combout ;
wire \dsa_fsm|LessThan1~10_combout ;
wire \dsa_fsm|LessThan1~14_combout ;
wire \dsa_fsm|LessThan1~9_combout ;
wire \dsa_fsm|LessThan1~15_combout ;
wire \dsa_fsm|LessThan1~16_combout ;
wire \dsa_fsm|LessThan1~17_combout ;
wire \dsa_fsm|LessThan1~18_combout ;
wire \dsa_fsm|LessThan1~5_combout ;
wire \dsa_fsm|LessThan1~19_combout ;
wire \dsa_fsm|LessThan1~20_combout ;
wire \dsa_fsm|LessThan1~21_combout ;
wire \dsa_fsm|LessThan1~2_combout ;
wire \dsa_fsm|LessThan1~22_combout ;
wire \dsa_fsm|LessThan1~23_combout ;
wire \dsa_fsm|Selector71~0_combout ;
wire \dsa_fsm|Selector71~1_combout ;
wire \dsa_fsm|state.ST_DONE~q ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \dsa_fetch|state.ST_IDLE~DUPLICATE_q ;
wire \dsa_fsm|x_reg[15]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[15]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~2 ;
wire \dsa_fsm|Add0~29_sumout ;
wire \dsa_fsm|x_reg[9]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[9]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~30 ;
wire \dsa_fsm|Add0~25_sumout ;
wire \dsa_fsm|x_reg[10]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[10]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~26 ;
wire \dsa_fsm|Add0~21_sumout ;
wire \dsa_fsm|x_reg[11]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[11]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~22 ;
wire \dsa_fsm|Add0~17_sumout ;
wire \dsa_fsm|x_reg[12]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[12]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~18 ;
wire \dsa_fsm|Add0~13_sumout ;
wire \dsa_fsm|x_reg[13]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[13]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~14 ;
wire \dsa_fsm|Add0~9_sumout ;
wire \dsa_fsm|x_reg[14]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[14]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~10 ;
wire \dsa_fsm|Add0~5_sumout ;
wire \dsa_fsm|LessThan0~0_combout ;
wire \dsa_fsm|Add0~61_sumout ;
wire \dsa_fsm|x_reg[0]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[0]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~62 ;
wire \dsa_fsm|Add0~57_sumout ;
wire \dsa_fsm|x_reg[1]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[1]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~58 ;
wire \dsa_fsm|Add0~53_sumout ;
wire \dsa_fsm|x_reg[2]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[2]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~54 ;
wire \dsa_fsm|Add0~49_sumout ;
wire \dsa_fsm|x_reg[3]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[3]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~50 ;
wire \dsa_fsm|Add0~45_sumout ;
wire \dsa_fsm|x_reg[4]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[4]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~46 ;
wire \dsa_fsm|Add0~41_sumout ;
wire \dsa_fsm|x_reg[5]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[5]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~42 ;
wire \dsa_fsm|Add0~37_sumout ;
wire \dsa_fsm|x_reg[6]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[6]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~38 ;
wire \dsa_fsm|Add0~33_sumout ;
wire \dsa_fsm|LessThan0~2_combout ;
wire \dsa_fsm|LessThan0~4_combout ;
wire \dsa_fsm|LessThan0~5_combout ;
wire \dsa_fsm|LessThan0~3_combout ;
wire \dsa_fsm|LessThan0~6_combout ;
wire \dsa_fsm|LessThan0~7_combout ;
wire \dsa_fsm|LessThan0~1_combout ;
wire \dsa_fsm|LessThan0~8_combout ;
wire \dsa_fsm|LessThan0~9_combout ;
wire \dsa_fsm|x_reg[9]~0_combout ;
wire \dsa_fsm|x_reg[7]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[7]~_Duplicate_2_q ;
wire \dsa_fsm|Add0~34 ;
wire \dsa_fsm|Add0~1_sumout ;
wire \dsa_fsm|x_reg[8]~SCLR_LUT_combout ;
wire \dsa_fsm|x_reg[8]~_Duplicate_2_q ;
wire \dsa_fetch|img_width_r[9]~feeder_combout ;
wire \dsa_fsm|LessThan0~10_combout ;
wire \dsa_fsm|LessThan0~12_combout ;
wire \dsa_fsm|LessThan0~14_combout ;
wire \dsa_fsm|LessThan0~15_combout ;
wire \dsa_fsm|LessThan0~13_combout ;
wire \dsa_fsm|LessThan0~16_combout ;
wire \dsa_fsm|LessThan0~17_combout ;
wire \dsa_fsm|LessThan0~11_combout ;
wire \dsa_fsm|LessThan0~18_combout ;
wire \dsa_fsm|LessThan0~19_combout ;
wire \dsa_fsm|y_reg[14]~0_combout ;
wire \dsa_fsm|y_reg[0]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~1_sumout ;
wire \dsa_fsm|y_reg[0]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[1]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~2 ;
wire \dsa_fsm|Add1~5_sumout ;
wire \dsa_fsm|y_reg[1]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[2]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~6 ;
wire \dsa_fsm|Add1~9_sumout ;
wire \dsa_fsm|y_reg[2]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[3]~_Duplicate_3feeder_combout ;
wire \dsa_fsm|y_reg[3]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~10 ;
wire \dsa_fsm|Add1~13_sumout ;
wire \dsa_fsm|y_reg[3]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[4]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~14 ;
wire \dsa_fsm|Add1~17_sumout ;
wire \dsa_fsm|y_reg[4]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[5]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~18 ;
wire \dsa_fsm|Add1~21_sumout ;
wire \dsa_fsm|y_reg[5]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[6]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~22 ;
wire \dsa_fsm|Add1~25_sumout ;
wire \dsa_fsm|y_reg[6]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[7]~_Duplicate_3feeder_combout ;
wire \dsa_fsm|y_reg[7]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~26 ;
wire \dsa_fsm|Add1~29_sumout ;
wire \dsa_fsm|y_reg[7]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[8]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~30 ;
wire \dsa_fsm|Add1~33_sumout ;
wire \dsa_fsm|y_reg[8]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[9]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~34 ;
wire \dsa_fsm|Add1~37_sumout ;
wire \dsa_fsm|y_reg[9]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[10]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~38 ;
wire \dsa_fsm|Add1~41_sumout ;
wire \dsa_fsm|y_reg[10]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[11]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~42 ;
wire \dsa_fsm|Add1~45_sumout ;
wire \dsa_fsm|y_reg[11]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[12]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~46 ;
wire \dsa_fsm|Add1~49_sumout ;
wire \dsa_fsm|y_reg[12]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[13]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~50 ;
wire \dsa_fsm|Add1~53_sumout ;
wire \dsa_fsm|y_reg[13]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[14]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~54 ;
wire \dsa_fsm|Add1~57_sumout ;
wire \dsa_fsm|y_reg[14]~SCLR_LUT_combout ;
wire \dsa_fsm|y_reg[15]~_Duplicate_3_q ;
wire \dsa_fsm|Add1~58 ;
wire \dsa_fsm|Add1~61_sumout ;
wire \dsa_fsm|y_reg[15]~SCLR_LUT_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Div0|auto_generated|divider|divider|op_2~10 ;
wire \Div0|auto_generated|divider|divider|op_2~6 ;
wire \Div0|auto_generated|divider|divider|op_2~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_2~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_2~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~10 ;
wire \Div0|auto_generated|divider|divider|op_10~14 ;
wire \Div0|auto_generated|divider|divider|op_10~6 ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~61_combout ;
wire \Div0|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~51_combout ;
wire \Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Equal2~4_combout ;
wire \Div0|auto_generated|divider|divider|op_11~10 ;
wire \Div0|auto_generated|divider|divider|op_11~14 ;
wire \Div0|auto_generated|divider|divider|op_11~18 ;
wire \Div0|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~6 ;
wire \Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~62_combout ;
wire \Div0|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[19]~52_combout ;
wire \Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~43_combout ;
wire \Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \Equal2~3_combout ;
wire \Div0|auto_generated|divider|divider|op_12~10 ;
wire \Div0|auto_generated|divider|divider|op_12~14 ;
wire \Div0|auto_generated|divider|divider|op_12~18 ;
wire \Div0|auto_generated|divider|divider|op_12~22 ;
wire \Div0|auto_generated|divider|divider|op_12~6 ;
wire \Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~63_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[29]~53_combout ;
wire \Div0|auto_generated|divider|divider|op_12~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \Div0|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~35_combout ;
wire \Div0|auto_generated|divider|divider|op_12~9_sumout ;
wire \Equal2~2_combout ;
wire \Div0|auto_generated|divider|divider|op_13~10 ;
wire \Div0|auto_generated|divider|divider|op_13~14 ;
wire \Div0|auto_generated|divider|divider|op_13~18 ;
wire \Div0|auto_generated|divider|divider|op_13~22 ;
wire \Div0|auto_generated|divider|divider|op_13~26 ;
wire \Div0|auto_generated|divider|divider|op_13~6 ;
wire \Div0|auto_generated|divider|divider|op_13~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_13~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~64_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[39]~54_combout ;
wire \Div0|auto_generated|divider|divider|op_13~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[38]~45_combout ;
wire \Div0|auto_generated|divider|divider|op_13~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_13~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~36_combout ;
wire \Div0|auto_generated|divider|divider|op_13~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~27_combout ;
wire \Div0|auto_generated|divider|divider|op_13~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_14~10 ;
wire \Div0|auto_generated|divider|divider|op_14~14 ;
wire \Div0|auto_generated|divider|divider|op_14~18 ;
wire \Div0|auto_generated|divider|divider|op_14~22 ;
wire \Div0|auto_generated|divider|divider|op_14~26 ;
wire \Div0|auto_generated|divider|divider|op_14~30 ;
wire \Div0|auto_generated|divider|divider|op_14~6 ;
wire \Div0|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~65_combout ;
wire \Div0|auto_generated|divider|divider|op_14~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~55_combout ;
wire \Div0|auto_generated|divider|divider|op_14~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~46_combout ;
wire \Div0|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~37_combout ;
wire \Div0|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~28_combout ;
wire \Div0|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_14~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_14~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_15~10 ;
wire \Div0|auto_generated|divider|divider|op_15~14 ;
wire \Div0|auto_generated|divider|divider|op_15~18 ;
wire \Div0|auto_generated|divider|divider|op_15~22 ;
wire \Div0|auto_generated|divider|divider|op_15~26 ;
wire \Div0|auto_generated|divider|divider|op_15~30 ;
wire \Div0|auto_generated|divider|divider|op_15~34 ;
wire \Div0|auto_generated|divider|divider|op_15~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_15~6 ;
wire \Div0|auto_generated|divider|divider|op_15~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~58_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~50_combout ;
wire \Div0|auto_generated|divider|divider|op_15~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~56_combout ;
wire \Div0|auto_generated|divider|divider|op_15~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~47_combout ;
wire \Div0|auto_generated|divider|divider|op_15~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~34_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~38_combout ;
wire \Div0|auto_generated|divider|divider|op_15~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~29_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_15~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_15~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_15~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_16~10 ;
wire \Div0|auto_generated|divider|divider|op_16~14 ;
wire \Div0|auto_generated|divider|divider|op_16~18 ;
wire \Div0|auto_generated|divider|divider|op_16~22 ;
wire \Div0|auto_generated|divider|divider|op_16~26 ;
wire \Div0|auto_generated|divider|divider|op_16~30 ;
wire \Div0|auto_generated|divider|divider|op_16~34 ;
wire \Div0|auto_generated|divider|divider|op_16~38 ;
wire \Div0|auto_generated|divider|divider|op_16~6_cout ;
wire \Div0|auto_generated|divider|divider|op_16~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_16~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~33_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~49_combout ;
wire \Div0|auto_generated|divider|divider|op_16~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~93_combout ;
wire \Div0|auto_generated|divider|divider|op_16~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~94_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~91_combout ;
wire \Div0|auto_generated|divider|divider|op_16~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~92_combout ;
wire \Div0|auto_generated|divider|divider|op_16~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[75]~18_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[65]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_16~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~83_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~84_combout ;
wire \Div0|auto_generated|divider|divider|op_16~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[63]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_16~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_17~38 ;
wire \Div0|auto_generated|divider|divider|op_17~10 ;
wire \Div0|auto_generated|divider|divider|op_17~14 ;
wire \Div0|auto_generated|divider|divider|op_17~18 ;
wire \Div0|auto_generated|divider|divider|op_17~22 ;
wire \Div0|auto_generated|divider|divider|op_17~26 ;
wire \Div0|auto_generated|divider|divider|op_17~30 ;
wire \Div0|auto_generated|divider|divider|op_17~34 ;
wire \Div0|auto_generated|divider|divider|op_17~6_cout ;
wire \Div0|auto_generated|divider|divider|op_17~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_17~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~40_combout ;
wire \Div0|auto_generated|divider|divider|op_17~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~30_combout ;
wire \Div0|auto_generated|divider|divider|op_17~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[75]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_17~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_17~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_17~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_17~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~38 ;
wire \Div0|auto_generated|divider|divider|op_3~34 ;
wire \Div0|auto_generated|divider|divider|op_3~10 ;
wire \Div0|auto_generated|divider|divider|op_3~14 ;
wire \Div0|auto_generated|divider|divider|op_3~18 ;
wire \Div0|auto_generated|divider|divider|op_3~22 ;
wire \Div0|auto_generated|divider|divider|op_3~26 ;
wire \Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~32_combout ;
wire \Div0|auto_generated|divider|divider|op_17~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~48_combout ;
wire \Div0|auto_generated|divider|divider|op_3~30 ;
wire \Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~41_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~89_combout ;
wire \Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~90_combout ;
wire \Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~24_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~85_combout ;
wire \Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~86_combout ;
wire \Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~70_combout ;
wire \Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~74_combout ;
wire \Div0|auto_generated|divider|divider|op_3~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~38 ;
wire \Div0|auto_generated|divider|divider|op_4~34 ;
wire \Div0|auto_generated|divider|divider|op_4~30 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~22 ;
wire \Div0|auto_generated|divider|divider|op_4~26 ;
wire \Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~26_combout ;
wire \Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~31_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~87_combout ;
wire \Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~88_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~15_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~79_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~80_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~98_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~99_combout ;
wire \Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~100_combout ;
wire \Div0|auto_generated|divider|divider|op_4~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~38 ;
wire \Div0|auto_generated|divider|divider|op_5~34 ;
wire \Div0|auto_generated|divider|divider|op_5~30 ;
wire \Div0|auto_generated|divider|divider|op_5~26 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~72_combout ;
wire \Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~75_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~105_combout ;
wire \Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~106_combout ;
wire \Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[109]~108_combout ;
wire \Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~38 ;
wire \Div0|auto_generated|divider|divider|op_6~34 ;
wire \Div0|auto_generated|divider|divider|op_6~30 ;
wire \Div0|auto_generated|divider|divider|op_6~26 ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~81_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~82_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[113]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[114]~12_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[114]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[113]~77_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[113]~78_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~95_combout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~96_combout ;
wire \Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~101_combout ;
wire \Div0|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[109]~110_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[109]~111_combout ;
wire \Div0|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[118]~113_combout ;
wire \Div0|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~38 ;
wire \Div0|auto_generated|divider|divider|op_7~34 ;
wire \Div0|auto_generated|divider|divider|op_7~30 ;
wire \Div0|auto_generated|divider|divider|op_7~26 ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~68_combout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~97_combout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~103_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~104_combout ;
wire \Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[129]~112_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[118]~115_combout ;
wire \Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[118]~116_combout ;
wire \Div0|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~119_combout ;
wire \Div0|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~38 ;
wire \Div0|auto_generated|divider|divider|op_8~34 ;
wire \Div0|auto_generated|divider|divider|op_8~30 ;
wire \Div0|auto_generated|divider|divider|op_8~26 ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[123]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[123]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~73_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~76_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~102_combout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[129]~107_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[129]~109_combout ;
wire \Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[138]~114_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~117_combout ;
wire \Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~118_combout ;
wire \Div0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~120_combout ;
wire \Div0|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~38_cout ;
wire \Div0|auto_generated|divider|divider|op_9~34_cout ;
wire \Div0|auto_generated|divider|divider|op_9~30_cout ;
wire \Div0|auto_generated|divider|divider|op_9~26_cout ;
wire \Div0|auto_generated|divider|divider|op_9~22_cout ;
wire \Div0|auto_generated|divider|divider|op_9~18_cout ;
wire \Div0|auto_generated|divider|divider|op_9~14_cout ;
wire \Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \inv_scale_q8_8[0]~0_combout ;
wire \inv_scale_q8_8[1]~1_combout ;
wire \inv_scale_q8_8[2]~2_combout ;
wire \inv_scale_q8_8[3]~3_combout ;
wire \inv_scale_q8_8[4]~4_combout ;
wire \inv_scale_q8_8[5]~5_combout ;
wire \inv_scale_q8_8[6]~6_combout ;
wire \inv_scale_q8_8[7]~7_combout ;
wire \inv_scale_q8_8[8]~8_combout ;
wire \inv_scale_q8_8[9]~9_combout ;
wire \inv_scale_q8_8[10]~10_combout ;
wire \inv_scale_q8_8[11]~11_combout ;
wire \inv_scale_q8_8[12]~12_combout ;
wire \inv_scale_q8_8[13]~13_combout ;
wire \inv_scale_q8_8[14]~14_combout ;
wire \inv_scale_q8_8[15]~15_combout ;
wire \inv_scale_q8_8[16]~16_combout ;
wire \Mult4~mult_ll_pl[0][8] ;
wire \Mult4~mult_ll_pl[0][9] ;
wire \Mult4~mult_ll_pl[0][10] ;
wire \Mult4~mult_ll_pl[0][11] ;
wire \Mult4~mult_ll_pl[0][12] ;
wire \Mult4~mult_ll_pl[0][13] ;
wire \Mult4~mult_ll_pl[0][14] ;
wire \Mult4~mult_ll_pl[0][15] ;
wire \Mult4~mult_ll_pl[0][16] ;
wire \Mult4~mult_ll_pl[0][17] ;
wire \Mult4~mult_hl_pl[0][0] ;
wire \Mult4~mult_ll_pl[0][18] ;
wire \Mult4~1_sumout ;
wire \Mult4~mult_ll_pl[0][19] ;
wire \Mult4~mult_hl_pl[0][1] ;
wire \Mult4~2 ;
wire \Mult4~5_sumout ;
wire \Mult4~mult_ll_pl[0][20] ;
wire \Mult4~mult_hl_pl[0][2] ;
wire \Mult4~6 ;
wire \Mult4~9_sumout ;
wire \Mult4~mult_ll_pl[0][21] ;
wire \Mult4~mult_hl_pl[0][3] ;
wire \Mult4~10 ;
wire \Mult4~13_sumout ;
wire \Mult4~mult_hl_pl[0][4] ;
wire \Mult4~mult_ll_pl[0][22] ;
wire \Mult4~14 ;
wire \Mult4~17_sumout ;
wire \Mult4~mult_ll_pl[0][23] ;
wire \Mult4~mult_hl_pl[0][5] ;
wire \Mult4~18 ;
wire \Mult4~21_sumout ;
wire \dsa_fetch|Mult0~23 ;
wire \Mult3~mult_hl_pl[0][5] ;
wire \Mult3~mult_ll_pl[0][23] ;
wire \Mult3~mult_hl_pl[0][4] ;
wire \Mult3~mult_ll_pl[0][22] ;
wire \Mult3~mult_hl_pl[0][3] ;
wire \Mult3~mult_ll_pl[0][21] ;
wire \Mult3~mult_ll_pl[0][20] ;
wire \Mult3~mult_hl_pl[0][2] ;
wire \Mult3~mult_hl_pl[0][1] ;
wire \Mult3~mult_ll_pl[0][19] ;
wire \Mult3~mult_hl_pl[0][0] ;
wire \Mult3~mult_ll_pl[0][18] ;
wire \Mult3~6 ;
wire \Mult3~10 ;
wire \Mult3~14 ;
wire \Mult3~18 ;
wire \Mult3~22 ;
wire \Mult3~1_sumout ;
wire \dsa_fetch|Mult0~22 ;
wire \Mult3~21_sumout ;
wire \Mult3~17_sumout ;
wire \dsa_fetch|Mult0~21 ;
wire \dsa_fetch|Mult0~20 ;
wire \Mult3~13_sumout ;
wire \dsa_fetch|Mult0~19 ;
wire \Mult3~9_sumout ;
wire \dsa_fetch|Mult0~18 ;
wire \Mult3~5_sumout ;
wire \Mult3~mult_ll_pl[0][17] ;
wire \dsa_fetch|Mult0~17 ;
wire \Mult3~mult_ll_pl[0][16] ;
wire \dsa_fetch|Mult0~16 ;
wire \Mult3~mult_ll_pl[0][15] ;
wire \dsa_fetch|Mult0~15 ;
wire \dsa_fetch|Mult0~14 ;
wire \Mult3~mult_ll_pl[0][14] ;
wire \dsa_fetch|Mult0~13 ;
wire \Mult3~mult_ll_pl[0][13] ;
wire \dsa_fetch|Mult0~12 ;
wire \Mult3~mult_ll_pl[0][12] ;
wire \dsa_fetch|Mult0~11 ;
wire \Mult3~mult_ll_pl[0][11] ;
wire \dsa_fetch|Mult0~10 ;
wire \Mult3~mult_ll_pl[0][10] ;
wire \Mult3~mult_ll_pl[0][9] ;
wire \dsa_fetch|Mult0~9 ;
wire \dsa_fetch|Mult0~8_resulta ;
wire \Mult3~mult_ll_pl[0][8] ;
wire \dsa_fetch|Add1~14 ;
wire \dsa_fetch|Add1~18 ;
wire \dsa_fetch|Add1~22 ;
wire \dsa_fetch|Add1~26 ;
wire \dsa_fetch|Add1~30 ;
wire \dsa_fetch|Add1~34 ;
wire \dsa_fetch|Add1~38 ;
wire \dsa_fetch|Add1~42 ;
wire \dsa_fetch|Add1~46 ;
wire \dsa_fetch|Add1~50 ;
wire \dsa_fetch|Add1~54 ;
wire \dsa_fetch|Add1~58 ;
wire \dsa_fetch|Add1~62 ;
wire \dsa_fetch|Add1~6 ;
wire \dsa_fetch|Add1~10 ;
wire \dsa_fetch|Add1~1_sumout ;
wire \dsa_fetch|Add5~1_sumout ;
wire \dsa_fetch|Add5~2 ;
wire \dsa_fetch|Add5~5_sumout ;
wire \dsa_fetch|Add5~6 ;
wire \dsa_fetch|Add5~9_sumout ;
wire \dsa_fetch|Add5~10 ;
wire \dsa_fetch|Add5~13_sumout ;
wire \dsa_fetch|Add5~14 ;
wire \dsa_fetch|Add5~17_sumout ;
wire \dsa_fetch|Add5~18 ;
wire \dsa_fetch|Add5~21_sumout ;
wire \dsa_fetch|Add5~22 ;
wire \dsa_fetch|Add5~25_sumout ;
wire \dsa_fetch|Add5~26 ;
wire \dsa_fetch|Add5~29_sumout ;
wire \dsa_fetch|Add5~30 ;
wire \dsa_fetch|Add5~33_sumout ;
wire \dsa_fetch|Add5~34 ;
wire \dsa_fetch|Add5~37_sumout ;
wire \dsa_fetch|Add5~38 ;
wire \dsa_fetch|Add5~41_sumout ;
wire \dsa_fetch|Add5~42 ;
wire \dsa_fetch|Add5~45_sumout ;
wire \dsa_fetch|Add5~46 ;
wire \dsa_fetch|Add5~49_sumout ;
wire \dsa_fetch|Add5~50 ;
wire \dsa_fetch|Add5~53_sumout ;
wire \dsa_fetch|Add5~54 ;
wire \dsa_fetch|Add5~57_sumout ;
wire \dsa_fetch|Add5~58 ;
wire \dsa_fetch|Add5~61_sumout ;
wire \dsa_fetch|Mult1~323 ;
wire \dsa_fetch|Mult1~322 ;
wire \dsa_fetch|Mult1~321 ;
wire \dsa_fetch|Mult1~320 ;
wire \dsa_fetch|Mult1~319 ;
wire \dsa_fetch|Mult1~318 ;
wire \dsa_fetch|Mult1~317 ;
wire \dsa_fetch|Mult1~316 ;
wire \dsa_fetch|Mult1~315 ;
wire \dsa_fetch|Mult1~314 ;
wire \dsa_fetch|Mult1~313 ;
wire \dsa_fetch|Mult1~312 ;
wire \dsa_fetch|Mult1~311 ;
wire \dsa_fetch|Mult1~310 ;
wire \dsa_fetch|Mult1~mac_resulta ;
wire \dsa_fetch|Mult1~309 ;
wire \dsa_fetch|Add8~14 ;
wire \dsa_fetch|Add8~18 ;
wire \dsa_fetch|Add8~22 ;
wire \dsa_fetch|Add8~26 ;
wire \dsa_fetch|Add8~30 ;
wire \dsa_fetch|Add8~34 ;
wire \dsa_fetch|Add8~38 ;
wire \dsa_fetch|Add8~42 ;
wire \dsa_fetch|Add8~46 ;
wire \dsa_fetch|Add8~50 ;
wire \dsa_fetch|Add8~54 ;
wire \dsa_fetch|Add8~58 ;
wire \dsa_fetch|Add8~6 ;
wire \dsa_fetch|Add8~10 ;
wire \dsa_fetch|Add8~1_sumout ;
wire \dsa_fetch|Add3~14 ;
wire \dsa_fetch|Add3~15 ;
wire \dsa_fetch|Add3~18 ;
wire \dsa_fetch|Add3~19 ;
wire \dsa_fetch|Add3~22 ;
wire \dsa_fetch|Add3~23 ;
wire \dsa_fetch|Add3~26 ;
wire \dsa_fetch|Add3~27 ;
wire \dsa_fetch|Add3~30 ;
wire \dsa_fetch|Add3~31 ;
wire \dsa_fetch|Add3~34 ;
wire \dsa_fetch|Add3~35 ;
wire \dsa_fetch|Add3~38 ;
wire \dsa_fetch|Add3~39 ;
wire \dsa_fetch|Add3~42 ;
wire \dsa_fetch|Add3~43 ;
wire \dsa_fetch|Add3~46 ;
wire \dsa_fetch|Add3~47 ;
wire \dsa_fetch|Add3~50 ;
wire \dsa_fetch|Add3~51 ;
wire \dsa_fetch|Add3~54 ;
wire \dsa_fetch|Add3~55 ;
wire \dsa_fetch|Add3~58 ;
wire \dsa_fetch|Add3~59 ;
wire \dsa_fetch|Add3~62 ;
wire \dsa_fetch|Add3~63 ;
wire \dsa_fetch|Add3~6 ;
wire \dsa_fetch|Add3~7 ;
wire \dsa_fetch|Add3~10 ;
wire \dsa_fetch|Add3~11 ;
wire \dsa_fetch|Add3~1_sumout ;
wire \ram_rdaddress[15]~0_combout ;
wire \Add0~1_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Equal0~1_combout ;
wire \key_prev[0]~1_combout ;
wire \always1~0_combout ;
wire \key_prev[1]~0_combout ;
wire \Equal0~0_combout ;
wire \manual_addr~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Equal0~2_combout ;
wire \always1~1_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \vjtag_inst|DR1[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \vjtag_inst|always1~0_combout ;
wire \vjtag_inst|DR1[4]~feeder_combout ;
wire \vjtag_inst|DR1[2]~feeder_combout ;
wire \vjtag_inst|DR_ADDR[15]~feeder_combout ;
wire \vjtag_inst|always2~1_combout ;
wire \vjtag_inst|DR_ADDR[13]~feeder_combout ;
wire \vjtag_inst|DR_ADDR[10]~feeder_combout ;
wire \vjtag_inst|DR_ADDR[9]~feeder_combout ;
wire \vjtag_inst|DR_ADDR[3]~feeder_combout ;
wire \Mult2~322 ;
wire \Mult2~321 ;
wire \Mult2~320 ;
wire \Mult2~319 ;
wire \Mult2~318 ;
wire \Mult2~317 ;
wire \Mult2~316 ;
wire \Mult2~315 ;
wire \Mult2~314 ;
wire \Mult2~313 ;
wire \Mult2~312 ;
wire \Mult2~311 ;
wire \Mult2~310 ;
wire \Mult2~309 ;
wire \Mult2~mac_resulta ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~58 ;
wire \Add3~62 ;
wire \Add3~10 ;
wire \Add3~5_sumout ;
wire \vjtag_inst|addr_out_jtag[13]~feeder_combout ;
wire \vjtag_inst|always5~0_combout ;
wire \vjtag_inst|always4~0_combout ;
wire \jtag_data_out_prev[6]~feeder_combout ;
wire \Equal1~2_combout ;
wire \vjtag_inst|data_out_jtag[1]~feeder_combout ;
wire \vjtag_inst|data_sync1[1]~feeder_combout ;
wire \vjtag_inst|data_sync2[1]~feeder_combout ;
wire \vjtag_inst|data_out[1]~feeder_combout ;
wire \vjtag_inst|data_out_jtag[2]~feeder_combout ;
wire \vjtag_inst|data_sync1[2]~feeder_combout ;
wire \vjtag_inst|data_out[2]~feeder_combout ;
wire \Equal1~0_combout ;
wire \vjtag_inst|data_sync1[4]~feeder_combout ;
wire \vjtag_inst|data_out[4]~feeder_combout ;
wire \vjtag_inst|data_sync1[3]~feeder_combout ;
wire \vjtag_inst|data_out[3]~feeder_combout ;
wire \Equal1~1_combout ;
wire \vjtag_inst|data_out_jtag[5]~feeder_combout ;
wire \vjtag_inst|data_sync1[5]~feeder_combout ;
wire \Equal1~3_combout ;
wire \jtag_write_strobe~q ;
wire \Add3~9_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ;
wire \Mult2~323 ;
wire \Add3~6 ;
wire \Add3~1_sumout ;
wire \always3~0_combout ;
wire \dsa_fetch|Add3~9_sumout ;
wire \dsa_fetch|Add8~9_sumout ;
wire \ram_rdaddress[14]~6_combout ;
wire \dsa_fetch|Add1~9_sumout ;
wire \ram_rdaddress[5]~1_combout ;
wire \vjtag_inst|addr_out[14]~DUPLICATE_q ;
wire \hex5_val[2]~2_combout ;
wire \ram_rdaddress[5]~2_combout ;
wire \ram_rdaddress[14]~7_combout ;
wire \dsa_fetch|Add1~5_sumout ;
wire \hex5_val[1]~1_combout ;
wire \dsa_fetch|Add8~5_sumout ;
wire \dsa_fetch|Add3~5_sumout ;
wire \ram_rdaddress[13]~4_combout ;
wire \ram_rdaddress[13]~5_combout ;
wire \dsa_fetch|state.ST_DONE~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ;
wire \Mult4~mult_ll_pl[0][0] ;
wire \Mult4~mult_ll_pl[0][1] ;
wire \Mult4~mult_ll_pl[0][2] ;
wire \Mult4~mult_ll_pl[0][3] ;
wire \Mult4~mult_ll_pl[0][4] ;
wire \Mult4~mult_ll_pl[0][5] ;
wire \Mult4~mult_ll_pl[0][6] ;
wire \Mult4~mult_ll_pl[0][7] ;
wire \Mult3~mult_ll_pl[0][0] ;
wire \Mult3~mult_ll_pl[0][1] ;
wire \Mult3~mult_ll_pl[0][2] ;
wire \Mult3~mult_ll_pl[0][3] ;
wire \Mult3~mult_ll_pl[0][4] ;
wire \Mult3~mult_ll_pl[0][5] ;
wire \Mult3~mult_ll_pl[0][6] ;
wire \Mult3~mult_ll_pl[0][7] ;
wire \dsa_dp|Mult3~16 ;
wire \dsa_dp|Mult3~17 ;
wire \dsa_dp|Mult3~18 ;
wire \dsa_dp|Mult3~19 ;
wire \dsa_dp|Mult3~20 ;
wire \dsa_dp|Mult3~21 ;
wire \dsa_dp|Mult3~22 ;
wire \dsa_dp|Mult3~23 ;
wire \dsa_dp|Mult3~24 ;
wire \dsa_dp|Mult3~25 ;
wire \dsa_dp|Mult3~26 ;
wire \dsa_dp|Mult3~27 ;
wire \dsa_dp|Mult3~28 ;
wire \dsa_dp|Mult3~29 ;
wire \dsa_dp|Mult3~30 ;
wire \dsa_dp|Mult3~31 ;
wire \dsa_dp|Add1~1_sumout ;
wire \dsa_dp|Add1~2 ;
wire \dsa_dp|Add1~5_sumout ;
wire \dsa_dp|Add1~6 ;
wire \dsa_dp|Add1~9_sumout ;
wire \dsa_dp|Add1~10 ;
wire \dsa_dp|Add1~13_sumout ;
wire \dsa_dp|Add1~14 ;
wire \dsa_dp|Add1~17_sumout ;
wire \dsa_dp|Add1~18 ;
wire \dsa_dp|Add1~21_sumout ;
wire \dsa_dp|Add1~22 ;
wire \dsa_dp|Add1~25_sumout ;
wire \dsa_dp|Add1~26 ;
wire \dsa_dp|Add1~29_sumout ;
wire \dsa_dp|Add1~30 ;
wire \dsa_dp|Add1~33_sumout ;
wire \dsa_dp|Add1~34 ;
wire \dsa_dp|Add1~37_sumout ;
wire \dsa_dp|Add1~38 ;
wire \dsa_dp|Add1~41_sumout ;
wire \dsa_dp|Mult1~16 ;
wire \dsa_dp|Mult1~17 ;
wire \dsa_dp|Mult1~18 ;
wire \dsa_dp|Mult1~19 ;
wire \dsa_dp|Mult1~20 ;
wire \dsa_dp|Mult1~21 ;
wire \dsa_dp|Mult1~22 ;
wire \dsa_dp|Mult1~23 ;
wire \dsa_dp|Mult1~24 ;
wire \dsa_dp|Mult1~25 ;
wire \dsa_dp|Mult1~26 ;
wire \dsa_dp|Mult1~27 ;
wire \dsa_dp|Mult1~28 ;
wire \dsa_dp|Mult1~29 ;
wire \dsa_dp|Mult1~30 ;
wire \dsa_dp|Mult1~31 ;
wire \dsa_dp|Add0~1_sumout ;
wire \dsa_dp|Add0~2 ;
wire \dsa_dp|Add0~5_sumout ;
wire \dsa_dp|Add0~6 ;
wire \dsa_dp|Add0~9_sumout ;
wire \dsa_dp|Add0~10 ;
wire \dsa_dp|Add0~13_sumout ;
wire \dsa_dp|Add0~14 ;
wire \dsa_dp|Add0~17_sumout ;
wire \dsa_dp|Add0~18 ;
wire \dsa_dp|Add0~21_sumout ;
wire \dsa_dp|Add0~22 ;
wire \dsa_dp|Add0~25_sumout ;
wire \dsa_dp|Add0~26 ;
wire \dsa_dp|Add0~29_sumout ;
wire \dsa_dp|Add0~30 ;
wire \dsa_dp|Add0~33_sumout ;
wire \dsa_dp|Add0~34 ;
wire \dsa_dp|Add0~37_sumout ;
wire \dsa_dp|Add0~38 ;
wire \dsa_dp|Add0~41_sumout ;
wire \dsa_dp|Mult2~16 ;
wire \dsa_dp|Mult2~17 ;
wire \dsa_dp|Mult2~18 ;
wire \dsa_dp|Mult2~19 ;
wire \dsa_dp|Mult2~20 ;
wire \dsa_dp|Mult2~21 ;
wire \dsa_dp|Mult2~22 ;
wire \dsa_dp|Mult2~23 ;
wire \dsa_dp|Mult2~24 ;
wire \dsa_dp|Mult2~25 ;
wire \dsa_dp|Mult2~26 ;
wire \dsa_dp|Mult2~27 ;
wire \dsa_dp|Mult2~28 ;
wire \dsa_dp|Mult2~29 ;
wire \dsa_dp|Mult2~30 ;
wire \dsa_dp|Mult2~31 ;
wire \dsa_dp|Mult0~16 ;
wire \dsa_dp|Mult0~17 ;
wire \dsa_dp|Mult0~18 ;
wire \dsa_dp|Mult0~19 ;
wire \dsa_dp|Mult0~20 ;
wire \dsa_dp|Mult0~21 ;
wire \dsa_dp|Mult0~22 ;
wire \dsa_dp|Mult0~23 ;
wire \dsa_dp|Mult0~24 ;
wire \dsa_dp|Mult0~25 ;
wire \dsa_dp|Mult0~26 ;
wire \dsa_dp|Mult0~27 ;
wire \dsa_dp|Mult0~28 ;
wire \dsa_dp|Mult0~29 ;
wire \dsa_dp|Mult0~30 ;
wire \dsa_dp|Mult0~31 ;
wire \dsa_dp|Add2~8_resulta ;
wire \dsa_dp|Add2~9 ;
wire \dsa_dp|Add2~10 ;
wire \dsa_dp|Add2~11 ;
wire \dsa_dp|Add2~12 ;
wire \dsa_dp|Add2~13 ;
wire \dsa_dp|Add2~14 ;
wire \dsa_dp|Add2~15 ;
wire \dsa_dp|Add2~16 ;
wire \dsa_dp|Add2~17 ;
wire \dsa_dp|Add2~18 ;
wire \dsa_dp|Add2~19 ;
wire \dsa_dp|Add2~20 ;
wire \dsa_dp|Add2~21 ;
wire \dsa_dp|Add2~22 ;
wire \dsa_dp|Add2~23 ;
wire \dsa_dp|Add2~24 ;
wire \dsa_dp|Add2~25 ;
wire \dsa_dp|Add2~26 ;
wire \dsa_dp|Add2~27 ;
wire \dsa_dp|Add2~28 ;
wire \dsa_dp|Add2~29 ;
wire \dsa_dp|Add2~30 ;
wire \dsa_dp|Add2~31 ;
wire \dsa_dp|Add2~32 ;
wire \dsa_dp|Mult6~mac_resulta ;
wire \dsa_dp|Mult6~315 ;
wire \dsa_dp|Mult6~316 ;
wire \dsa_dp|Mult6~317 ;
wire \dsa_dp|Mult6~318 ;
wire \dsa_dp|Mult6~319 ;
wire \dsa_dp|Mult6~320 ;
wire \dsa_dp|Mult6~321 ;
wire \dsa_dp|Mult6~322 ;
wire \dsa_dp|Mult6~323 ;
wire \dsa_dp|Mult6~324 ;
wire \dsa_dp|Mult6~325 ;
wire \dsa_dp|Mult6~326 ;
wire \dsa_dp|Mult6~327 ;
wire \dsa_dp|Mult6~328 ;
wire \dsa_dp|Mult6~329 ;
wire \dsa_dp|Mult6~330 ;
wire \dsa_dp|Mult6~331 ;
wire \dsa_dp|Mult6~332 ;
wire \dsa_dp|Mult6~333 ;
wire \dsa_dp|Mult6~334 ;
wire \dsa_dp|Mult6~335 ;
wire \dsa_dp|Mult6~336 ;
wire \dsa_dp|Mult6~337 ;
wire \dsa_dp|Mult6~338 ;
wire \dsa_dp|Mult6~339 ;
wire \dsa_dp|Mult7~329 ;
wire \dsa_dp|pixel_out~7_combout ;
wire \ram_data[7]~7_combout ;
wire \Add3~13_sumout ;
wire \vjtag_inst|addr_out_jtag[0]~feeder_combout ;
wire \ram_wraddress[0]~0_combout ;
wire \Add3~17_sumout ;
wire \vjtag_inst|addr_out_jtag[1]~feeder_combout ;
wire \vjtag_inst|addr_sync2[1]~feeder_combout ;
wire \ram_wraddress[1]~1_combout ;
wire \Add3~21_sumout ;
wire \vjtag_inst|addr_out_jtag[2]~feeder_combout ;
wire \ram_wraddress[2]~2_combout ;
wire \Add3~25_sumout ;
wire \vjtag_inst|addr_out_jtag[3]~feeder_combout ;
wire \ram_wraddress[3]~3_combout ;
wire \Add3~29_sumout ;
wire \vjtag_inst|addr_out_jtag[4]~feeder_combout ;
wire \ram_wraddress[4]~4_combout ;
wire \Add3~33_sumout ;
wire \vjtag_inst|addr_sync1[5]~feeder_combout ;
wire \vjtag_inst|addr_sync2[5]~feeder_combout ;
wire \ram_wraddress[5]~5_combout ;
wire \vjtag_inst|addr_out_jtag[6]~feeder_combout ;
wire \vjtag_inst|addr_sync1[6]~feeder_combout ;
wire \vjtag_inst|addr_sync2[6]~feeder_combout ;
wire \Add3~37_sumout ;
wire \ram_wraddress[6]~6_combout ;
wire \Add3~41_sumout ;
wire \ram_wraddress[7]~7_combout ;
wire \Add3~45_sumout ;
wire \vjtag_inst|addr_out_jtag[8]~feeder_combout ;
wire \vjtag_inst|addr_sync2[8]~feeder_combout ;
wire \ram_wraddress[8]~8_combout ;
wire \vjtag_inst|addr_out_jtag[9]~feeder_combout ;
wire \vjtag_inst|addr_sync2[9]~feeder_combout ;
wire \Add3~49_sumout ;
wire \ram_wraddress[9]~9_combout ;
wire \Add3~53_sumout ;
wire \ram_wraddress[10]~10_combout ;
wire \Add3~57_sumout ;
wire \vjtag_inst|addr_out_jtag[11]~feeder_combout ;
wire \ram_wraddress[11]~11_combout ;
wire \Add3~61_sumout ;
wire \vjtag_inst|addr_sync2[12]~feeder_combout ;
wire \ram_wraddress[12]~12_combout ;
wire \hex2_val[0]~0_combout ;
wire \dsa_fetch|Add3~13_sumout ;
wire \dsa_fetch|addr_p11[0]~0_combout ;
wire \ram_rdaddress[0]~8_combout ;
wire \dsa_fetch|Add1~13_sumout ;
wire \ram_rdaddress[0]~9_combout ;
wire \hex2_val[1]~1_combout ;
wire \dsa_fetch|Add8~13_sumout ;
wire \dsa_fetch|Add3~17_sumout ;
wire \dsa_fetch|state.ST_FETCH_2~q ;
wire \ram_rdaddress[1]~10_combout ;
wire \dsa_fetch|Add1~17_sumout ;
wire \ram_rdaddress[1]~11_combout ;
wire \dsa_fetch|Add3~21_sumout ;
wire \dsa_fetch|Add8~17_sumout ;
wire \ram_rdaddress[2]~12_combout ;
wire \hex2_val[2]~2_combout ;
wire \dsa_fetch|Add1~21_sumout ;
wire \ram_rdaddress[2]~13_combout ;
wire \dsa_fetch|Add1~25_sumout ;
wire \hex2_val[3]~3_combout ;
wire \dsa_fetch|Add3~25_sumout ;
wire \dsa_fetch|Add8~21_sumout ;
wire \ram_rdaddress[3]~14_combout ;
wire \ram_rdaddress[3]~15_combout ;
wire \hex3_val[0]~0_combout ;
wire \dsa_fetch|Add1~29_sumout ;
wire \dsa_fetch|Add3~29_sumout ;
wire \dsa_fetch|Add8~25_sumout ;
wire \ram_rdaddress[4]~16_combout ;
wire \ram_rdaddress[4]~17_combout ;
wire \dsa_fetch|Add8~29_sumout ;
wire \dsa_fetch|Add3~33_sumout ;
wire \ram_rdaddress[5]~18_combout ;
wire \dsa_fetch|Add1~33_sumout ;
wire \hex3_val[1]~1_combout ;
wire \ram_rdaddress[5]~19_combout ;
wire \hex3_val[2]~2_combout ;
wire \dsa_fetch|Add1~37_sumout ;
wire \dsa_fetch|Add3~37_sumout ;
wire \dsa_fetch|Add8~33_sumout ;
wire \ram_rdaddress[6]~20_combout ;
wire \ram_rdaddress[6]~21_combout ;
wire \hex3_val[3]~3_combout ;
wire \dsa_fetch|Add3~41_sumout ;
wire \dsa_fetch|Add8~37_sumout ;
wire \ram_rdaddress[7]~22_combout ;
wire \dsa_fetch|Add1~41_sumout ;
wire \ram_rdaddress[7]~23_combout ;
wire \dsa_fetch|Add8~41_sumout ;
wire \dsa_fetch|Add3~45_sumout ;
wire \ram_rdaddress[8]~24_combout ;
wire \hex4_val[0]~0_combout ;
wire \dsa_fetch|Add1~45_sumout ;
wire \ram_rdaddress[8]~25_combout ;
wire \dsa_fetch|Add3~49_sumout ;
wire \dsa_fetch|Add8~45_sumout ;
wire \ram_rdaddress[9]~26_combout ;
wire \hex4_val[1]~1_combout ;
wire \dsa_fetch|Add1~49_sumout ;
wire \ram_rdaddress[9]~27_combout ;
wire \dsa_fetch|Add1~53_sumout ;
wire \hex4_val[2]~2_combout ;
wire \dsa_fetch|Add3~53_sumout ;
wire \dsa_fetch|Add8~49_sumout ;
wire \ram_rdaddress[10]~28_combout ;
wire \ram_rdaddress[10]~29_combout ;
wire \hex4_val[3]~3_combout ;
wire \dsa_fetch|Add3~57_sumout ;
wire \dsa_fetch|Add8~53_sumout ;
wire \ram_rdaddress[11]~30_combout ;
wire \dsa_fetch|Add1~57_sumout ;
wire \ram_rdaddress[11]~31_combout ;
wire \dsa_fetch|Add8~57_sumout ;
wire \dsa_fetch|Add3~61_sumout ;
wire \ram_rdaddress[12]~32_combout ;
wire \hex5_val[0]~0_combout ;
wire \dsa_fetch|Add1~61_sumout ;
wire \ram_rdaddress[12]~33_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~328 ;
wire \dsa_dp|pixel_out~6_combout ;
wire \ram_data[6]~6_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~337 ;
wire \dsa_dp|Mult7~327 ;
wire \dsa_dp|pixel_out~5_combout ;
wire \ram_data[5]~5_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~335 ;
wire \dsa_dp|Mult7~326 ;
wire \dsa_dp|pixel_out~4_combout ;
wire \ram_data[4]~4_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~334 ;
wire \dsa_dp|Mult7~324 ;
wire \dsa_dp|pixel_out~2_combout ;
wire \ram_data[2]~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~336 ;
wire \dsa_dp|Mult7~323 ;
wire \dsa_dp|pixel_out~1_combout ;
wire \ram_data[1]~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ;
wire \dsa_dp|Mult7~331 ;
wire \dsa_dp|Mult7~332 ;
wire \dsa_dp|Mult7~333 ;
wire \dsa_dp|Mult7~330 ;
wire \dsa_dp|LessThan0~0_combout ;
wire \dsa_dp|Mult7~322 ;
wire \dsa_dp|pixel_out~0_combout ;
wire \ram_data[0]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ;
wire \vjtag_inst|DR2[0]~feeder_combout ;
wire \vjtag_inst|DR2[1]~feeder_combout ;
wire \vjtag_inst|DR2[2]~feeder_combout ;
wire \vjtag_inst|DR2[3]~feeder_combout ;
wire \vjtag_inst|DR2[4]~feeder_combout ;
wire \vjtag_inst|DR2[5]~feeder_combout ;
wire \vjtag_inst|DR2[6]~feeder_combout ;
wire \vjtag_inst|DR2[7]~feeder_combout ;
wire \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ;
wire \vjtag_inst|DR2[0]~0_combout ;
wire \vjtag_inst|always2~0_combout ;
wire \vjtag_inst|DR0_bypass_reg~0_combout ;
wire \vjtag_inst|DR0_bypass_reg~q ;
wire \vjtag_inst|Selector0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \hex5_val[3]~3_combout ;
wire \ram_rdaddress[15]~3_combout ;
wire \dsa_dp|Mult7~325 ;
wire \dsa_dp|pixel_out~3_combout ;
wire \ram_data[3]~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ;
wire \hex7seg_0|WideOr6~0_combout ;
wire \hex7seg_0|WideOr5~0_combout ;
wire \hex7seg_0|WideOr4~0_combout ;
wire \hex7seg_0|WideOr3~0_combout ;
wire \hex7seg_0|WideOr2~0_combout ;
wire \hex7seg_0|WideOr1~0_combout ;
wire \hex7seg_0|WideOr0~0_combout ;
wire \hex7seg_1|WideOr6~0_combout ;
wire \hex7seg_1|WideOr5~0_combout ;
wire \hex7seg_1|WideOr4~0_combout ;
wire \hex7seg_1|WideOr3~0_combout ;
wire \hex7seg_1|WideOr2~0_combout ;
wire \hex7seg_1|WideOr1~0_combout ;
wire \hex7seg_1|WideOr0~0_combout ;
wire \hex7seg_2|WideOr6~0_combout ;
wire \hex7seg_2|WideOr5~0_combout ;
wire \hex7seg_2|WideOr4~0_combout ;
wire \hex7seg_2|WideOr3~0_combout ;
wire \hex7seg_2|WideOr2~0_combout ;
wire \hex7seg_2|WideOr1~0_combout ;
wire \hex7seg_2|WideOr0~0_combout ;
wire \hex7seg_3|WideOr6~0_combout ;
wire \hex7seg_3|WideOr5~0_combout ;
wire \hex7seg_3|WideOr4~0_combout ;
wire \hex7seg_3|WideOr3~0_combout ;
wire \hex7seg_3|WideOr2~0_combout ;
wire \hex7seg_3|WideOr1~0_combout ;
wire \hex7seg_3|WideOr0~0_combout ;
wire \hex7seg_4|WideOr6~0_combout ;
wire \hex7seg_4|WideOr5~0_combout ;
wire \hex7seg_4|WideOr4~0_combout ;
wire \hex7seg_4|WideOr3~0_combout ;
wire \hex7seg_4|WideOr2~0_combout ;
wire \hex7seg_4|WideOr1~0_combout ;
wire \hex7seg_4|WideOr0~0_combout ;
wire \hex7seg_5|WideOr6~0_combout ;
wire \hex7seg_5|WideOr5~0_combout ;
wire \hex7seg_5|WideOr4~0_combout ;
wire \hex7seg_5|WideOr3~0_combout ;
wire \hex7seg_5|WideOr2~0_combout ;
wire \hex7seg_5|WideOr1~0_combout ;
wire \hex7seg_5|WideOr0~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \vjtag_inst|DR2 ;
wire [15:0] \vjtag_inst|addr_out ;
wire [31:0] \dsa_fsm|total_pixels ;
wire [15:0] img_width_out;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] img_height_out;
wire [15:0] \vjtag_inst|DR_ADDR ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w ;
wire [31:0] \dsa_fsm|pixels_processed ;
wire [15:0] manual_addr;
wire [2:0] \ram_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [7:0] \vjtag_inst|DR1 ;
wire [15:0] \dsa_fetch|addr_p01 ;
wire [15:0] \dsa_fetch|addr_p10 ;
wire [15:0] \dsa_fetch|addr_p11 ;
wire [15:0] \dsa_fetch|addr_p00 ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w ;
wire [7:0] \dsa_dp|pixel_out ;
wire [7:0] \vjtag_inst|data_out ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [305:0] \Div0|auto_generated|divider|divider|selnose ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w ;
wire [2:0] key_prev;
wire [15:0] \vjtag_inst|addr_sync2 ;
wire [7:0] jtag_data_out_prev;
wire [7:0] \vjtag_inst|data_sync2 ;
wire [15:0] \vjtag_inst|addr_sync1 ;
wire [15:0] \dsa_fetch|img_width_r ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [7:0] \vjtag_inst|data_sync1 ;
wire [15:0] \vjtag_inst|addr_out_jtag ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [7:0] \vjtag_inst|data_out_jtag ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;

wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [63:0] \dsa_fsm|Mult0~mac_RESULTA_bus ;
wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult1~8_RESULTA_bus ;
wire [63:0] \dsa_fetch|Mult1~mac_RESULTA_bus ;
wire [63:0] \Mult2~mac_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult7~mac_RESULTA_bus ;
wire [63:0] \dsa_fetch|Mult0~8_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult3~8_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult6~mac_RESULTA_bus ;
wire [63:0] \Mult4~32_RESULTA_bus ;
wire [63:0] \Mult3~32_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult1~8_RESULTA_bus ;
wire [63:0] \dsa_dp|Add2~8_RESULTA_bus ;
wire [63:0] \Mult3~373_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult2~8_RESULTA_bus ;
wire [63:0] \dsa_dp|Mult0~8_RESULTA_bus ;
wire [63:0] \Mult4~373_RESULTA_bus ;

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dsa_fsm|total_pixels [0] = \dsa_fsm|Mult0~mac_RESULTA_bus [0];
assign \dsa_fsm|total_pixels [1] = \dsa_fsm|Mult0~mac_RESULTA_bus [1];
assign \dsa_fsm|total_pixels [2] = \dsa_fsm|Mult0~mac_RESULTA_bus [2];
assign \dsa_fsm|total_pixels [3] = \dsa_fsm|Mult0~mac_RESULTA_bus [3];
assign \dsa_fsm|total_pixels [4] = \dsa_fsm|Mult0~mac_RESULTA_bus [4];
assign \dsa_fsm|total_pixels [5] = \dsa_fsm|Mult0~mac_RESULTA_bus [5];
assign \dsa_fsm|total_pixels [6] = \dsa_fsm|Mult0~mac_RESULTA_bus [6];
assign \dsa_fsm|total_pixels [7] = \dsa_fsm|Mult0~mac_RESULTA_bus [7];
assign \dsa_fsm|total_pixels [8] = \dsa_fsm|Mult0~mac_RESULTA_bus [8];
assign \dsa_fsm|total_pixels [9] = \dsa_fsm|Mult0~mac_RESULTA_bus [9];
assign \dsa_fsm|total_pixels [10] = \dsa_fsm|Mult0~mac_RESULTA_bus [10];
assign \dsa_fsm|total_pixels [11] = \dsa_fsm|Mult0~mac_RESULTA_bus [11];
assign \dsa_fsm|total_pixels [12] = \dsa_fsm|Mult0~mac_RESULTA_bus [12];
assign \dsa_fsm|total_pixels [13] = \dsa_fsm|Mult0~mac_RESULTA_bus [13];
assign \dsa_fsm|total_pixels [14] = \dsa_fsm|Mult0~mac_RESULTA_bus [14];
assign \dsa_fsm|total_pixels [15] = \dsa_fsm|Mult0~mac_RESULTA_bus [15];
assign \dsa_fsm|total_pixels [16] = \dsa_fsm|Mult0~mac_RESULTA_bus [16];
assign \dsa_fsm|total_pixels [17] = \dsa_fsm|Mult0~mac_RESULTA_bus [17];
assign \dsa_fsm|total_pixels [18] = \dsa_fsm|Mult0~mac_RESULTA_bus [18];
assign \dsa_fsm|total_pixels [19] = \dsa_fsm|Mult0~mac_RESULTA_bus [19];
assign \dsa_fsm|total_pixels [20] = \dsa_fsm|Mult0~mac_RESULTA_bus [20];
assign \dsa_fsm|total_pixels [21] = \dsa_fsm|Mult0~mac_RESULTA_bus [21];
assign \dsa_fsm|total_pixels [22] = \dsa_fsm|Mult0~mac_RESULTA_bus [22];
assign \dsa_fsm|total_pixels [23] = \dsa_fsm|Mult0~mac_RESULTA_bus [23];
assign \dsa_fsm|total_pixels [24] = \dsa_fsm|Mult0~mac_RESULTA_bus [24];
assign \dsa_fsm|total_pixels [25] = \dsa_fsm|Mult0~mac_RESULTA_bus [25];
assign \dsa_fsm|total_pixels [26] = \dsa_fsm|Mult0~mac_RESULTA_bus [26];
assign \dsa_fsm|total_pixels [27] = \dsa_fsm|Mult0~mac_RESULTA_bus [27];
assign \dsa_fsm|total_pixels [28] = \dsa_fsm|Mult0~mac_RESULTA_bus [28];
assign \dsa_fsm|total_pixels [29] = \dsa_fsm|Mult0~mac_RESULTA_bus [29];
assign \dsa_fsm|total_pixels [30] = \dsa_fsm|Mult0~mac_RESULTA_bus [30];
assign \dsa_fsm|total_pixels [31] = \dsa_fsm|Mult0~mac_RESULTA_bus [31];
assign \dsa_fsm|Mult0~8  = \dsa_fsm|Mult0~mac_RESULTA_bus [32];
assign \dsa_fsm|Mult0~9  = \dsa_fsm|Mult0~mac_RESULTA_bus [33];
assign \dsa_fsm|Mult0~10  = \dsa_fsm|Mult0~mac_RESULTA_bus [34];
assign \dsa_fsm|Mult0~11  = \dsa_fsm|Mult0~mac_RESULTA_bus [35];
assign \dsa_fsm|Mult0~12  = \dsa_fsm|Mult0~mac_RESULTA_bus [36];
assign \dsa_fsm|Mult0~13  = \dsa_fsm|Mult0~mac_RESULTA_bus [37];
assign \dsa_fsm|Mult0~14  = \dsa_fsm|Mult0~mac_RESULTA_bus [38];
assign \dsa_fsm|Mult0~15  = \dsa_fsm|Mult0~mac_RESULTA_bus [39];
assign \dsa_fsm|Mult0~16  = \dsa_fsm|Mult0~mac_RESULTA_bus [40];
assign \dsa_fsm|Mult0~17  = \dsa_fsm|Mult0~mac_RESULTA_bus [41];
assign \dsa_fsm|Mult0~18  = \dsa_fsm|Mult0~mac_RESULTA_bus [42];
assign \dsa_fsm|Mult0~19  = \dsa_fsm|Mult0~mac_RESULTA_bus [43];
assign \dsa_fsm|Mult0~20  = \dsa_fsm|Mult0~mac_RESULTA_bus [44];
assign \dsa_fsm|Mult0~21  = \dsa_fsm|Mult0~mac_RESULTA_bus [45];
assign \dsa_fsm|Mult0~22  = \dsa_fsm|Mult0~mac_RESULTA_bus [46];
assign \dsa_fsm|Mult0~23  = \dsa_fsm|Mult0~mac_RESULTA_bus [47];
assign \dsa_fsm|Mult0~24  = \dsa_fsm|Mult0~mac_RESULTA_bus [48];
assign \dsa_fsm|Mult0~25  = \dsa_fsm|Mult0~mac_RESULTA_bus [49];
assign \dsa_fsm|Mult0~26  = \dsa_fsm|Mult0~mac_RESULTA_bus [50];
assign \dsa_fsm|Mult0~27  = \dsa_fsm|Mult0~mac_RESULTA_bus [51];
assign \dsa_fsm|Mult0~28  = \dsa_fsm|Mult0~mac_RESULTA_bus [52];
assign \dsa_fsm|Mult0~29  = \dsa_fsm|Mult0~mac_RESULTA_bus [53];
assign \dsa_fsm|Mult0~30  = \dsa_fsm|Mult0~mac_RESULTA_bus [54];
assign \dsa_fsm|Mult0~31  = \dsa_fsm|Mult0~mac_RESULTA_bus [55];
assign \dsa_fsm|Mult0~32  = \dsa_fsm|Mult0~mac_RESULTA_bus [56];
assign \dsa_fsm|Mult0~33  = \dsa_fsm|Mult0~mac_RESULTA_bus [57];
assign \dsa_fsm|Mult0~34  = \dsa_fsm|Mult0~mac_RESULTA_bus [58];
assign \dsa_fsm|Mult0~35  = \dsa_fsm|Mult0~mac_RESULTA_bus [59];
assign \dsa_fsm|Mult0~36  = \dsa_fsm|Mult0~mac_RESULTA_bus [60];
assign \dsa_fsm|Mult0~37  = \dsa_fsm|Mult0~mac_RESULTA_bus [61];
assign \dsa_fsm|Mult0~38  = \dsa_fsm|Mult0~mac_RESULTA_bus [62];
assign \dsa_fsm|Mult0~39  = \dsa_fsm|Mult0~mac_RESULTA_bus [63];

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign img_width_out[0] = \Mult0~8_RESULTA_bus [8];
assign img_width_out[1] = \Mult0~8_RESULTA_bus [9];
assign img_width_out[2] = \Mult0~8_RESULTA_bus [10];
assign img_width_out[3] = \Mult0~8_RESULTA_bus [11];
assign img_width_out[4] = \Mult0~8_RESULTA_bus [12];
assign img_width_out[5] = \Mult0~8_RESULTA_bus [13];
assign img_width_out[6] = \Mult0~8_RESULTA_bus [14];
assign img_width_out[7] = \Mult0~8_RESULTA_bus [15];
assign img_width_out[8] = \Mult0~8_RESULTA_bus [16];
assign img_width_out[9] = \Mult0~8_RESULTA_bus [17];
assign img_width_out[10] = \Mult0~8_RESULTA_bus [18];
assign img_width_out[11] = \Mult0~8_RESULTA_bus [19];
assign img_width_out[12] = \Mult0~8_RESULTA_bus [20];
assign img_width_out[13] = \Mult0~8_RESULTA_bus [21];
assign img_width_out[14] = \Mult0~8_RESULTA_bus [22];
assign img_width_out[15] = \Mult0~8_RESULTA_bus [23];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [63];

assign \Mult1~8_resulta  = \Mult1~8_RESULTA_bus [0];
assign \Mult1~9  = \Mult1~8_RESULTA_bus [1];
assign \Mult1~10  = \Mult1~8_RESULTA_bus [2];
assign \Mult1~11  = \Mult1~8_RESULTA_bus [3];
assign \Mult1~12  = \Mult1~8_RESULTA_bus [4];
assign \Mult1~13  = \Mult1~8_RESULTA_bus [5];
assign \Mult1~14  = \Mult1~8_RESULTA_bus [6];
assign \Mult1~15  = \Mult1~8_RESULTA_bus [7];
assign img_height_out[0] = \Mult1~8_RESULTA_bus [8];
assign img_height_out[1] = \Mult1~8_RESULTA_bus [9];
assign img_height_out[2] = \Mult1~8_RESULTA_bus [10];
assign img_height_out[3] = \Mult1~8_RESULTA_bus [11];
assign img_height_out[4] = \Mult1~8_RESULTA_bus [12];
assign img_height_out[5] = \Mult1~8_RESULTA_bus [13];
assign img_height_out[6] = \Mult1~8_RESULTA_bus [14];
assign img_height_out[7] = \Mult1~8_RESULTA_bus [15];
assign img_height_out[8] = \Mult1~8_RESULTA_bus [16];
assign img_height_out[9] = \Mult1~8_RESULTA_bus [17];
assign img_height_out[10] = \Mult1~8_RESULTA_bus [18];
assign img_height_out[11] = \Mult1~8_RESULTA_bus [19];
assign img_height_out[12] = \Mult1~8_RESULTA_bus [20];
assign img_height_out[13] = \Mult1~8_RESULTA_bus [21];
assign img_height_out[14] = \Mult1~8_RESULTA_bus [22];
assign img_height_out[15] = \Mult1~8_RESULTA_bus [23];
assign \Mult1~16  = \Mult1~8_RESULTA_bus [24];
assign \Mult1~17  = \Mult1~8_RESULTA_bus [25];
assign \Mult1~18  = \Mult1~8_RESULTA_bus [26];
assign \Mult1~19  = \Mult1~8_RESULTA_bus [27];
assign \Mult1~20  = \Mult1~8_RESULTA_bus [28];
assign \Mult1~21  = \Mult1~8_RESULTA_bus [29];
assign \Mult1~22  = \Mult1~8_RESULTA_bus [30];
assign \Mult1~23  = \Mult1~8_RESULTA_bus [31];
assign \Mult1~24  = \Mult1~8_RESULTA_bus [32];
assign \Mult1~25  = \Mult1~8_RESULTA_bus [33];
assign \Mult1~26  = \Mult1~8_RESULTA_bus [34];
assign \Mult1~27  = \Mult1~8_RESULTA_bus [35];
assign \Mult1~28  = \Mult1~8_RESULTA_bus [36];
assign \Mult1~29  = \Mult1~8_RESULTA_bus [37];
assign \Mult1~30  = \Mult1~8_RESULTA_bus [38];
assign \Mult1~31  = \Mult1~8_RESULTA_bus [39];
assign \Mult1~32  = \Mult1~8_RESULTA_bus [40];
assign \Mult1~33  = \Mult1~8_RESULTA_bus [41];
assign \Mult1~34  = \Mult1~8_RESULTA_bus [42];
assign \Mult1~35  = \Mult1~8_RESULTA_bus [43];
assign \Mult1~36  = \Mult1~8_RESULTA_bus [44];
assign \Mult1~37  = \Mult1~8_RESULTA_bus [45];
assign \Mult1~38  = \Mult1~8_RESULTA_bus [46];
assign \Mult1~39  = \Mult1~8_RESULTA_bus [47];
assign \Mult1~40  = \Mult1~8_RESULTA_bus [48];
assign \Mult1~41  = \Mult1~8_RESULTA_bus [49];
assign \Mult1~42  = \Mult1~8_RESULTA_bus [50];
assign \Mult1~43  = \Mult1~8_RESULTA_bus [51];
assign \Mult1~44  = \Mult1~8_RESULTA_bus [52];
assign \Mult1~45  = \Mult1~8_RESULTA_bus [53];
assign \Mult1~46  = \Mult1~8_RESULTA_bus [54];
assign \Mult1~47  = \Mult1~8_RESULTA_bus [55];
assign \Mult1~48  = \Mult1~8_RESULTA_bus [56];
assign \Mult1~49  = \Mult1~8_RESULTA_bus [57];
assign \Mult1~50  = \Mult1~8_RESULTA_bus [58];
assign \Mult1~51  = \Mult1~8_RESULTA_bus [59];
assign \Mult1~52  = \Mult1~8_RESULTA_bus [60];
assign \Mult1~53  = \Mult1~8_RESULTA_bus [61];
assign \Mult1~54  = \Mult1~8_RESULTA_bus [62];
assign \Mult1~55  = \Mult1~8_RESULTA_bus [63];

assign \dsa_fetch|Mult1~mac_resulta  = \dsa_fetch|Mult1~mac_RESULTA_bus [0];
assign \dsa_fetch|Mult1~309  = \dsa_fetch|Mult1~mac_RESULTA_bus [1];
assign \dsa_fetch|Mult1~310  = \dsa_fetch|Mult1~mac_RESULTA_bus [2];
assign \dsa_fetch|Mult1~311  = \dsa_fetch|Mult1~mac_RESULTA_bus [3];
assign \dsa_fetch|Mult1~312  = \dsa_fetch|Mult1~mac_RESULTA_bus [4];
assign \dsa_fetch|Mult1~313  = \dsa_fetch|Mult1~mac_RESULTA_bus [5];
assign \dsa_fetch|Mult1~314  = \dsa_fetch|Mult1~mac_RESULTA_bus [6];
assign \dsa_fetch|Mult1~315  = \dsa_fetch|Mult1~mac_RESULTA_bus [7];
assign \dsa_fetch|Mult1~316  = \dsa_fetch|Mult1~mac_RESULTA_bus [8];
assign \dsa_fetch|Mult1~317  = \dsa_fetch|Mult1~mac_RESULTA_bus [9];
assign \dsa_fetch|Mult1~318  = \dsa_fetch|Mult1~mac_RESULTA_bus [10];
assign \dsa_fetch|Mult1~319  = \dsa_fetch|Mult1~mac_RESULTA_bus [11];
assign \dsa_fetch|Mult1~320  = \dsa_fetch|Mult1~mac_RESULTA_bus [12];
assign \dsa_fetch|Mult1~321  = \dsa_fetch|Mult1~mac_RESULTA_bus [13];
assign \dsa_fetch|Mult1~322  = \dsa_fetch|Mult1~mac_RESULTA_bus [14];
assign \dsa_fetch|Mult1~323  = \dsa_fetch|Mult1~mac_RESULTA_bus [15];
assign \dsa_fetch|Mult1~324  = \dsa_fetch|Mult1~mac_RESULTA_bus [16];
assign \dsa_fetch|Mult1~325  = \dsa_fetch|Mult1~mac_RESULTA_bus [17];
assign \dsa_fetch|Mult1~326  = \dsa_fetch|Mult1~mac_RESULTA_bus [18];
assign \dsa_fetch|Mult1~327  = \dsa_fetch|Mult1~mac_RESULTA_bus [19];
assign \dsa_fetch|Mult1~328  = \dsa_fetch|Mult1~mac_RESULTA_bus [20];
assign \dsa_fetch|Mult1~329  = \dsa_fetch|Mult1~mac_RESULTA_bus [21];
assign \dsa_fetch|Mult1~330  = \dsa_fetch|Mult1~mac_RESULTA_bus [22];
assign \dsa_fetch|Mult1~331  = \dsa_fetch|Mult1~mac_RESULTA_bus [23];
assign \dsa_fetch|Mult1~332  = \dsa_fetch|Mult1~mac_RESULTA_bus [24];
assign \dsa_fetch|Mult1~333  = \dsa_fetch|Mult1~mac_RESULTA_bus [25];
assign \dsa_fetch|Mult1~334  = \dsa_fetch|Mult1~mac_RESULTA_bus [26];
assign \dsa_fetch|Mult1~335  = \dsa_fetch|Mult1~mac_RESULTA_bus [27];
assign \dsa_fetch|Mult1~336  = \dsa_fetch|Mult1~mac_RESULTA_bus [28];
assign \dsa_fetch|Mult1~337  = \dsa_fetch|Mult1~mac_RESULTA_bus [29];
assign \dsa_fetch|Mult1~338  = \dsa_fetch|Mult1~mac_RESULTA_bus [30];
assign \dsa_fetch|Mult1~339  = \dsa_fetch|Mult1~mac_RESULTA_bus [31];
assign \dsa_fetch|Mult1~8  = \dsa_fetch|Mult1~mac_RESULTA_bus [32];
assign \dsa_fetch|Mult1~9  = \dsa_fetch|Mult1~mac_RESULTA_bus [33];
assign \dsa_fetch|Mult1~10  = \dsa_fetch|Mult1~mac_RESULTA_bus [34];
assign \dsa_fetch|Mult1~11  = \dsa_fetch|Mult1~mac_RESULTA_bus [35];
assign \dsa_fetch|Mult1~12  = \dsa_fetch|Mult1~mac_RESULTA_bus [36];
assign \dsa_fetch|Mult1~13  = \dsa_fetch|Mult1~mac_RESULTA_bus [37];
assign \dsa_fetch|Mult1~14  = \dsa_fetch|Mult1~mac_RESULTA_bus [38];
assign \dsa_fetch|Mult1~15  = \dsa_fetch|Mult1~mac_RESULTA_bus [39];
assign \dsa_fetch|Mult1~16  = \dsa_fetch|Mult1~mac_RESULTA_bus [40];
assign \dsa_fetch|Mult1~17  = \dsa_fetch|Mult1~mac_RESULTA_bus [41];
assign \dsa_fetch|Mult1~18  = \dsa_fetch|Mult1~mac_RESULTA_bus [42];
assign \dsa_fetch|Mult1~19  = \dsa_fetch|Mult1~mac_RESULTA_bus [43];
assign \dsa_fetch|Mult1~20  = \dsa_fetch|Mult1~mac_RESULTA_bus [44];
assign \dsa_fetch|Mult1~21  = \dsa_fetch|Mult1~mac_RESULTA_bus [45];
assign \dsa_fetch|Mult1~22  = \dsa_fetch|Mult1~mac_RESULTA_bus [46];
assign \dsa_fetch|Mult1~23  = \dsa_fetch|Mult1~mac_RESULTA_bus [47];
assign \dsa_fetch|Mult1~24  = \dsa_fetch|Mult1~mac_RESULTA_bus [48];
assign \dsa_fetch|Mult1~25  = \dsa_fetch|Mult1~mac_RESULTA_bus [49];
assign \dsa_fetch|Mult1~26  = \dsa_fetch|Mult1~mac_RESULTA_bus [50];
assign \dsa_fetch|Mult1~27  = \dsa_fetch|Mult1~mac_RESULTA_bus [51];
assign \dsa_fetch|Mult1~28  = \dsa_fetch|Mult1~mac_RESULTA_bus [52];
assign \dsa_fetch|Mult1~29  = \dsa_fetch|Mult1~mac_RESULTA_bus [53];
assign \dsa_fetch|Mult1~30  = \dsa_fetch|Mult1~mac_RESULTA_bus [54];
assign \dsa_fetch|Mult1~31  = \dsa_fetch|Mult1~mac_RESULTA_bus [55];
assign \dsa_fetch|Mult1~32  = \dsa_fetch|Mult1~mac_RESULTA_bus [56];
assign \dsa_fetch|Mult1~33  = \dsa_fetch|Mult1~mac_RESULTA_bus [57];
assign \dsa_fetch|Mult1~34  = \dsa_fetch|Mult1~mac_RESULTA_bus [58];
assign \dsa_fetch|Mult1~35  = \dsa_fetch|Mult1~mac_RESULTA_bus [59];
assign \dsa_fetch|Mult1~36  = \dsa_fetch|Mult1~mac_RESULTA_bus [60];
assign \dsa_fetch|Mult1~37  = \dsa_fetch|Mult1~mac_RESULTA_bus [61];
assign \dsa_fetch|Mult1~38  = \dsa_fetch|Mult1~mac_RESULTA_bus [62];
assign \dsa_fetch|Mult1~39  = \dsa_fetch|Mult1~mac_RESULTA_bus [63];

assign \Mult2~mac_resulta  = \Mult2~mac_RESULTA_bus [0];
assign \Mult2~309  = \Mult2~mac_RESULTA_bus [1];
assign \Mult2~310  = \Mult2~mac_RESULTA_bus [2];
assign \Mult2~311  = \Mult2~mac_RESULTA_bus [3];
assign \Mult2~312  = \Mult2~mac_RESULTA_bus [4];
assign \Mult2~313  = \Mult2~mac_RESULTA_bus [5];
assign \Mult2~314  = \Mult2~mac_RESULTA_bus [6];
assign \Mult2~315  = \Mult2~mac_RESULTA_bus [7];
assign \Mult2~316  = \Mult2~mac_RESULTA_bus [8];
assign \Mult2~317  = \Mult2~mac_RESULTA_bus [9];
assign \Mult2~318  = \Mult2~mac_RESULTA_bus [10];
assign \Mult2~319  = \Mult2~mac_RESULTA_bus [11];
assign \Mult2~320  = \Mult2~mac_RESULTA_bus [12];
assign \Mult2~321  = \Mult2~mac_RESULTA_bus [13];
assign \Mult2~322  = \Mult2~mac_RESULTA_bus [14];
assign \Mult2~323  = \Mult2~mac_RESULTA_bus [15];
assign \Mult2~324  = \Mult2~mac_RESULTA_bus [16];
assign \Mult2~325  = \Mult2~mac_RESULTA_bus [17];
assign \Mult2~326  = \Mult2~mac_RESULTA_bus [18];
assign \Mult2~327  = \Mult2~mac_RESULTA_bus [19];
assign \Mult2~328  = \Mult2~mac_RESULTA_bus [20];
assign \Mult2~329  = \Mult2~mac_RESULTA_bus [21];
assign \Mult2~330  = \Mult2~mac_RESULTA_bus [22];
assign \Mult2~331  = \Mult2~mac_RESULTA_bus [23];
assign \Mult2~332  = \Mult2~mac_RESULTA_bus [24];
assign \Mult2~333  = \Mult2~mac_RESULTA_bus [25];
assign \Mult2~334  = \Mult2~mac_RESULTA_bus [26];
assign \Mult2~335  = \Mult2~mac_RESULTA_bus [27];
assign \Mult2~336  = \Mult2~mac_RESULTA_bus [28];
assign \Mult2~337  = \Mult2~mac_RESULTA_bus [29];
assign \Mult2~338  = \Mult2~mac_RESULTA_bus [30];
assign \Mult2~339  = \Mult2~mac_RESULTA_bus [31];
assign \Mult2~8  = \Mult2~mac_RESULTA_bus [32];
assign \Mult2~9  = \Mult2~mac_RESULTA_bus [33];
assign \Mult2~10  = \Mult2~mac_RESULTA_bus [34];
assign \Mult2~11  = \Mult2~mac_RESULTA_bus [35];
assign \Mult2~12  = \Mult2~mac_RESULTA_bus [36];
assign \Mult2~13  = \Mult2~mac_RESULTA_bus [37];
assign \Mult2~14  = \Mult2~mac_RESULTA_bus [38];
assign \Mult2~15  = \Mult2~mac_RESULTA_bus [39];
assign \Mult2~16  = \Mult2~mac_RESULTA_bus [40];
assign \Mult2~17  = \Mult2~mac_RESULTA_bus [41];
assign \Mult2~18  = \Mult2~mac_RESULTA_bus [42];
assign \Mult2~19  = \Mult2~mac_RESULTA_bus [43];
assign \Mult2~20  = \Mult2~mac_RESULTA_bus [44];
assign \Mult2~21  = \Mult2~mac_RESULTA_bus [45];
assign \Mult2~22  = \Mult2~mac_RESULTA_bus [46];
assign \Mult2~23  = \Mult2~mac_RESULTA_bus [47];
assign \Mult2~24  = \Mult2~mac_RESULTA_bus [48];
assign \Mult2~25  = \Mult2~mac_RESULTA_bus [49];
assign \Mult2~26  = \Mult2~mac_RESULTA_bus [50];
assign \Mult2~27  = \Mult2~mac_RESULTA_bus [51];
assign \Mult2~28  = \Mult2~mac_RESULTA_bus [52];
assign \Mult2~29  = \Mult2~mac_RESULTA_bus [53];
assign \Mult2~30  = \Mult2~mac_RESULTA_bus [54];
assign \Mult2~31  = \Mult2~mac_RESULTA_bus [55];
assign \Mult2~32  = \Mult2~mac_RESULTA_bus [56];
assign \Mult2~33  = \Mult2~mac_RESULTA_bus [57];
assign \Mult2~34  = \Mult2~mac_RESULTA_bus [58];
assign \Mult2~35  = \Mult2~mac_RESULTA_bus [59];
assign \Mult2~36  = \Mult2~mac_RESULTA_bus [60];
assign \Mult2~37  = \Mult2~mac_RESULTA_bus [61];
assign \Mult2~38  = \Mult2~mac_RESULTA_bus [62];
assign \Mult2~39  = \Mult2~mac_RESULTA_bus [63];

assign \dsa_dp|Mult7~mac_resulta  = \dsa_dp|Mult7~mac_RESULTA_bus [0];
assign \dsa_dp|Mult7~315  = \dsa_dp|Mult7~mac_RESULTA_bus [1];
assign \dsa_dp|Mult7~316  = \dsa_dp|Mult7~mac_RESULTA_bus [2];
assign \dsa_dp|Mult7~317  = \dsa_dp|Mult7~mac_RESULTA_bus [3];
assign \dsa_dp|Mult7~318  = \dsa_dp|Mult7~mac_RESULTA_bus [4];
assign \dsa_dp|Mult7~319  = \dsa_dp|Mult7~mac_RESULTA_bus [5];
assign \dsa_dp|Mult7~320  = \dsa_dp|Mult7~mac_RESULTA_bus [6];
assign \dsa_dp|Mult7~321  = \dsa_dp|Mult7~mac_RESULTA_bus [7];
assign \dsa_dp|Mult7~322  = \dsa_dp|Mult7~mac_RESULTA_bus [8];
assign \dsa_dp|Mult7~323  = \dsa_dp|Mult7~mac_RESULTA_bus [9];
assign \dsa_dp|Mult7~324  = \dsa_dp|Mult7~mac_RESULTA_bus [10];
assign \dsa_dp|Mult7~325  = \dsa_dp|Mult7~mac_RESULTA_bus [11];
assign \dsa_dp|Mult7~326  = \dsa_dp|Mult7~mac_RESULTA_bus [12];
assign \dsa_dp|Mult7~327  = \dsa_dp|Mult7~mac_RESULTA_bus [13];
assign \dsa_dp|Mult7~328  = \dsa_dp|Mult7~mac_RESULTA_bus [14];
assign \dsa_dp|Mult7~329  = \dsa_dp|Mult7~mac_RESULTA_bus [15];
assign \dsa_dp|Mult7~330  = \dsa_dp|Mult7~mac_RESULTA_bus [16];
assign \dsa_dp|Mult7~331  = \dsa_dp|Mult7~mac_RESULTA_bus [17];
assign \dsa_dp|Mult7~332  = \dsa_dp|Mult7~mac_RESULTA_bus [18];
assign \dsa_dp|Mult7~333  = \dsa_dp|Mult7~mac_RESULTA_bus [19];
assign \dsa_dp|Mult7~334  = \dsa_dp|Mult7~mac_RESULTA_bus [20];
assign \dsa_dp|Mult7~335  = \dsa_dp|Mult7~mac_RESULTA_bus [21];
assign \dsa_dp|Mult7~336  = \dsa_dp|Mult7~mac_RESULTA_bus [22];
assign \dsa_dp|Mult7~337  = \dsa_dp|Mult7~mac_RESULTA_bus [23];
assign \dsa_dp|Mult7~338  = \dsa_dp|Mult7~mac_RESULTA_bus [24];
assign \dsa_dp|Mult7~339  = \dsa_dp|Mult7~mac_RESULTA_bus [25];
assign \dsa_dp|Mult7~8  = \dsa_dp|Mult7~mac_RESULTA_bus [26];
assign \dsa_dp|Mult7~9  = \dsa_dp|Mult7~mac_RESULTA_bus [27];
assign \dsa_dp|Mult7~10  = \dsa_dp|Mult7~mac_RESULTA_bus [28];
assign \dsa_dp|Mult7~11  = \dsa_dp|Mult7~mac_RESULTA_bus [29];
assign \dsa_dp|Mult7~12  = \dsa_dp|Mult7~mac_RESULTA_bus [30];
assign \dsa_dp|Mult7~13  = \dsa_dp|Mult7~mac_RESULTA_bus [31];
assign \dsa_dp|Mult7~14  = \dsa_dp|Mult7~mac_RESULTA_bus [32];
assign \dsa_dp|Mult7~15  = \dsa_dp|Mult7~mac_RESULTA_bus [33];
assign \dsa_dp|Mult7~16  = \dsa_dp|Mult7~mac_RESULTA_bus [34];
assign \dsa_dp|Mult7~17  = \dsa_dp|Mult7~mac_RESULTA_bus [35];
assign \dsa_dp|Mult7~18  = \dsa_dp|Mult7~mac_RESULTA_bus [36];
assign \dsa_dp|Mult7~19  = \dsa_dp|Mult7~mac_RESULTA_bus [37];
assign \dsa_dp|Mult7~20  = \dsa_dp|Mult7~mac_RESULTA_bus [38];
assign \dsa_dp|Mult7~21  = \dsa_dp|Mult7~mac_RESULTA_bus [39];
assign \dsa_dp|Mult7~22  = \dsa_dp|Mult7~mac_RESULTA_bus [40];
assign \dsa_dp|Mult7~23  = \dsa_dp|Mult7~mac_RESULTA_bus [41];
assign \dsa_dp|Mult7~24  = \dsa_dp|Mult7~mac_RESULTA_bus [42];
assign \dsa_dp|Mult7~25  = \dsa_dp|Mult7~mac_RESULTA_bus [43];
assign \dsa_dp|Mult7~26  = \dsa_dp|Mult7~mac_RESULTA_bus [44];
assign \dsa_dp|Mult7~27  = \dsa_dp|Mult7~mac_RESULTA_bus [45];
assign \dsa_dp|Mult7~28  = \dsa_dp|Mult7~mac_RESULTA_bus [46];
assign \dsa_dp|Mult7~29  = \dsa_dp|Mult7~mac_RESULTA_bus [47];
assign \dsa_dp|Mult7~30  = \dsa_dp|Mult7~mac_RESULTA_bus [48];
assign \dsa_dp|Mult7~31  = \dsa_dp|Mult7~mac_RESULTA_bus [49];
assign \dsa_dp|Mult7~32  = \dsa_dp|Mult7~mac_RESULTA_bus [50];
assign \dsa_dp|Mult7~33  = \dsa_dp|Mult7~mac_RESULTA_bus [51];
assign \dsa_dp|Mult7~34  = \dsa_dp|Mult7~mac_RESULTA_bus [52];
assign \dsa_dp|Mult7~35  = \dsa_dp|Mult7~mac_RESULTA_bus [53];
assign \dsa_dp|Mult7~36  = \dsa_dp|Mult7~mac_RESULTA_bus [54];
assign \dsa_dp|Mult7~37  = \dsa_dp|Mult7~mac_RESULTA_bus [55];
assign \dsa_dp|Mult7~38  = \dsa_dp|Mult7~mac_RESULTA_bus [56];
assign \dsa_dp|Mult7~39  = \dsa_dp|Mult7~mac_RESULTA_bus [57];
assign \dsa_dp|Mult7~40  = \dsa_dp|Mult7~mac_RESULTA_bus [58];
assign \dsa_dp|Mult7~41  = \dsa_dp|Mult7~mac_RESULTA_bus [59];
assign \dsa_dp|Mult7~42  = \dsa_dp|Mult7~mac_RESULTA_bus [60];
assign \dsa_dp|Mult7~43  = \dsa_dp|Mult7~mac_RESULTA_bus [61];
assign \dsa_dp|Mult7~44  = \dsa_dp|Mult7~mac_RESULTA_bus [62];
assign \dsa_dp|Mult7~45  = \dsa_dp|Mult7~mac_RESULTA_bus [63];

assign \dsa_fetch|Mult0~8_resulta  = \dsa_fetch|Mult0~8_RESULTA_bus [0];
assign \dsa_fetch|Mult0~9  = \dsa_fetch|Mult0~8_RESULTA_bus [1];
assign \dsa_fetch|Mult0~10  = \dsa_fetch|Mult0~8_RESULTA_bus [2];
assign \dsa_fetch|Mult0~11  = \dsa_fetch|Mult0~8_RESULTA_bus [3];
assign \dsa_fetch|Mult0~12  = \dsa_fetch|Mult0~8_RESULTA_bus [4];
assign \dsa_fetch|Mult0~13  = \dsa_fetch|Mult0~8_RESULTA_bus [5];
assign \dsa_fetch|Mult0~14  = \dsa_fetch|Mult0~8_RESULTA_bus [6];
assign \dsa_fetch|Mult0~15  = \dsa_fetch|Mult0~8_RESULTA_bus [7];
assign \dsa_fetch|Mult0~16  = \dsa_fetch|Mult0~8_RESULTA_bus [8];
assign \dsa_fetch|Mult0~17  = \dsa_fetch|Mult0~8_RESULTA_bus [9];
assign \dsa_fetch|Mult0~18  = \dsa_fetch|Mult0~8_RESULTA_bus [10];
assign \dsa_fetch|Mult0~19  = \dsa_fetch|Mult0~8_RESULTA_bus [11];
assign \dsa_fetch|Mult0~20  = \dsa_fetch|Mult0~8_RESULTA_bus [12];
assign \dsa_fetch|Mult0~21  = \dsa_fetch|Mult0~8_RESULTA_bus [13];
assign \dsa_fetch|Mult0~22  = \dsa_fetch|Mult0~8_RESULTA_bus [14];
assign \dsa_fetch|Mult0~23  = \dsa_fetch|Mult0~8_RESULTA_bus [15];
assign \dsa_fetch|Mult0~24  = \dsa_fetch|Mult0~8_RESULTA_bus [16];
assign \dsa_fetch|Mult0~25  = \dsa_fetch|Mult0~8_RESULTA_bus [17];
assign \dsa_fetch|Mult0~26  = \dsa_fetch|Mult0~8_RESULTA_bus [18];
assign \dsa_fetch|Mult0~27  = \dsa_fetch|Mult0~8_RESULTA_bus [19];
assign \dsa_fetch|Mult0~28  = \dsa_fetch|Mult0~8_RESULTA_bus [20];
assign \dsa_fetch|Mult0~29  = \dsa_fetch|Mult0~8_RESULTA_bus [21];
assign \dsa_fetch|Mult0~30  = \dsa_fetch|Mult0~8_RESULTA_bus [22];
assign \dsa_fetch|Mult0~31  = \dsa_fetch|Mult0~8_RESULTA_bus [23];
assign \dsa_fetch|Mult0~32  = \dsa_fetch|Mult0~8_RESULTA_bus [24];
assign \dsa_fetch|Mult0~33  = \dsa_fetch|Mult0~8_RESULTA_bus [25];
assign \dsa_fetch|Mult0~34  = \dsa_fetch|Mult0~8_RESULTA_bus [26];
assign \dsa_fetch|Mult0~35  = \dsa_fetch|Mult0~8_RESULTA_bus [27];
assign \dsa_fetch|Mult0~36  = \dsa_fetch|Mult0~8_RESULTA_bus [28];
assign \dsa_fetch|Mult0~37  = \dsa_fetch|Mult0~8_RESULTA_bus [29];
assign \dsa_fetch|Mult0~38  = \dsa_fetch|Mult0~8_RESULTA_bus [30];
assign \dsa_fetch|Mult0~39  = \dsa_fetch|Mult0~8_RESULTA_bus [31];
assign \dsa_fetch|Mult0~40  = \dsa_fetch|Mult0~8_RESULTA_bus [32];
assign \dsa_fetch|Mult0~41  = \dsa_fetch|Mult0~8_RESULTA_bus [33];
assign \dsa_fetch|Mult0~42  = \dsa_fetch|Mult0~8_RESULTA_bus [34];
assign \dsa_fetch|Mult0~43  = \dsa_fetch|Mult0~8_RESULTA_bus [35];
assign \dsa_fetch|Mult0~44  = \dsa_fetch|Mult0~8_RESULTA_bus [36];
assign \dsa_fetch|Mult0~45  = \dsa_fetch|Mult0~8_RESULTA_bus [37];
assign \dsa_fetch|Mult0~46  = \dsa_fetch|Mult0~8_RESULTA_bus [38];
assign \dsa_fetch|Mult0~47  = \dsa_fetch|Mult0~8_RESULTA_bus [39];
assign \dsa_fetch|Mult0~48  = \dsa_fetch|Mult0~8_RESULTA_bus [40];
assign \dsa_fetch|Mult0~49  = \dsa_fetch|Mult0~8_RESULTA_bus [41];
assign \dsa_fetch|Mult0~50  = \dsa_fetch|Mult0~8_RESULTA_bus [42];
assign \dsa_fetch|Mult0~51  = \dsa_fetch|Mult0~8_RESULTA_bus [43];
assign \dsa_fetch|Mult0~52  = \dsa_fetch|Mult0~8_RESULTA_bus [44];
assign \dsa_fetch|Mult0~53  = \dsa_fetch|Mult0~8_RESULTA_bus [45];
assign \dsa_fetch|Mult0~54  = \dsa_fetch|Mult0~8_RESULTA_bus [46];
assign \dsa_fetch|Mult0~55  = \dsa_fetch|Mult0~8_RESULTA_bus [47];
assign \dsa_fetch|Mult0~56  = \dsa_fetch|Mult0~8_RESULTA_bus [48];
assign \dsa_fetch|Mult0~57  = \dsa_fetch|Mult0~8_RESULTA_bus [49];
assign \dsa_fetch|Mult0~58  = \dsa_fetch|Mult0~8_RESULTA_bus [50];
assign \dsa_fetch|Mult0~59  = \dsa_fetch|Mult0~8_RESULTA_bus [51];
assign \dsa_fetch|Mult0~60  = \dsa_fetch|Mult0~8_RESULTA_bus [52];
assign \dsa_fetch|Mult0~61  = \dsa_fetch|Mult0~8_RESULTA_bus [53];
assign \dsa_fetch|Mult0~62  = \dsa_fetch|Mult0~8_RESULTA_bus [54];
assign \dsa_fetch|Mult0~63  = \dsa_fetch|Mult0~8_RESULTA_bus [55];
assign \dsa_fetch|Mult0~64  = \dsa_fetch|Mult0~8_RESULTA_bus [56];
assign \dsa_fetch|Mult0~65  = \dsa_fetch|Mult0~8_RESULTA_bus [57];
assign \dsa_fetch|Mult0~66  = \dsa_fetch|Mult0~8_RESULTA_bus [58];
assign \dsa_fetch|Mult0~67  = \dsa_fetch|Mult0~8_RESULTA_bus [59];
assign \dsa_fetch|Mult0~68  = \dsa_fetch|Mult0~8_RESULTA_bus [60];
assign \dsa_fetch|Mult0~69  = \dsa_fetch|Mult0~8_RESULTA_bus [61];
assign \dsa_fetch|Mult0~70  = \dsa_fetch|Mult0~8_RESULTA_bus [62];
assign \dsa_fetch|Mult0~71  = \dsa_fetch|Mult0~8_RESULTA_bus [63];

assign \dsa_dp|Mult3~8_resulta  = \dsa_dp|Mult3~8_RESULTA_bus [0];
assign \dsa_dp|Mult3~9  = \dsa_dp|Mult3~8_RESULTA_bus [1];
assign \dsa_dp|Mult3~10  = \dsa_dp|Mult3~8_RESULTA_bus [2];
assign \dsa_dp|Mult3~11  = \dsa_dp|Mult3~8_RESULTA_bus [3];
assign \dsa_dp|Mult3~12  = \dsa_dp|Mult3~8_RESULTA_bus [4];
assign \dsa_dp|Mult3~13  = \dsa_dp|Mult3~8_RESULTA_bus [5];
assign \dsa_dp|Mult3~14  = \dsa_dp|Mult3~8_RESULTA_bus [6];
assign \dsa_dp|Mult3~15  = \dsa_dp|Mult3~8_RESULTA_bus [7];
assign \dsa_dp|Mult3~16  = \dsa_dp|Mult3~8_RESULTA_bus [8];
assign \dsa_dp|Mult3~17  = \dsa_dp|Mult3~8_RESULTA_bus [9];
assign \dsa_dp|Mult3~18  = \dsa_dp|Mult3~8_RESULTA_bus [10];
assign \dsa_dp|Mult3~19  = \dsa_dp|Mult3~8_RESULTA_bus [11];
assign \dsa_dp|Mult3~20  = \dsa_dp|Mult3~8_RESULTA_bus [12];
assign \dsa_dp|Mult3~21  = \dsa_dp|Mult3~8_RESULTA_bus [13];
assign \dsa_dp|Mult3~22  = \dsa_dp|Mult3~8_RESULTA_bus [14];
assign \dsa_dp|Mult3~23  = \dsa_dp|Mult3~8_RESULTA_bus [15];
assign \dsa_dp|Mult3~24  = \dsa_dp|Mult3~8_RESULTA_bus [16];
assign \dsa_dp|Mult3~25  = \dsa_dp|Mult3~8_RESULTA_bus [17];
assign \dsa_dp|Mult3~26  = \dsa_dp|Mult3~8_RESULTA_bus [18];
assign \dsa_dp|Mult3~27  = \dsa_dp|Mult3~8_RESULTA_bus [19];
assign \dsa_dp|Mult3~28  = \dsa_dp|Mult3~8_RESULTA_bus [20];
assign \dsa_dp|Mult3~29  = \dsa_dp|Mult3~8_RESULTA_bus [21];
assign \dsa_dp|Mult3~30  = \dsa_dp|Mult3~8_RESULTA_bus [22];
assign \dsa_dp|Mult3~31  = \dsa_dp|Mult3~8_RESULTA_bus [23];
assign \dsa_dp|Mult3~32  = \dsa_dp|Mult3~8_RESULTA_bus [24];
assign \dsa_dp|Mult3~33  = \dsa_dp|Mult3~8_RESULTA_bus [25];
assign \dsa_dp|Mult3~34  = \dsa_dp|Mult3~8_RESULTA_bus [26];
assign \dsa_dp|Mult3~35  = \dsa_dp|Mult3~8_RESULTA_bus [27];
assign \dsa_dp|Mult3~36  = \dsa_dp|Mult3~8_RESULTA_bus [28];
assign \dsa_dp|Mult3~37  = \dsa_dp|Mult3~8_RESULTA_bus [29];
assign \dsa_dp|Mult3~38  = \dsa_dp|Mult3~8_RESULTA_bus [30];
assign \dsa_dp|Mult3~39  = \dsa_dp|Mult3~8_RESULTA_bus [31];
assign \dsa_dp|Mult3~40  = \dsa_dp|Mult3~8_RESULTA_bus [32];
assign \dsa_dp|Mult3~41  = \dsa_dp|Mult3~8_RESULTA_bus [33];
assign \dsa_dp|Mult3~42  = \dsa_dp|Mult3~8_RESULTA_bus [34];
assign \dsa_dp|Mult3~43  = \dsa_dp|Mult3~8_RESULTA_bus [35];
assign \dsa_dp|Mult3~44  = \dsa_dp|Mult3~8_RESULTA_bus [36];
assign \dsa_dp|Mult3~45  = \dsa_dp|Mult3~8_RESULTA_bus [37];
assign \dsa_dp|Mult3~46  = \dsa_dp|Mult3~8_RESULTA_bus [38];
assign \dsa_dp|Mult3~47  = \dsa_dp|Mult3~8_RESULTA_bus [39];
assign \dsa_dp|Mult3~48  = \dsa_dp|Mult3~8_RESULTA_bus [40];
assign \dsa_dp|Mult3~49  = \dsa_dp|Mult3~8_RESULTA_bus [41];
assign \dsa_dp|Mult3~50  = \dsa_dp|Mult3~8_RESULTA_bus [42];
assign \dsa_dp|Mult3~51  = \dsa_dp|Mult3~8_RESULTA_bus [43];
assign \dsa_dp|Mult3~52  = \dsa_dp|Mult3~8_RESULTA_bus [44];
assign \dsa_dp|Mult3~53  = \dsa_dp|Mult3~8_RESULTA_bus [45];
assign \dsa_dp|Mult3~54  = \dsa_dp|Mult3~8_RESULTA_bus [46];
assign \dsa_dp|Mult3~55  = \dsa_dp|Mult3~8_RESULTA_bus [47];
assign \dsa_dp|Mult3~56  = \dsa_dp|Mult3~8_RESULTA_bus [48];
assign \dsa_dp|Mult3~57  = \dsa_dp|Mult3~8_RESULTA_bus [49];
assign \dsa_dp|Mult3~58  = \dsa_dp|Mult3~8_RESULTA_bus [50];
assign \dsa_dp|Mult3~59  = \dsa_dp|Mult3~8_RESULTA_bus [51];
assign \dsa_dp|Mult3~60  = \dsa_dp|Mult3~8_RESULTA_bus [52];
assign \dsa_dp|Mult3~61  = \dsa_dp|Mult3~8_RESULTA_bus [53];
assign \dsa_dp|Mult3~62  = \dsa_dp|Mult3~8_RESULTA_bus [54];
assign \dsa_dp|Mult3~63  = \dsa_dp|Mult3~8_RESULTA_bus [55];
assign \dsa_dp|Mult3~64  = \dsa_dp|Mult3~8_RESULTA_bus [56];
assign \dsa_dp|Mult3~65  = \dsa_dp|Mult3~8_RESULTA_bus [57];
assign \dsa_dp|Mult3~66  = \dsa_dp|Mult3~8_RESULTA_bus [58];
assign \dsa_dp|Mult3~67  = \dsa_dp|Mult3~8_RESULTA_bus [59];
assign \dsa_dp|Mult3~68  = \dsa_dp|Mult3~8_RESULTA_bus [60];
assign \dsa_dp|Mult3~69  = \dsa_dp|Mult3~8_RESULTA_bus [61];
assign \dsa_dp|Mult3~70  = \dsa_dp|Mult3~8_RESULTA_bus [62];
assign \dsa_dp|Mult3~71  = \dsa_dp|Mult3~8_RESULTA_bus [63];

assign \dsa_dp|Mult6~mac_resulta  = \dsa_dp|Mult6~mac_RESULTA_bus [0];
assign \dsa_dp|Mult6~315  = \dsa_dp|Mult6~mac_RESULTA_bus [1];
assign \dsa_dp|Mult6~316  = \dsa_dp|Mult6~mac_RESULTA_bus [2];
assign \dsa_dp|Mult6~317  = \dsa_dp|Mult6~mac_RESULTA_bus [3];
assign \dsa_dp|Mult6~318  = \dsa_dp|Mult6~mac_RESULTA_bus [4];
assign \dsa_dp|Mult6~319  = \dsa_dp|Mult6~mac_RESULTA_bus [5];
assign \dsa_dp|Mult6~320  = \dsa_dp|Mult6~mac_RESULTA_bus [6];
assign \dsa_dp|Mult6~321  = \dsa_dp|Mult6~mac_RESULTA_bus [7];
assign \dsa_dp|Mult6~322  = \dsa_dp|Mult6~mac_RESULTA_bus [8];
assign \dsa_dp|Mult6~323  = \dsa_dp|Mult6~mac_RESULTA_bus [9];
assign \dsa_dp|Mult6~324  = \dsa_dp|Mult6~mac_RESULTA_bus [10];
assign \dsa_dp|Mult6~325  = \dsa_dp|Mult6~mac_RESULTA_bus [11];
assign \dsa_dp|Mult6~326  = \dsa_dp|Mult6~mac_RESULTA_bus [12];
assign \dsa_dp|Mult6~327  = \dsa_dp|Mult6~mac_RESULTA_bus [13];
assign \dsa_dp|Mult6~328  = \dsa_dp|Mult6~mac_RESULTA_bus [14];
assign \dsa_dp|Mult6~329  = \dsa_dp|Mult6~mac_RESULTA_bus [15];
assign \dsa_dp|Mult6~330  = \dsa_dp|Mult6~mac_RESULTA_bus [16];
assign \dsa_dp|Mult6~331  = \dsa_dp|Mult6~mac_RESULTA_bus [17];
assign \dsa_dp|Mult6~332  = \dsa_dp|Mult6~mac_RESULTA_bus [18];
assign \dsa_dp|Mult6~333  = \dsa_dp|Mult6~mac_RESULTA_bus [19];
assign \dsa_dp|Mult6~334  = \dsa_dp|Mult6~mac_RESULTA_bus [20];
assign \dsa_dp|Mult6~335  = \dsa_dp|Mult6~mac_RESULTA_bus [21];
assign \dsa_dp|Mult6~336  = \dsa_dp|Mult6~mac_RESULTA_bus [22];
assign \dsa_dp|Mult6~337  = \dsa_dp|Mult6~mac_RESULTA_bus [23];
assign \dsa_dp|Mult6~338  = \dsa_dp|Mult6~mac_RESULTA_bus [24];
assign \dsa_dp|Mult6~339  = \dsa_dp|Mult6~mac_RESULTA_bus [25];
assign \dsa_dp|Mult6~8  = \dsa_dp|Mult6~mac_RESULTA_bus [26];
assign \dsa_dp|Mult6~9  = \dsa_dp|Mult6~mac_RESULTA_bus [27];
assign \dsa_dp|Mult6~10  = \dsa_dp|Mult6~mac_RESULTA_bus [28];
assign \dsa_dp|Mult6~11  = \dsa_dp|Mult6~mac_RESULTA_bus [29];
assign \dsa_dp|Mult6~12  = \dsa_dp|Mult6~mac_RESULTA_bus [30];
assign \dsa_dp|Mult6~13  = \dsa_dp|Mult6~mac_RESULTA_bus [31];
assign \dsa_dp|Mult6~14  = \dsa_dp|Mult6~mac_RESULTA_bus [32];
assign \dsa_dp|Mult6~15  = \dsa_dp|Mult6~mac_RESULTA_bus [33];
assign \dsa_dp|Mult6~16  = \dsa_dp|Mult6~mac_RESULTA_bus [34];
assign \dsa_dp|Mult6~17  = \dsa_dp|Mult6~mac_RESULTA_bus [35];
assign \dsa_dp|Mult6~18  = \dsa_dp|Mult6~mac_RESULTA_bus [36];
assign \dsa_dp|Mult6~19  = \dsa_dp|Mult6~mac_RESULTA_bus [37];
assign \dsa_dp|Mult6~20  = \dsa_dp|Mult6~mac_RESULTA_bus [38];
assign \dsa_dp|Mult6~21  = \dsa_dp|Mult6~mac_RESULTA_bus [39];
assign \dsa_dp|Mult6~22  = \dsa_dp|Mult6~mac_RESULTA_bus [40];
assign \dsa_dp|Mult6~23  = \dsa_dp|Mult6~mac_RESULTA_bus [41];
assign \dsa_dp|Mult6~24  = \dsa_dp|Mult6~mac_RESULTA_bus [42];
assign \dsa_dp|Mult6~25  = \dsa_dp|Mult6~mac_RESULTA_bus [43];
assign \dsa_dp|Mult6~26  = \dsa_dp|Mult6~mac_RESULTA_bus [44];
assign \dsa_dp|Mult6~27  = \dsa_dp|Mult6~mac_RESULTA_bus [45];
assign \dsa_dp|Mult6~28  = \dsa_dp|Mult6~mac_RESULTA_bus [46];
assign \dsa_dp|Mult6~29  = \dsa_dp|Mult6~mac_RESULTA_bus [47];
assign \dsa_dp|Mult6~30  = \dsa_dp|Mult6~mac_RESULTA_bus [48];
assign \dsa_dp|Mult6~31  = \dsa_dp|Mult6~mac_RESULTA_bus [49];
assign \dsa_dp|Mult6~32  = \dsa_dp|Mult6~mac_RESULTA_bus [50];
assign \dsa_dp|Mult6~33  = \dsa_dp|Mult6~mac_RESULTA_bus [51];
assign \dsa_dp|Mult6~34  = \dsa_dp|Mult6~mac_RESULTA_bus [52];
assign \dsa_dp|Mult6~35  = \dsa_dp|Mult6~mac_RESULTA_bus [53];
assign \dsa_dp|Mult6~36  = \dsa_dp|Mult6~mac_RESULTA_bus [54];
assign \dsa_dp|Mult6~37  = \dsa_dp|Mult6~mac_RESULTA_bus [55];
assign \dsa_dp|Mult6~38  = \dsa_dp|Mult6~mac_RESULTA_bus [56];
assign \dsa_dp|Mult6~39  = \dsa_dp|Mult6~mac_RESULTA_bus [57];
assign \dsa_dp|Mult6~40  = \dsa_dp|Mult6~mac_RESULTA_bus [58];
assign \dsa_dp|Mult6~41  = \dsa_dp|Mult6~mac_RESULTA_bus [59];
assign \dsa_dp|Mult6~42  = \dsa_dp|Mult6~mac_RESULTA_bus [60];
assign \dsa_dp|Mult6~43  = \dsa_dp|Mult6~mac_RESULTA_bus [61];
assign \dsa_dp|Mult6~44  = \dsa_dp|Mult6~mac_RESULTA_bus [62];
assign \dsa_dp|Mult6~45  = \dsa_dp|Mult6~mac_RESULTA_bus [63];

assign \Mult4~mult_ll_pl[0][0]  = \Mult4~32_RESULTA_bus [0];
assign \Mult4~mult_ll_pl[0][1]  = \Mult4~32_RESULTA_bus [1];
assign \Mult4~mult_ll_pl[0][2]  = \Mult4~32_RESULTA_bus [2];
assign \Mult4~mult_ll_pl[0][3]  = \Mult4~32_RESULTA_bus [3];
assign \Mult4~mult_ll_pl[0][4]  = \Mult4~32_RESULTA_bus [4];
assign \Mult4~mult_ll_pl[0][5]  = \Mult4~32_RESULTA_bus [5];
assign \Mult4~mult_ll_pl[0][6]  = \Mult4~32_RESULTA_bus [6];
assign \Mult4~mult_ll_pl[0][7]  = \Mult4~32_RESULTA_bus [7];
assign \Mult4~mult_ll_pl[0][8]  = \Mult4~32_RESULTA_bus [8];
assign \Mult4~mult_ll_pl[0][9]  = \Mult4~32_RESULTA_bus [9];
assign \Mult4~mult_ll_pl[0][10]  = \Mult4~32_RESULTA_bus [10];
assign \Mult4~mult_ll_pl[0][11]  = \Mult4~32_RESULTA_bus [11];
assign \Mult4~mult_ll_pl[0][12]  = \Mult4~32_RESULTA_bus [12];
assign \Mult4~mult_ll_pl[0][13]  = \Mult4~32_RESULTA_bus [13];
assign \Mult4~mult_ll_pl[0][14]  = \Mult4~32_RESULTA_bus [14];
assign \Mult4~mult_ll_pl[0][15]  = \Mult4~32_RESULTA_bus [15];
assign \Mult4~mult_ll_pl[0][16]  = \Mult4~32_RESULTA_bus [16];
assign \Mult4~mult_ll_pl[0][17]  = \Mult4~32_RESULTA_bus [17];
assign \Mult4~mult_ll_pl[0][18]  = \Mult4~32_RESULTA_bus [18];
assign \Mult4~mult_ll_pl[0][19]  = \Mult4~32_RESULTA_bus [19];
assign \Mult4~mult_ll_pl[0][20]  = \Mult4~32_RESULTA_bus [20];
assign \Mult4~mult_ll_pl[0][21]  = \Mult4~32_RESULTA_bus [21];
assign \Mult4~mult_ll_pl[0][22]  = \Mult4~32_RESULTA_bus [22];
assign \Mult4~mult_ll_pl[0][23]  = \Mult4~32_RESULTA_bus [23];
assign \Mult4~56  = \Mult4~32_RESULTA_bus [24];
assign \Mult4~57  = \Mult4~32_RESULTA_bus [25];
assign \Mult4~58  = \Mult4~32_RESULTA_bus [26];
assign \Mult4~59  = \Mult4~32_RESULTA_bus [27];
assign \Mult4~60  = \Mult4~32_RESULTA_bus [28];
assign \Mult4~61  = \Mult4~32_RESULTA_bus [29];
assign \Mult4~62  = \Mult4~32_RESULTA_bus [30];
assign \Mult4~63  = \Mult4~32_RESULTA_bus [31];
assign \Mult4~64  = \Mult4~32_RESULTA_bus [32];
assign \Mult4~65  = \Mult4~32_RESULTA_bus [33];
assign \Mult4~66  = \Mult4~32_RESULTA_bus [34];
assign \Mult4~67  = \Mult4~32_RESULTA_bus [35];
assign \Mult4~68  = \Mult4~32_RESULTA_bus [36];
assign \Mult4~69  = \Mult4~32_RESULTA_bus [37];
assign \Mult4~70  = \Mult4~32_RESULTA_bus [38];
assign \Mult4~71  = \Mult4~32_RESULTA_bus [39];
assign \Mult4~72  = \Mult4~32_RESULTA_bus [40];
assign \Mult4~73  = \Mult4~32_RESULTA_bus [41];
assign \Mult4~74  = \Mult4~32_RESULTA_bus [42];
assign \Mult4~75  = \Mult4~32_RESULTA_bus [43];
assign \Mult4~76  = \Mult4~32_RESULTA_bus [44];
assign \Mult4~77  = \Mult4~32_RESULTA_bus [45];
assign \Mult4~78  = \Mult4~32_RESULTA_bus [46];
assign \Mult4~79  = \Mult4~32_RESULTA_bus [47];
assign \Mult4~80  = \Mult4~32_RESULTA_bus [48];
assign \Mult4~81  = \Mult4~32_RESULTA_bus [49];
assign \Mult4~82  = \Mult4~32_RESULTA_bus [50];
assign \Mult4~83  = \Mult4~32_RESULTA_bus [51];
assign \Mult4~84  = \Mult4~32_RESULTA_bus [52];
assign \Mult4~85  = \Mult4~32_RESULTA_bus [53];
assign \Mult4~86  = \Mult4~32_RESULTA_bus [54];
assign \Mult4~87  = \Mult4~32_RESULTA_bus [55];
assign \Mult4~88  = \Mult4~32_RESULTA_bus [56];
assign \Mult4~89  = \Mult4~32_RESULTA_bus [57];
assign \Mult4~90  = \Mult4~32_RESULTA_bus [58];
assign \Mult4~91  = \Mult4~32_RESULTA_bus [59];
assign \Mult4~92  = \Mult4~32_RESULTA_bus [60];
assign \Mult4~93  = \Mult4~32_RESULTA_bus [61];
assign \Mult4~94  = \Mult4~32_RESULTA_bus [62];
assign \Mult4~95  = \Mult4~32_RESULTA_bus [63];

assign \Mult3~mult_ll_pl[0][0]  = \Mult3~32_RESULTA_bus [0];
assign \Mult3~mult_ll_pl[0][1]  = \Mult3~32_RESULTA_bus [1];
assign \Mult3~mult_ll_pl[0][2]  = \Mult3~32_RESULTA_bus [2];
assign \Mult3~mult_ll_pl[0][3]  = \Mult3~32_RESULTA_bus [3];
assign \Mult3~mult_ll_pl[0][4]  = \Mult3~32_RESULTA_bus [4];
assign \Mult3~mult_ll_pl[0][5]  = \Mult3~32_RESULTA_bus [5];
assign \Mult3~mult_ll_pl[0][6]  = \Mult3~32_RESULTA_bus [6];
assign \Mult3~mult_ll_pl[0][7]  = \Mult3~32_RESULTA_bus [7];
assign \Mult3~mult_ll_pl[0][8]  = \Mult3~32_RESULTA_bus [8];
assign \Mult3~mult_ll_pl[0][9]  = \Mult3~32_RESULTA_bus [9];
assign \Mult3~mult_ll_pl[0][10]  = \Mult3~32_RESULTA_bus [10];
assign \Mult3~mult_ll_pl[0][11]  = \Mult3~32_RESULTA_bus [11];
assign \Mult3~mult_ll_pl[0][12]  = \Mult3~32_RESULTA_bus [12];
assign \Mult3~mult_ll_pl[0][13]  = \Mult3~32_RESULTA_bus [13];
assign \Mult3~mult_ll_pl[0][14]  = \Mult3~32_RESULTA_bus [14];
assign \Mult3~mult_ll_pl[0][15]  = \Mult3~32_RESULTA_bus [15];
assign \Mult3~mult_ll_pl[0][16]  = \Mult3~32_RESULTA_bus [16];
assign \Mult3~mult_ll_pl[0][17]  = \Mult3~32_RESULTA_bus [17];
assign \Mult3~mult_ll_pl[0][18]  = \Mult3~32_RESULTA_bus [18];
assign \Mult3~mult_ll_pl[0][19]  = \Mult3~32_RESULTA_bus [19];
assign \Mult3~mult_ll_pl[0][20]  = \Mult3~32_RESULTA_bus [20];
assign \Mult3~mult_ll_pl[0][21]  = \Mult3~32_RESULTA_bus [21];
assign \Mult3~mult_ll_pl[0][22]  = \Mult3~32_RESULTA_bus [22];
assign \Mult3~mult_ll_pl[0][23]  = \Mult3~32_RESULTA_bus [23];
assign \Mult3~56  = \Mult3~32_RESULTA_bus [24];
assign \Mult3~57  = \Mult3~32_RESULTA_bus [25];
assign \Mult3~58  = \Mult3~32_RESULTA_bus [26];
assign \Mult3~59  = \Mult3~32_RESULTA_bus [27];
assign \Mult3~60  = \Mult3~32_RESULTA_bus [28];
assign \Mult3~61  = \Mult3~32_RESULTA_bus [29];
assign \Mult3~62  = \Mult3~32_RESULTA_bus [30];
assign \Mult3~63  = \Mult3~32_RESULTA_bus [31];
assign \Mult3~64  = \Mult3~32_RESULTA_bus [32];
assign \Mult3~65  = \Mult3~32_RESULTA_bus [33];
assign \Mult3~66  = \Mult3~32_RESULTA_bus [34];
assign \Mult3~67  = \Mult3~32_RESULTA_bus [35];
assign \Mult3~68  = \Mult3~32_RESULTA_bus [36];
assign \Mult3~69  = \Mult3~32_RESULTA_bus [37];
assign \Mult3~70  = \Mult3~32_RESULTA_bus [38];
assign \Mult3~71  = \Mult3~32_RESULTA_bus [39];
assign \Mult3~72  = \Mult3~32_RESULTA_bus [40];
assign \Mult3~73  = \Mult3~32_RESULTA_bus [41];
assign \Mult3~74  = \Mult3~32_RESULTA_bus [42];
assign \Mult3~75  = \Mult3~32_RESULTA_bus [43];
assign \Mult3~76  = \Mult3~32_RESULTA_bus [44];
assign \Mult3~77  = \Mult3~32_RESULTA_bus [45];
assign \Mult3~78  = \Mult3~32_RESULTA_bus [46];
assign \Mult3~79  = \Mult3~32_RESULTA_bus [47];
assign \Mult3~80  = \Mult3~32_RESULTA_bus [48];
assign \Mult3~81  = \Mult3~32_RESULTA_bus [49];
assign \Mult3~82  = \Mult3~32_RESULTA_bus [50];
assign \Mult3~83  = \Mult3~32_RESULTA_bus [51];
assign \Mult3~84  = \Mult3~32_RESULTA_bus [52];
assign \Mult3~85  = \Mult3~32_RESULTA_bus [53];
assign \Mult3~86  = \Mult3~32_RESULTA_bus [54];
assign \Mult3~87  = \Mult3~32_RESULTA_bus [55];
assign \Mult3~88  = \Mult3~32_RESULTA_bus [56];
assign \Mult3~89  = \Mult3~32_RESULTA_bus [57];
assign \Mult3~90  = \Mult3~32_RESULTA_bus [58];
assign \Mult3~91  = \Mult3~32_RESULTA_bus [59];
assign \Mult3~92  = \Mult3~32_RESULTA_bus [60];
assign \Mult3~93  = \Mult3~32_RESULTA_bus [61];
assign \Mult3~94  = \Mult3~32_RESULTA_bus [62];
assign \Mult3~95  = \Mult3~32_RESULTA_bus [63];

assign \dsa_dp|Mult1~8_resulta  = \dsa_dp|Mult1~8_RESULTA_bus [0];
assign \dsa_dp|Mult1~9  = \dsa_dp|Mult1~8_RESULTA_bus [1];
assign \dsa_dp|Mult1~10  = \dsa_dp|Mult1~8_RESULTA_bus [2];
assign \dsa_dp|Mult1~11  = \dsa_dp|Mult1~8_RESULTA_bus [3];
assign \dsa_dp|Mult1~12  = \dsa_dp|Mult1~8_RESULTA_bus [4];
assign \dsa_dp|Mult1~13  = \dsa_dp|Mult1~8_RESULTA_bus [5];
assign \dsa_dp|Mult1~14  = \dsa_dp|Mult1~8_RESULTA_bus [6];
assign \dsa_dp|Mult1~15  = \dsa_dp|Mult1~8_RESULTA_bus [7];
assign \dsa_dp|Mult1~16  = \dsa_dp|Mult1~8_RESULTA_bus [8];
assign \dsa_dp|Mult1~17  = \dsa_dp|Mult1~8_RESULTA_bus [9];
assign \dsa_dp|Mult1~18  = \dsa_dp|Mult1~8_RESULTA_bus [10];
assign \dsa_dp|Mult1~19  = \dsa_dp|Mult1~8_RESULTA_bus [11];
assign \dsa_dp|Mult1~20  = \dsa_dp|Mult1~8_RESULTA_bus [12];
assign \dsa_dp|Mult1~21  = \dsa_dp|Mult1~8_RESULTA_bus [13];
assign \dsa_dp|Mult1~22  = \dsa_dp|Mult1~8_RESULTA_bus [14];
assign \dsa_dp|Mult1~23  = \dsa_dp|Mult1~8_RESULTA_bus [15];
assign \dsa_dp|Mult1~24  = \dsa_dp|Mult1~8_RESULTA_bus [16];
assign \dsa_dp|Mult1~25  = \dsa_dp|Mult1~8_RESULTA_bus [17];
assign \dsa_dp|Mult1~26  = \dsa_dp|Mult1~8_RESULTA_bus [18];
assign \dsa_dp|Mult1~27  = \dsa_dp|Mult1~8_RESULTA_bus [19];
assign \dsa_dp|Mult1~28  = \dsa_dp|Mult1~8_RESULTA_bus [20];
assign \dsa_dp|Mult1~29  = \dsa_dp|Mult1~8_RESULTA_bus [21];
assign \dsa_dp|Mult1~30  = \dsa_dp|Mult1~8_RESULTA_bus [22];
assign \dsa_dp|Mult1~31  = \dsa_dp|Mult1~8_RESULTA_bus [23];
assign \dsa_dp|Mult1~32  = \dsa_dp|Mult1~8_RESULTA_bus [24];
assign \dsa_dp|Mult1~33  = \dsa_dp|Mult1~8_RESULTA_bus [25];
assign \dsa_dp|Mult1~34  = \dsa_dp|Mult1~8_RESULTA_bus [26];
assign \dsa_dp|Mult1~35  = \dsa_dp|Mult1~8_RESULTA_bus [27];
assign \dsa_dp|Mult1~36  = \dsa_dp|Mult1~8_RESULTA_bus [28];
assign \dsa_dp|Mult1~37  = \dsa_dp|Mult1~8_RESULTA_bus [29];
assign \dsa_dp|Mult1~38  = \dsa_dp|Mult1~8_RESULTA_bus [30];
assign \dsa_dp|Mult1~39  = \dsa_dp|Mult1~8_RESULTA_bus [31];
assign \dsa_dp|Mult1~40  = \dsa_dp|Mult1~8_RESULTA_bus [32];
assign \dsa_dp|Mult1~41  = \dsa_dp|Mult1~8_RESULTA_bus [33];
assign \dsa_dp|Mult1~42  = \dsa_dp|Mult1~8_RESULTA_bus [34];
assign \dsa_dp|Mult1~43  = \dsa_dp|Mult1~8_RESULTA_bus [35];
assign \dsa_dp|Mult1~44  = \dsa_dp|Mult1~8_RESULTA_bus [36];
assign \dsa_dp|Mult1~45  = \dsa_dp|Mult1~8_RESULTA_bus [37];
assign \dsa_dp|Mult1~46  = \dsa_dp|Mult1~8_RESULTA_bus [38];
assign \dsa_dp|Mult1~47  = \dsa_dp|Mult1~8_RESULTA_bus [39];
assign \dsa_dp|Mult1~48  = \dsa_dp|Mult1~8_RESULTA_bus [40];
assign \dsa_dp|Mult1~49  = \dsa_dp|Mult1~8_RESULTA_bus [41];
assign \dsa_dp|Mult1~50  = \dsa_dp|Mult1~8_RESULTA_bus [42];
assign \dsa_dp|Mult1~51  = \dsa_dp|Mult1~8_RESULTA_bus [43];
assign \dsa_dp|Mult1~52  = \dsa_dp|Mult1~8_RESULTA_bus [44];
assign \dsa_dp|Mult1~53  = \dsa_dp|Mult1~8_RESULTA_bus [45];
assign \dsa_dp|Mult1~54  = \dsa_dp|Mult1~8_RESULTA_bus [46];
assign \dsa_dp|Mult1~55  = \dsa_dp|Mult1~8_RESULTA_bus [47];
assign \dsa_dp|Mult1~56  = \dsa_dp|Mult1~8_RESULTA_bus [48];
assign \dsa_dp|Mult1~57  = \dsa_dp|Mult1~8_RESULTA_bus [49];
assign \dsa_dp|Mult1~58  = \dsa_dp|Mult1~8_RESULTA_bus [50];
assign \dsa_dp|Mult1~59  = \dsa_dp|Mult1~8_RESULTA_bus [51];
assign \dsa_dp|Mult1~60  = \dsa_dp|Mult1~8_RESULTA_bus [52];
assign \dsa_dp|Mult1~61  = \dsa_dp|Mult1~8_RESULTA_bus [53];
assign \dsa_dp|Mult1~62  = \dsa_dp|Mult1~8_RESULTA_bus [54];
assign \dsa_dp|Mult1~63  = \dsa_dp|Mult1~8_RESULTA_bus [55];
assign \dsa_dp|Mult1~64  = \dsa_dp|Mult1~8_RESULTA_bus [56];
assign \dsa_dp|Mult1~65  = \dsa_dp|Mult1~8_RESULTA_bus [57];
assign \dsa_dp|Mult1~66  = \dsa_dp|Mult1~8_RESULTA_bus [58];
assign \dsa_dp|Mult1~67  = \dsa_dp|Mult1~8_RESULTA_bus [59];
assign \dsa_dp|Mult1~68  = \dsa_dp|Mult1~8_RESULTA_bus [60];
assign \dsa_dp|Mult1~69  = \dsa_dp|Mult1~8_RESULTA_bus [61];
assign \dsa_dp|Mult1~70  = \dsa_dp|Mult1~8_RESULTA_bus [62];
assign \dsa_dp|Mult1~71  = \dsa_dp|Mult1~8_RESULTA_bus [63];

assign \dsa_dp|Add2~8_resulta  = \dsa_dp|Add2~8_RESULTA_bus [0];
assign \dsa_dp|Add2~9  = \dsa_dp|Add2~8_RESULTA_bus [1];
assign \dsa_dp|Add2~10  = \dsa_dp|Add2~8_RESULTA_bus [2];
assign \dsa_dp|Add2~11  = \dsa_dp|Add2~8_RESULTA_bus [3];
assign \dsa_dp|Add2~12  = \dsa_dp|Add2~8_RESULTA_bus [4];
assign \dsa_dp|Add2~13  = \dsa_dp|Add2~8_RESULTA_bus [5];
assign \dsa_dp|Add2~14  = \dsa_dp|Add2~8_RESULTA_bus [6];
assign \dsa_dp|Add2~15  = \dsa_dp|Add2~8_RESULTA_bus [7];
assign \dsa_dp|Add2~16  = \dsa_dp|Add2~8_RESULTA_bus [8];
assign \dsa_dp|Add2~17  = \dsa_dp|Add2~8_RESULTA_bus [9];
assign \dsa_dp|Add2~18  = \dsa_dp|Add2~8_RESULTA_bus [10];
assign \dsa_dp|Add2~19  = \dsa_dp|Add2~8_RESULTA_bus [11];
assign \dsa_dp|Add2~20  = \dsa_dp|Add2~8_RESULTA_bus [12];
assign \dsa_dp|Add2~21  = \dsa_dp|Add2~8_RESULTA_bus [13];
assign \dsa_dp|Add2~22  = \dsa_dp|Add2~8_RESULTA_bus [14];
assign \dsa_dp|Add2~23  = \dsa_dp|Add2~8_RESULTA_bus [15];
assign \dsa_dp|Add2~24  = \dsa_dp|Add2~8_RESULTA_bus [16];
assign \dsa_dp|Add2~25  = \dsa_dp|Add2~8_RESULTA_bus [17];
assign \dsa_dp|Add2~26  = \dsa_dp|Add2~8_RESULTA_bus [18];
assign \dsa_dp|Add2~27  = \dsa_dp|Add2~8_RESULTA_bus [19];
assign \dsa_dp|Add2~28  = \dsa_dp|Add2~8_RESULTA_bus [20];
assign \dsa_dp|Add2~29  = \dsa_dp|Add2~8_RESULTA_bus [21];
assign \dsa_dp|Add2~30  = \dsa_dp|Add2~8_RESULTA_bus [22];
assign \dsa_dp|Add2~31  = \dsa_dp|Add2~8_RESULTA_bus [23];
assign \dsa_dp|Add2~32  = \dsa_dp|Add2~8_RESULTA_bus [24];
assign \dsa_dp|Add2~33  = \dsa_dp|Add2~8_RESULTA_bus [25];
assign \dsa_dp|Add2~34  = \dsa_dp|Add2~8_RESULTA_bus [26];
assign \dsa_dp|Add2~35  = \dsa_dp|Add2~8_RESULTA_bus [27];
assign \dsa_dp|Add2~36  = \dsa_dp|Add2~8_RESULTA_bus [28];
assign \dsa_dp|Add2~37  = \dsa_dp|Add2~8_RESULTA_bus [29];
assign \dsa_dp|Add2~38  = \dsa_dp|Add2~8_RESULTA_bus [30];
assign \dsa_dp|Add2~39  = \dsa_dp|Add2~8_RESULTA_bus [31];
assign \dsa_dp|Add2~40  = \dsa_dp|Add2~8_RESULTA_bus [32];
assign \dsa_dp|Add2~41  = \dsa_dp|Add2~8_RESULTA_bus [33];
assign \dsa_dp|Add2~42  = \dsa_dp|Add2~8_RESULTA_bus [34];
assign \dsa_dp|Add2~43  = \dsa_dp|Add2~8_RESULTA_bus [35];
assign \dsa_dp|Add2~44  = \dsa_dp|Add2~8_RESULTA_bus [36];
assign \dsa_dp|Add2~45  = \dsa_dp|Add2~8_RESULTA_bus [37];
assign \dsa_dp|Add2~46  = \dsa_dp|Add2~8_RESULTA_bus [38];
assign \dsa_dp|Add2~47  = \dsa_dp|Add2~8_RESULTA_bus [39];
assign \dsa_dp|Add2~48  = \dsa_dp|Add2~8_RESULTA_bus [40];
assign \dsa_dp|Add2~49  = \dsa_dp|Add2~8_RESULTA_bus [41];
assign \dsa_dp|Add2~50  = \dsa_dp|Add2~8_RESULTA_bus [42];
assign \dsa_dp|Add2~51  = \dsa_dp|Add2~8_RESULTA_bus [43];
assign \dsa_dp|Add2~52  = \dsa_dp|Add2~8_RESULTA_bus [44];
assign \dsa_dp|Add2~53  = \dsa_dp|Add2~8_RESULTA_bus [45];
assign \dsa_dp|Add2~54  = \dsa_dp|Add2~8_RESULTA_bus [46];
assign \dsa_dp|Add2~55  = \dsa_dp|Add2~8_RESULTA_bus [47];
assign \dsa_dp|Add2~56  = \dsa_dp|Add2~8_RESULTA_bus [48];
assign \dsa_dp|Add2~57  = \dsa_dp|Add2~8_RESULTA_bus [49];
assign \dsa_dp|Add2~58  = \dsa_dp|Add2~8_RESULTA_bus [50];
assign \dsa_dp|Add2~59  = \dsa_dp|Add2~8_RESULTA_bus [51];
assign \dsa_dp|Add2~60  = \dsa_dp|Add2~8_RESULTA_bus [52];
assign \dsa_dp|Add2~61  = \dsa_dp|Add2~8_RESULTA_bus [53];
assign \dsa_dp|Add2~62  = \dsa_dp|Add2~8_RESULTA_bus [54];
assign \dsa_dp|Add2~63  = \dsa_dp|Add2~8_RESULTA_bus [55];
assign \dsa_dp|Add2~64  = \dsa_dp|Add2~8_RESULTA_bus [56];
assign \dsa_dp|Add2~65  = \dsa_dp|Add2~8_RESULTA_bus [57];
assign \dsa_dp|Add2~66  = \dsa_dp|Add2~8_RESULTA_bus [58];
assign \dsa_dp|Add2~67  = \dsa_dp|Add2~8_RESULTA_bus [59];
assign \dsa_dp|Add2~68  = \dsa_dp|Add2~8_RESULTA_bus [60];
assign \dsa_dp|Add2~69  = \dsa_dp|Add2~8_RESULTA_bus [61];
assign \dsa_dp|Add2~70  = \dsa_dp|Add2~8_RESULTA_bus [62];
assign \dsa_dp|Add2~71  = \dsa_dp|Add2~8_RESULTA_bus [63];

assign \Mult3~mult_hl_pl[0][0]  = \Mult3~373_RESULTA_bus [0];
assign \Mult3~mult_hl_pl[0][1]  = \Mult3~373_RESULTA_bus [1];
assign \Mult3~mult_hl_pl[0][2]  = \Mult3~373_RESULTA_bus [2];
assign \Mult3~mult_hl_pl[0][3]  = \Mult3~373_RESULTA_bus [3];
assign \Mult3~mult_hl_pl[0][4]  = \Mult3~373_RESULTA_bus [4];
assign \Mult3~mult_hl_pl[0][5]  = \Mult3~373_RESULTA_bus [5];
assign \Mult3~379  = \Mult3~373_RESULTA_bus [6];
assign \Mult3~380  = \Mult3~373_RESULTA_bus [7];
assign \Mult3~381  = \Mult3~373_RESULTA_bus [8];
assign \Mult3~382  = \Mult3~373_RESULTA_bus [9];
assign \Mult3~383  = \Mult3~373_RESULTA_bus [10];
assign \Mult3~384  = \Mult3~373_RESULTA_bus [11];
assign \Mult3~385  = \Mult3~373_RESULTA_bus [12];
assign \Mult3~386  = \Mult3~373_RESULTA_bus [13];
assign \Mult3~387  = \Mult3~373_RESULTA_bus [14];
assign \Mult3~388  = \Mult3~373_RESULTA_bus [15];
assign \Mult3~389  = \Mult3~373_RESULTA_bus [16];
assign \Mult3~390  = \Mult3~373_RESULTA_bus [17];
assign \Mult3~391  = \Mult3~373_RESULTA_bus [18];
assign \Mult3~392  = \Mult3~373_RESULTA_bus [19];
assign \Mult3~393  = \Mult3~373_RESULTA_bus [20];
assign \Mult3~394  = \Mult3~373_RESULTA_bus [21];
assign \Mult3~395  = \Mult3~373_RESULTA_bus [22];
assign \Mult3~396  = \Mult3~373_RESULTA_bus [23];
assign \Mult3~397  = \Mult3~373_RESULTA_bus [24];
assign \Mult3~398  = \Mult3~373_RESULTA_bus [25];
assign \Mult3~399  = \Mult3~373_RESULTA_bus [26];
assign \Mult3~400  = \Mult3~373_RESULTA_bus [27];
assign \Mult3~401  = \Mult3~373_RESULTA_bus [28];
assign \Mult3~402  = \Mult3~373_RESULTA_bus [29];
assign \Mult3~403  = \Mult3~373_RESULTA_bus [30];
assign \Mult3~404  = \Mult3~373_RESULTA_bus [31];
assign \Mult3~405  = \Mult3~373_RESULTA_bus [32];
assign \Mult3~406  = \Mult3~373_RESULTA_bus [33];
assign \Mult3~407  = \Mult3~373_RESULTA_bus [34];
assign \Mult3~408  = \Mult3~373_RESULTA_bus [35];
assign \Mult3~409  = \Mult3~373_RESULTA_bus [36];
assign \Mult3~410  = \Mult3~373_RESULTA_bus [37];
assign \Mult3~411  = \Mult3~373_RESULTA_bus [38];
assign \Mult3~412  = \Mult3~373_RESULTA_bus [39];
assign \Mult3~413  = \Mult3~373_RESULTA_bus [40];
assign \Mult3~414  = \Mult3~373_RESULTA_bus [41];
assign \Mult3~415  = \Mult3~373_RESULTA_bus [42];
assign \Mult3~416  = \Mult3~373_RESULTA_bus [43];
assign \Mult3~417  = \Mult3~373_RESULTA_bus [44];
assign \Mult3~418  = \Mult3~373_RESULTA_bus [45];
assign \Mult3~419  = \Mult3~373_RESULTA_bus [46];
assign \Mult3~420  = \Mult3~373_RESULTA_bus [47];
assign \Mult3~421  = \Mult3~373_RESULTA_bus [48];
assign \Mult3~422  = \Mult3~373_RESULTA_bus [49];
assign \Mult3~423  = \Mult3~373_RESULTA_bus [50];
assign \Mult3~424  = \Mult3~373_RESULTA_bus [51];
assign \Mult3~425  = \Mult3~373_RESULTA_bus [52];
assign \Mult3~426  = \Mult3~373_RESULTA_bus [53];
assign \Mult3~427  = \Mult3~373_RESULTA_bus [54];
assign \Mult3~428  = \Mult3~373_RESULTA_bus [55];
assign \Mult3~429  = \Mult3~373_RESULTA_bus [56];
assign \Mult3~430  = \Mult3~373_RESULTA_bus [57];
assign \Mult3~431  = \Mult3~373_RESULTA_bus [58];
assign \Mult3~432  = \Mult3~373_RESULTA_bus [59];
assign \Mult3~433  = \Mult3~373_RESULTA_bus [60];
assign \Mult3~434  = \Mult3~373_RESULTA_bus [61];
assign \Mult3~435  = \Mult3~373_RESULTA_bus [62];
assign \Mult3~436  = \Mult3~373_RESULTA_bus [63];

assign \dsa_dp|Mult2~8_resulta  = \dsa_dp|Mult2~8_RESULTA_bus [0];
assign \dsa_dp|Mult2~9  = \dsa_dp|Mult2~8_RESULTA_bus [1];
assign \dsa_dp|Mult2~10  = \dsa_dp|Mult2~8_RESULTA_bus [2];
assign \dsa_dp|Mult2~11  = \dsa_dp|Mult2~8_RESULTA_bus [3];
assign \dsa_dp|Mult2~12  = \dsa_dp|Mult2~8_RESULTA_bus [4];
assign \dsa_dp|Mult2~13  = \dsa_dp|Mult2~8_RESULTA_bus [5];
assign \dsa_dp|Mult2~14  = \dsa_dp|Mult2~8_RESULTA_bus [6];
assign \dsa_dp|Mult2~15  = \dsa_dp|Mult2~8_RESULTA_bus [7];
assign \dsa_dp|Mult2~16  = \dsa_dp|Mult2~8_RESULTA_bus [8];
assign \dsa_dp|Mult2~17  = \dsa_dp|Mult2~8_RESULTA_bus [9];
assign \dsa_dp|Mult2~18  = \dsa_dp|Mult2~8_RESULTA_bus [10];
assign \dsa_dp|Mult2~19  = \dsa_dp|Mult2~8_RESULTA_bus [11];
assign \dsa_dp|Mult2~20  = \dsa_dp|Mult2~8_RESULTA_bus [12];
assign \dsa_dp|Mult2~21  = \dsa_dp|Mult2~8_RESULTA_bus [13];
assign \dsa_dp|Mult2~22  = \dsa_dp|Mult2~8_RESULTA_bus [14];
assign \dsa_dp|Mult2~23  = \dsa_dp|Mult2~8_RESULTA_bus [15];
assign \dsa_dp|Mult2~24  = \dsa_dp|Mult2~8_RESULTA_bus [16];
assign \dsa_dp|Mult2~25  = \dsa_dp|Mult2~8_RESULTA_bus [17];
assign \dsa_dp|Mult2~26  = \dsa_dp|Mult2~8_RESULTA_bus [18];
assign \dsa_dp|Mult2~27  = \dsa_dp|Mult2~8_RESULTA_bus [19];
assign \dsa_dp|Mult2~28  = \dsa_dp|Mult2~8_RESULTA_bus [20];
assign \dsa_dp|Mult2~29  = \dsa_dp|Mult2~8_RESULTA_bus [21];
assign \dsa_dp|Mult2~30  = \dsa_dp|Mult2~8_RESULTA_bus [22];
assign \dsa_dp|Mult2~31  = \dsa_dp|Mult2~8_RESULTA_bus [23];
assign \dsa_dp|Mult2~32  = \dsa_dp|Mult2~8_RESULTA_bus [24];
assign \dsa_dp|Mult2~33  = \dsa_dp|Mult2~8_RESULTA_bus [25];
assign \dsa_dp|Mult2~34  = \dsa_dp|Mult2~8_RESULTA_bus [26];
assign \dsa_dp|Mult2~35  = \dsa_dp|Mult2~8_RESULTA_bus [27];
assign \dsa_dp|Mult2~36  = \dsa_dp|Mult2~8_RESULTA_bus [28];
assign \dsa_dp|Mult2~37  = \dsa_dp|Mult2~8_RESULTA_bus [29];
assign \dsa_dp|Mult2~38  = \dsa_dp|Mult2~8_RESULTA_bus [30];
assign \dsa_dp|Mult2~39  = \dsa_dp|Mult2~8_RESULTA_bus [31];
assign \dsa_dp|Mult2~40  = \dsa_dp|Mult2~8_RESULTA_bus [32];
assign \dsa_dp|Mult2~41  = \dsa_dp|Mult2~8_RESULTA_bus [33];
assign \dsa_dp|Mult2~42  = \dsa_dp|Mult2~8_RESULTA_bus [34];
assign \dsa_dp|Mult2~43  = \dsa_dp|Mult2~8_RESULTA_bus [35];
assign \dsa_dp|Mult2~44  = \dsa_dp|Mult2~8_RESULTA_bus [36];
assign \dsa_dp|Mult2~45  = \dsa_dp|Mult2~8_RESULTA_bus [37];
assign \dsa_dp|Mult2~46  = \dsa_dp|Mult2~8_RESULTA_bus [38];
assign \dsa_dp|Mult2~47  = \dsa_dp|Mult2~8_RESULTA_bus [39];
assign \dsa_dp|Mult2~48  = \dsa_dp|Mult2~8_RESULTA_bus [40];
assign \dsa_dp|Mult2~49  = \dsa_dp|Mult2~8_RESULTA_bus [41];
assign \dsa_dp|Mult2~50  = \dsa_dp|Mult2~8_RESULTA_bus [42];
assign \dsa_dp|Mult2~51  = \dsa_dp|Mult2~8_RESULTA_bus [43];
assign \dsa_dp|Mult2~52  = \dsa_dp|Mult2~8_RESULTA_bus [44];
assign \dsa_dp|Mult2~53  = \dsa_dp|Mult2~8_RESULTA_bus [45];
assign \dsa_dp|Mult2~54  = \dsa_dp|Mult2~8_RESULTA_bus [46];
assign \dsa_dp|Mult2~55  = \dsa_dp|Mult2~8_RESULTA_bus [47];
assign \dsa_dp|Mult2~56  = \dsa_dp|Mult2~8_RESULTA_bus [48];
assign \dsa_dp|Mult2~57  = \dsa_dp|Mult2~8_RESULTA_bus [49];
assign \dsa_dp|Mult2~58  = \dsa_dp|Mult2~8_RESULTA_bus [50];
assign \dsa_dp|Mult2~59  = \dsa_dp|Mult2~8_RESULTA_bus [51];
assign \dsa_dp|Mult2~60  = \dsa_dp|Mult2~8_RESULTA_bus [52];
assign \dsa_dp|Mult2~61  = \dsa_dp|Mult2~8_RESULTA_bus [53];
assign \dsa_dp|Mult2~62  = \dsa_dp|Mult2~8_RESULTA_bus [54];
assign \dsa_dp|Mult2~63  = \dsa_dp|Mult2~8_RESULTA_bus [55];
assign \dsa_dp|Mult2~64  = \dsa_dp|Mult2~8_RESULTA_bus [56];
assign \dsa_dp|Mult2~65  = \dsa_dp|Mult2~8_RESULTA_bus [57];
assign \dsa_dp|Mult2~66  = \dsa_dp|Mult2~8_RESULTA_bus [58];
assign \dsa_dp|Mult2~67  = \dsa_dp|Mult2~8_RESULTA_bus [59];
assign \dsa_dp|Mult2~68  = \dsa_dp|Mult2~8_RESULTA_bus [60];
assign \dsa_dp|Mult2~69  = \dsa_dp|Mult2~8_RESULTA_bus [61];
assign \dsa_dp|Mult2~70  = \dsa_dp|Mult2~8_RESULTA_bus [62];
assign \dsa_dp|Mult2~71  = \dsa_dp|Mult2~8_RESULTA_bus [63];

assign \dsa_dp|Mult0~8_resulta  = \dsa_dp|Mult0~8_RESULTA_bus [0];
assign \dsa_dp|Mult0~9  = \dsa_dp|Mult0~8_RESULTA_bus [1];
assign \dsa_dp|Mult0~10  = \dsa_dp|Mult0~8_RESULTA_bus [2];
assign \dsa_dp|Mult0~11  = \dsa_dp|Mult0~8_RESULTA_bus [3];
assign \dsa_dp|Mult0~12  = \dsa_dp|Mult0~8_RESULTA_bus [4];
assign \dsa_dp|Mult0~13  = \dsa_dp|Mult0~8_RESULTA_bus [5];
assign \dsa_dp|Mult0~14  = \dsa_dp|Mult0~8_RESULTA_bus [6];
assign \dsa_dp|Mult0~15  = \dsa_dp|Mult0~8_RESULTA_bus [7];
assign \dsa_dp|Mult0~16  = \dsa_dp|Mult0~8_RESULTA_bus [8];
assign \dsa_dp|Mult0~17  = \dsa_dp|Mult0~8_RESULTA_bus [9];
assign \dsa_dp|Mult0~18  = \dsa_dp|Mult0~8_RESULTA_bus [10];
assign \dsa_dp|Mult0~19  = \dsa_dp|Mult0~8_RESULTA_bus [11];
assign \dsa_dp|Mult0~20  = \dsa_dp|Mult0~8_RESULTA_bus [12];
assign \dsa_dp|Mult0~21  = \dsa_dp|Mult0~8_RESULTA_bus [13];
assign \dsa_dp|Mult0~22  = \dsa_dp|Mult0~8_RESULTA_bus [14];
assign \dsa_dp|Mult0~23  = \dsa_dp|Mult0~8_RESULTA_bus [15];
assign \dsa_dp|Mult0~24  = \dsa_dp|Mult0~8_RESULTA_bus [16];
assign \dsa_dp|Mult0~25  = \dsa_dp|Mult0~8_RESULTA_bus [17];
assign \dsa_dp|Mult0~26  = \dsa_dp|Mult0~8_RESULTA_bus [18];
assign \dsa_dp|Mult0~27  = \dsa_dp|Mult0~8_RESULTA_bus [19];
assign \dsa_dp|Mult0~28  = \dsa_dp|Mult0~8_RESULTA_bus [20];
assign \dsa_dp|Mult0~29  = \dsa_dp|Mult0~8_RESULTA_bus [21];
assign \dsa_dp|Mult0~30  = \dsa_dp|Mult0~8_RESULTA_bus [22];
assign \dsa_dp|Mult0~31  = \dsa_dp|Mult0~8_RESULTA_bus [23];
assign \dsa_dp|Mult0~32  = \dsa_dp|Mult0~8_RESULTA_bus [24];
assign \dsa_dp|Mult0~33  = \dsa_dp|Mult0~8_RESULTA_bus [25];
assign \dsa_dp|Mult0~34  = \dsa_dp|Mult0~8_RESULTA_bus [26];
assign \dsa_dp|Mult0~35  = \dsa_dp|Mult0~8_RESULTA_bus [27];
assign \dsa_dp|Mult0~36  = \dsa_dp|Mult0~8_RESULTA_bus [28];
assign \dsa_dp|Mult0~37  = \dsa_dp|Mult0~8_RESULTA_bus [29];
assign \dsa_dp|Mult0~38  = \dsa_dp|Mult0~8_RESULTA_bus [30];
assign \dsa_dp|Mult0~39  = \dsa_dp|Mult0~8_RESULTA_bus [31];
assign \dsa_dp|Mult0~40  = \dsa_dp|Mult0~8_RESULTA_bus [32];
assign \dsa_dp|Mult0~41  = \dsa_dp|Mult0~8_RESULTA_bus [33];
assign \dsa_dp|Mult0~42  = \dsa_dp|Mult0~8_RESULTA_bus [34];
assign \dsa_dp|Mult0~43  = \dsa_dp|Mult0~8_RESULTA_bus [35];
assign \dsa_dp|Mult0~44  = \dsa_dp|Mult0~8_RESULTA_bus [36];
assign \dsa_dp|Mult0~45  = \dsa_dp|Mult0~8_RESULTA_bus [37];
assign \dsa_dp|Mult0~46  = \dsa_dp|Mult0~8_RESULTA_bus [38];
assign \dsa_dp|Mult0~47  = \dsa_dp|Mult0~8_RESULTA_bus [39];
assign \dsa_dp|Mult0~48  = \dsa_dp|Mult0~8_RESULTA_bus [40];
assign \dsa_dp|Mult0~49  = \dsa_dp|Mult0~8_RESULTA_bus [41];
assign \dsa_dp|Mult0~50  = \dsa_dp|Mult0~8_RESULTA_bus [42];
assign \dsa_dp|Mult0~51  = \dsa_dp|Mult0~8_RESULTA_bus [43];
assign \dsa_dp|Mult0~52  = \dsa_dp|Mult0~8_RESULTA_bus [44];
assign \dsa_dp|Mult0~53  = \dsa_dp|Mult0~8_RESULTA_bus [45];
assign \dsa_dp|Mult0~54  = \dsa_dp|Mult0~8_RESULTA_bus [46];
assign \dsa_dp|Mult0~55  = \dsa_dp|Mult0~8_RESULTA_bus [47];
assign \dsa_dp|Mult0~56  = \dsa_dp|Mult0~8_RESULTA_bus [48];
assign \dsa_dp|Mult0~57  = \dsa_dp|Mult0~8_RESULTA_bus [49];
assign \dsa_dp|Mult0~58  = \dsa_dp|Mult0~8_RESULTA_bus [50];
assign \dsa_dp|Mult0~59  = \dsa_dp|Mult0~8_RESULTA_bus [51];
assign \dsa_dp|Mult0~60  = \dsa_dp|Mult0~8_RESULTA_bus [52];
assign \dsa_dp|Mult0~61  = \dsa_dp|Mult0~8_RESULTA_bus [53];
assign \dsa_dp|Mult0~62  = \dsa_dp|Mult0~8_RESULTA_bus [54];
assign \dsa_dp|Mult0~63  = \dsa_dp|Mult0~8_RESULTA_bus [55];
assign \dsa_dp|Mult0~64  = \dsa_dp|Mult0~8_RESULTA_bus [56];
assign \dsa_dp|Mult0~65  = \dsa_dp|Mult0~8_RESULTA_bus [57];
assign \dsa_dp|Mult0~66  = \dsa_dp|Mult0~8_RESULTA_bus [58];
assign \dsa_dp|Mult0~67  = \dsa_dp|Mult0~8_RESULTA_bus [59];
assign \dsa_dp|Mult0~68  = \dsa_dp|Mult0~8_RESULTA_bus [60];
assign \dsa_dp|Mult0~69  = \dsa_dp|Mult0~8_RESULTA_bus [61];
assign \dsa_dp|Mult0~70  = \dsa_dp|Mult0~8_RESULTA_bus [62];
assign \dsa_dp|Mult0~71  = \dsa_dp|Mult0~8_RESULTA_bus [63];

assign \Mult4~mult_hl_pl[0][0]  = \Mult4~373_RESULTA_bus [0];
assign \Mult4~mult_hl_pl[0][1]  = \Mult4~373_RESULTA_bus [1];
assign \Mult4~mult_hl_pl[0][2]  = \Mult4~373_RESULTA_bus [2];
assign \Mult4~mult_hl_pl[0][3]  = \Mult4~373_RESULTA_bus [3];
assign \Mult4~mult_hl_pl[0][4]  = \Mult4~373_RESULTA_bus [4];
assign \Mult4~mult_hl_pl[0][5]  = \Mult4~373_RESULTA_bus [5];
assign \Mult4~379  = \Mult4~373_RESULTA_bus [6];
assign \Mult4~380  = \Mult4~373_RESULTA_bus [7];
assign \Mult4~381  = \Mult4~373_RESULTA_bus [8];
assign \Mult4~382  = \Mult4~373_RESULTA_bus [9];
assign \Mult4~383  = \Mult4~373_RESULTA_bus [10];
assign \Mult4~384  = \Mult4~373_RESULTA_bus [11];
assign \Mult4~385  = \Mult4~373_RESULTA_bus [12];
assign \Mult4~386  = \Mult4~373_RESULTA_bus [13];
assign \Mult4~387  = \Mult4~373_RESULTA_bus [14];
assign \Mult4~388  = \Mult4~373_RESULTA_bus [15];
assign \Mult4~389  = \Mult4~373_RESULTA_bus [16];
assign \Mult4~390  = \Mult4~373_RESULTA_bus [17];
assign \Mult4~391  = \Mult4~373_RESULTA_bus [18];
assign \Mult4~392  = \Mult4~373_RESULTA_bus [19];
assign \Mult4~393  = \Mult4~373_RESULTA_bus [20];
assign \Mult4~394  = \Mult4~373_RESULTA_bus [21];
assign \Mult4~395  = \Mult4~373_RESULTA_bus [22];
assign \Mult4~396  = \Mult4~373_RESULTA_bus [23];
assign \Mult4~397  = \Mult4~373_RESULTA_bus [24];
assign \Mult4~398  = \Mult4~373_RESULTA_bus [25];
assign \Mult4~399  = \Mult4~373_RESULTA_bus [26];
assign \Mult4~400  = \Mult4~373_RESULTA_bus [27];
assign \Mult4~401  = \Mult4~373_RESULTA_bus [28];
assign \Mult4~402  = \Mult4~373_RESULTA_bus [29];
assign \Mult4~403  = \Mult4~373_RESULTA_bus [30];
assign \Mult4~404  = \Mult4~373_RESULTA_bus [31];
assign \Mult4~405  = \Mult4~373_RESULTA_bus [32];
assign \Mult4~406  = \Mult4~373_RESULTA_bus [33];
assign \Mult4~407  = \Mult4~373_RESULTA_bus [34];
assign \Mult4~408  = \Mult4~373_RESULTA_bus [35];
assign \Mult4~409  = \Mult4~373_RESULTA_bus [36];
assign \Mult4~410  = \Mult4~373_RESULTA_bus [37];
assign \Mult4~411  = \Mult4~373_RESULTA_bus [38];
assign \Mult4~412  = \Mult4~373_RESULTA_bus [39];
assign \Mult4~413  = \Mult4~373_RESULTA_bus [40];
assign \Mult4~414  = \Mult4~373_RESULTA_bus [41];
assign \Mult4~415  = \Mult4~373_RESULTA_bus [42];
assign \Mult4~416  = \Mult4~373_RESULTA_bus [43];
assign \Mult4~417  = \Mult4~373_RESULTA_bus [44];
assign \Mult4~418  = \Mult4~373_RESULTA_bus [45];
assign \Mult4~419  = \Mult4~373_RESULTA_bus [46];
assign \Mult4~420  = \Mult4~373_RESULTA_bus [47];
assign \Mult4~421  = \Mult4~373_RESULTA_bus [48];
assign \Mult4~422  = \Mult4~373_RESULTA_bus [49];
assign \Mult4~423  = \Mult4~373_RESULTA_bus [50];
assign \Mult4~424  = \Mult4~373_RESULTA_bus [51];
assign \Mult4~425  = \Mult4~373_RESULTA_bus [52];
assign \Mult4~426  = \Mult4~373_RESULTA_bus [53];
assign \Mult4~427  = \Mult4~373_RESULTA_bus [54];
assign \Mult4~428  = \Mult4~373_RESULTA_bus [55];
assign \Mult4~429  = \Mult4~373_RESULTA_bus [56];
assign \Mult4~430  = \Mult4~373_RESULTA_bus [57];
assign \Mult4~431  = \Mult4~373_RESULTA_bus [58];
assign \Mult4~432  = \Mult4~373_RESULTA_bus [59];
assign \Mult4~433  = \Mult4~373_RESULTA_bus [60];
assign \Mult4~434  = \Mult4~373_RESULTA_bus [61];
assign \Mult4~435  = \Mult4~373_RESULTA_bus [62];
assign \Mult4~436  = \Mult4~373_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\dsa_fsm|state.ST_DONE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\dsa_fsm|busy~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\dsa_fsm|state.ST_WRITE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\dsa_fetch|state.ST_IDLE~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\dsa_fsm|x_reg[8]~_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\dsa_fsm|x_reg[9]~_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex7seg_0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex7seg_0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\hex7seg_0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex7seg_0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex7seg_0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hex7seg_0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\hex7seg_0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hex7seg_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hex7seg_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\hex7seg_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hex7seg_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hex7seg_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hex7seg_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\hex7seg_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\hex7seg_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\hex7seg_2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\hex7seg_2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\hex7seg_2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\hex7seg_2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\hex7seg_2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\hex7seg_2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\hex7seg_3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\hex7seg_3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\hex7seg_3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\hex7seg_3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\hex7seg_3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\hex7seg_3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\hex7seg_3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\hex7seg_4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\hex7seg_4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\hex7seg_4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\hex7seg_4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\hex7seg_4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\hex7seg_4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\hex7seg_4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\hex7seg_5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\hex7seg_5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\hex7seg_5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\hex7seg_5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\hex7seg_5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\hex7seg_5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\hex7seg_5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~8 .accumulate_clock = "none";
defparam \Mult1~8 .ax_clock = "none";
defparam \Mult1~8 .ax_width = 8;
defparam \Mult1~8 .ay_scan_in_clock = "none";
defparam \Mult1~8 .ay_scan_in_width = 15;
defparam \Mult1~8 .ay_use_scan_in = "false";
defparam \Mult1~8 .az_clock = "none";
defparam \Mult1~8 .bx_clock = "none";
defparam \Mult1~8 .by_clock = "none";
defparam \Mult1~8 .by_use_scan_in = "false";
defparam \Mult1~8 .bz_clock = "none";
defparam \Mult1~8 .coef_a_0 = 0;
defparam \Mult1~8 .coef_a_1 = 0;
defparam \Mult1~8 .coef_a_2 = 0;
defparam \Mult1~8 .coef_a_3 = 0;
defparam \Mult1~8 .coef_a_4 = 0;
defparam \Mult1~8 .coef_a_5 = 0;
defparam \Mult1~8 .coef_a_6 = 0;
defparam \Mult1~8 .coef_a_7 = 0;
defparam \Mult1~8 .coef_b_0 = 0;
defparam \Mult1~8 .coef_b_1 = 0;
defparam \Mult1~8 .coef_b_2 = 0;
defparam \Mult1~8 .coef_b_3 = 0;
defparam \Mult1~8 .coef_b_4 = 0;
defparam \Mult1~8 .coef_b_5 = 0;
defparam \Mult1~8 .coef_b_6 = 0;
defparam \Mult1~8 .coef_b_7 = 0;
defparam \Mult1~8 .coef_sel_a_clock = "none";
defparam \Mult1~8 .coef_sel_b_clock = "none";
defparam \Mult1~8 .delay_scan_out_ay = "false";
defparam \Mult1~8 .delay_scan_out_by = "false";
defparam \Mult1~8 .enable_double_accum = "false";
defparam \Mult1~8 .load_const_clock = "none";
defparam \Mult1~8 .load_const_value = 0;
defparam \Mult1~8 .mode_sub_location = 0;
defparam \Mult1~8 .negate_clock = "none";
defparam \Mult1~8 .operand_source_max = "input";
defparam \Mult1~8 .operand_source_may = "input";
defparam \Mult1~8 .operand_source_mbx = "input";
defparam \Mult1~8 .operand_source_mby = "input";
defparam \Mult1~8 .operation_mode = "m18x18_full";
defparam \Mult1~8 .output_clock = "none";
defparam \Mult1~8 .preadder_subtract_a = "false";
defparam \Mult1~8 .preadder_subtract_b = "false";
defparam \Mult1~8 .result_a_width = 64;
defparam \Mult1~8 .signed_max = "false";
defparam \Mult1~8 .signed_may = "false";
defparam \Mult1~8 .signed_mbx = "false";
defparam \Mult1~8 .signed_mby = "false";
defparam \Mult1~8 .sub_clock = "none";
defparam \Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 8;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 15;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \dsa_fsm|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({img_height_out[15],img_height_out[14],img_height_out[13],img_height_out[12],img_height_out[11],img_height_out[10],img_height_out[9],img_height_out[8],img_height_out[7],img_height_out[6],img_height_out[5],img_height_out[4],img_height_out[3],img_height_out[2],img_height_out[1],img_height_out[0]}),
	.ay({img_width_out[15],img_width_out[14],img_width_out[13],img_width_out[12],img_width_out[11],img_width_out[10],img_width_out[9],img_width_out[8],img_width_out[7],img_width_out[6],img_width_out[5],img_width_out[4],img_width_out[3],img_width_out[2],img_width_out[1],img_width_out[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_fsm|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_fsm|Mult0~mac .accumulate_clock = "none";
defparam \dsa_fsm|Mult0~mac .ax_clock = "none";
defparam \dsa_fsm|Mult0~mac .ax_width = 16;
defparam \dsa_fsm|Mult0~mac .ay_scan_in_clock = "none";
defparam \dsa_fsm|Mult0~mac .ay_scan_in_width = 16;
defparam \dsa_fsm|Mult0~mac .ay_use_scan_in = "false";
defparam \dsa_fsm|Mult0~mac .az_clock = "none";
defparam \dsa_fsm|Mult0~mac .bx_clock = "none";
defparam \dsa_fsm|Mult0~mac .by_clock = "none";
defparam \dsa_fsm|Mult0~mac .by_use_scan_in = "false";
defparam \dsa_fsm|Mult0~mac .bz_clock = "none";
defparam \dsa_fsm|Mult0~mac .coef_a_0 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_1 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_2 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_3 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_4 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_5 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_6 = 0;
defparam \dsa_fsm|Mult0~mac .coef_a_7 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_0 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_1 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_2 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_3 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_4 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_5 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_6 = 0;
defparam \dsa_fsm|Mult0~mac .coef_b_7 = 0;
defparam \dsa_fsm|Mult0~mac .coef_sel_a_clock = "none";
defparam \dsa_fsm|Mult0~mac .coef_sel_b_clock = "none";
defparam \dsa_fsm|Mult0~mac .delay_scan_out_ay = "false";
defparam \dsa_fsm|Mult0~mac .delay_scan_out_by = "false";
defparam \dsa_fsm|Mult0~mac .enable_double_accum = "false";
defparam \dsa_fsm|Mult0~mac .load_const_clock = "none";
defparam \dsa_fsm|Mult0~mac .load_const_value = 0;
defparam \dsa_fsm|Mult0~mac .mode_sub_location = 0;
defparam \dsa_fsm|Mult0~mac .negate_clock = "none";
defparam \dsa_fsm|Mult0~mac .operand_source_max = "input";
defparam \dsa_fsm|Mult0~mac .operand_source_may = "input";
defparam \dsa_fsm|Mult0~mac .operand_source_mbx = "input";
defparam \dsa_fsm|Mult0~mac .operand_source_mby = "input";
defparam \dsa_fsm|Mult0~mac .operation_mode = "m18x18_full";
defparam \dsa_fsm|Mult0~mac .output_clock = "none";
defparam \dsa_fsm|Mult0~mac .preadder_subtract_a = "false";
defparam \dsa_fsm|Mult0~mac .preadder_subtract_b = "false";
defparam \dsa_fsm|Mult0~mac .result_a_width = 64;
defparam \dsa_fsm|Mult0~mac .signed_max = "false";
defparam \dsa_fsm|Mult0~mac .signed_may = "false";
defparam \dsa_fsm|Mult0~mac .signed_mbx = "false";
defparam \dsa_fsm|Mult0~mac .signed_mby = "false";
defparam \dsa_fsm|Mult0~mac .sub_clock = "none";
defparam \dsa_fsm|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \key_prev[2]~2 (
// Equation(s):
// \key_prev[2]~2_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_prev[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_prev[2]~2 .extended_lut = "off";
defparam \key_prev[2]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \key_prev[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[3]~inputCLKENA0 (
	.inclk(\KEY[3]~input_o ),
	.ena(vcc),
	.outclk(\KEY[3]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[3]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[3]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[3]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[3]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[3]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \key_prev[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\key_prev[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[2] .is_wysiwyg = "true";
defparam \key_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \key2_pulse~0 (
// Equation(s):
// \key2_pulse~0_combout  = ( !key_prev[2] & ( !\KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!key_prev[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key2_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key2_pulse~0 .extended_lut = "off";
defparam \key2_pulse~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \key2_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas key2_pulse(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\key2_pulse~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key2_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam key2_pulse.is_wysiwyg = "true";
defparam key2_pulse.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \KEY[3]~input_o  & ( \key2_pulse~q  ) ) # ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(!\key2_pulse~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N57
cyclonev_lcell_comb \dsa_fsm|busy (
// Equation(s):
// \dsa_fsm|busy~combout  = (!\dsa_fsm|state.ST_IDLE~q ) # (\dsa_fsm|state.ST_DONE~q )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\dsa_fsm|state.ST_DONE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|busy~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|busy .extended_lut = "off";
defparam \dsa_fsm|busy .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \dsa_fsm|busy .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N48
cyclonev_lcell_comb \dsa_fsm|Selector64~0 (
// Equation(s):
// \dsa_fsm|Selector64~0_combout  = ( \dsa_fsm|busy~combout  & ( \SW[1]~input_o  ) ) # ( !\dsa_fsm|busy~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|busy~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector64~0 .extended_lut = "off";
defparam \dsa_fsm|Selector64~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \dsa_fsm|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \dsa_fsm|state.ST_IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_IDLE .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \dsa_fsm|Selector64~2 (
// Equation(s):
// \dsa_fsm|Selector64~2_combout  = ( !\dsa_fsm|state.ST_IDLE~q  & ( \SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector64~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector64~2 .extended_lut = "off";
defparam \dsa_fsm|Selector64~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dsa_fsm|Selector64~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \dsa_fsm|state.ST_INIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Selector64~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_INIT .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \dsa_fsm|LessThan1~0 (
// Equation(s):
// \dsa_fsm|LessThan1~0_combout  = ( \dsa_fsm|total_pixels [30] & ( !\dsa_fsm|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|total_pixels [30]),
	.dataf(!\dsa_fsm|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~0 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~0 .lut_mask = 64'h0000FFFF00000000;
defparam \dsa_fsm|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \dsa_fsm|x_reg[9]~1 (
// Equation(s):
// \dsa_fsm|x_reg[9]~1_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) ) # ( !\dsa_fsm|state.ST_IDLE~q  & ( \SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[9]~1 .extended_lut = "off";
defparam \dsa_fsm|x_reg[9]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \dsa_fsm|x_reg[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N35
dffeas \dsa_fsm|pixels_processed[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[31] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \dsa_fsm|Add2~125 (
// Equation(s):
// \dsa_fsm|Add2~125_sumout  = SUM(( \dsa_fsm|pixels_processed [0] ) + ( VCC ) + ( !VCC ))
// \dsa_fsm|Add2~126  = CARRY(( \dsa_fsm|pixels_processed [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~125_sumout ),
	.cout(\dsa_fsm|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~125 .extended_lut = "off";
defparam \dsa_fsm|Add2~125 .lut_mask = 64'h0000000000000F0F;
defparam \dsa_fsm|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \dsa_fsm|pixels_processed[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[0] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \dsa_fsm|Add2~121 (
// Equation(s):
// \dsa_fsm|Add2~121_sumout  = SUM(( \dsa_fsm|pixels_processed [1] ) + ( GND ) + ( \dsa_fsm|Add2~126  ))
// \dsa_fsm|Add2~122  = CARRY(( \dsa_fsm|pixels_processed [1] ) + ( GND ) + ( \dsa_fsm|Add2~126  ))

	.dataa(!\dsa_fsm|pixels_processed [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~121_sumout ),
	.cout(\dsa_fsm|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~121 .extended_lut = "off";
defparam \dsa_fsm|Add2~121 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \dsa_fsm|pixels_processed[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[1] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \dsa_fsm|Add2~117 (
// Equation(s):
// \dsa_fsm|Add2~117_sumout  = SUM(( \dsa_fsm|pixels_processed [2] ) + ( GND ) + ( \dsa_fsm|Add2~122  ))
// \dsa_fsm|Add2~118  = CARRY(( \dsa_fsm|pixels_processed [2] ) + ( GND ) + ( \dsa_fsm|Add2~122  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~117_sumout ),
	.cout(\dsa_fsm|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~117 .extended_lut = "off";
defparam \dsa_fsm|Add2~117 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \dsa_fsm|pixels_processed[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[2] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \dsa_fsm|Add2~113 (
// Equation(s):
// \dsa_fsm|Add2~113_sumout  = SUM(( \dsa_fsm|pixels_processed [3] ) + ( GND ) + ( \dsa_fsm|Add2~118  ))
// \dsa_fsm|Add2~114  = CARRY(( \dsa_fsm|pixels_processed [3] ) + ( GND ) + ( \dsa_fsm|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~113_sumout ),
	.cout(\dsa_fsm|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~113 .extended_lut = "off";
defparam \dsa_fsm|Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \dsa_fsm|pixels_processed[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[3] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \dsa_fsm|Add2~109 (
// Equation(s):
// \dsa_fsm|Add2~109_sumout  = SUM(( \dsa_fsm|pixels_processed [4] ) + ( GND ) + ( \dsa_fsm|Add2~114  ))
// \dsa_fsm|Add2~110  = CARRY(( \dsa_fsm|pixels_processed [4] ) + ( GND ) + ( \dsa_fsm|Add2~114  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~109_sumout ),
	.cout(\dsa_fsm|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~109 .extended_lut = "off";
defparam \dsa_fsm|Add2~109 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \dsa_fsm|pixels_processed[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[4] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \dsa_fsm|Add2~105 (
// Equation(s):
// \dsa_fsm|Add2~105_sumout  = SUM(( \dsa_fsm|pixels_processed [5] ) + ( GND ) + ( \dsa_fsm|Add2~110  ))
// \dsa_fsm|Add2~106  = CARRY(( \dsa_fsm|pixels_processed [5] ) + ( GND ) + ( \dsa_fsm|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~105_sumout ),
	.cout(\dsa_fsm|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~105 .extended_lut = "off";
defparam \dsa_fsm|Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \dsa_fsm|pixels_processed[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[5] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \dsa_fsm|Add2~101 (
// Equation(s):
// \dsa_fsm|Add2~101_sumout  = SUM(( \dsa_fsm|pixels_processed [6] ) + ( GND ) + ( \dsa_fsm|Add2~106  ))
// \dsa_fsm|Add2~102  = CARRY(( \dsa_fsm|pixels_processed [6] ) + ( GND ) + ( \dsa_fsm|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~101_sumout ),
	.cout(\dsa_fsm|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~101 .extended_lut = "off";
defparam \dsa_fsm|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \dsa_fsm|pixels_processed[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[6] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \dsa_fsm|Add2~97 (
// Equation(s):
// \dsa_fsm|Add2~97_sumout  = SUM(( \dsa_fsm|pixels_processed [7] ) + ( GND ) + ( \dsa_fsm|Add2~102  ))
// \dsa_fsm|Add2~98  = CARRY(( \dsa_fsm|pixels_processed [7] ) + ( GND ) + ( \dsa_fsm|Add2~102  ))

	.dataa(!\dsa_fsm|pixels_processed [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~97_sumout ),
	.cout(\dsa_fsm|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~97 .extended_lut = "off";
defparam \dsa_fsm|Add2~97 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \dsa_fsm|pixels_processed[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[7] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \dsa_fsm|Add2~93 (
// Equation(s):
// \dsa_fsm|Add2~93_sumout  = SUM(( \dsa_fsm|pixels_processed [8] ) + ( GND ) + ( \dsa_fsm|Add2~98  ))
// \dsa_fsm|Add2~94  = CARRY(( \dsa_fsm|pixels_processed [8] ) + ( GND ) + ( \dsa_fsm|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~93_sumout ),
	.cout(\dsa_fsm|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~93 .extended_lut = "off";
defparam \dsa_fsm|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \dsa_fsm|pixels_processed[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[8] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \dsa_fsm|Add2~89 (
// Equation(s):
// \dsa_fsm|Add2~89_sumout  = SUM(( \dsa_fsm|pixels_processed [9] ) + ( GND ) + ( \dsa_fsm|Add2~94  ))
// \dsa_fsm|Add2~90  = CARRY(( \dsa_fsm|pixels_processed [9] ) + ( GND ) + ( \dsa_fsm|Add2~94  ))

	.dataa(!\dsa_fsm|pixels_processed [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~89_sumout ),
	.cout(\dsa_fsm|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~89 .extended_lut = "off";
defparam \dsa_fsm|Add2~89 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \dsa_fsm|pixels_processed[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[9] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \dsa_fsm|Add2~85 (
// Equation(s):
// \dsa_fsm|Add2~85_sumout  = SUM(( \dsa_fsm|pixels_processed [10] ) + ( GND ) + ( \dsa_fsm|Add2~90  ))
// \dsa_fsm|Add2~86  = CARRY(( \dsa_fsm|pixels_processed [10] ) + ( GND ) + ( \dsa_fsm|Add2~90  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~85_sumout ),
	.cout(\dsa_fsm|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~85 .extended_lut = "off";
defparam \dsa_fsm|Add2~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \dsa_fsm|pixels_processed[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[10] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \dsa_fsm|Add2~81 (
// Equation(s):
// \dsa_fsm|Add2~81_sumout  = SUM(( \dsa_fsm|pixels_processed [11] ) + ( GND ) + ( \dsa_fsm|Add2~86  ))
// \dsa_fsm|Add2~82  = CARRY(( \dsa_fsm|pixels_processed [11] ) + ( GND ) + ( \dsa_fsm|Add2~86  ))

	.dataa(!\dsa_fsm|pixels_processed [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~81_sumout ),
	.cout(\dsa_fsm|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~81 .extended_lut = "off";
defparam \dsa_fsm|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \dsa_fsm|pixels_processed[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[11] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \dsa_fsm|Add2~77 (
// Equation(s):
// \dsa_fsm|Add2~77_sumout  = SUM(( \dsa_fsm|pixels_processed [12] ) + ( GND ) + ( \dsa_fsm|Add2~82  ))
// \dsa_fsm|Add2~78  = CARRY(( \dsa_fsm|pixels_processed [12] ) + ( GND ) + ( \dsa_fsm|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~77_sumout ),
	.cout(\dsa_fsm|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~77 .extended_lut = "off";
defparam \dsa_fsm|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N38
dffeas \dsa_fsm|pixels_processed[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[12] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \dsa_fsm|Add2~73 (
// Equation(s):
// \dsa_fsm|Add2~73_sumout  = SUM(( \dsa_fsm|pixels_processed [13] ) + ( GND ) + ( \dsa_fsm|Add2~78  ))
// \dsa_fsm|Add2~74  = CARRY(( \dsa_fsm|pixels_processed [13] ) + ( GND ) + ( \dsa_fsm|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~73_sumout ),
	.cout(\dsa_fsm|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~73 .extended_lut = "off";
defparam \dsa_fsm|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N41
dffeas \dsa_fsm|pixels_processed[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[13] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \dsa_fsm|Add2~69 (
// Equation(s):
// \dsa_fsm|Add2~69_sumout  = SUM(( \dsa_fsm|pixels_processed [14] ) + ( GND ) + ( \dsa_fsm|Add2~74  ))
// \dsa_fsm|Add2~70  = CARRY(( \dsa_fsm|pixels_processed [14] ) + ( GND ) + ( \dsa_fsm|Add2~74  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~69_sumout ),
	.cout(\dsa_fsm|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~69 .extended_lut = "off";
defparam \dsa_fsm|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \dsa_fsm|pixels_processed[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[14] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \dsa_fsm|Add2~65 (
// Equation(s):
// \dsa_fsm|Add2~65_sumout  = SUM(( \dsa_fsm|pixels_processed [15] ) + ( GND ) + ( \dsa_fsm|Add2~70  ))
// \dsa_fsm|Add2~66  = CARRY(( \dsa_fsm|pixels_processed [15] ) + ( GND ) + ( \dsa_fsm|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~65_sumout ),
	.cout(\dsa_fsm|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~65 .extended_lut = "off";
defparam \dsa_fsm|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \dsa_fsm|pixels_processed[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[15] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \dsa_fsm|Add2~61 (
// Equation(s):
// \dsa_fsm|Add2~61_sumout  = SUM(( \dsa_fsm|pixels_processed [16] ) + ( GND ) + ( \dsa_fsm|Add2~66  ))
// \dsa_fsm|Add2~62  = CARRY(( \dsa_fsm|pixels_processed [16] ) + ( GND ) + ( \dsa_fsm|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~61_sumout ),
	.cout(\dsa_fsm|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~61 .extended_lut = "off";
defparam \dsa_fsm|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \dsa_fsm|pixels_processed[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[16] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \dsa_fsm|Add2~57 (
// Equation(s):
// \dsa_fsm|Add2~57_sumout  = SUM(( \dsa_fsm|pixels_processed [17] ) + ( GND ) + ( \dsa_fsm|Add2~62  ))
// \dsa_fsm|Add2~58  = CARRY(( \dsa_fsm|pixels_processed [17] ) + ( GND ) + ( \dsa_fsm|Add2~62  ))

	.dataa(!\dsa_fsm|pixels_processed [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~57_sumout ),
	.cout(\dsa_fsm|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~57 .extended_lut = "off";
defparam \dsa_fsm|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \dsa_fsm|pixels_processed[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[17] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \dsa_fsm|Add2~53 (
// Equation(s):
// \dsa_fsm|Add2~53_sumout  = SUM(( \dsa_fsm|pixels_processed [18] ) + ( GND ) + ( \dsa_fsm|Add2~58  ))
// \dsa_fsm|Add2~54  = CARRY(( \dsa_fsm|pixels_processed [18] ) + ( GND ) + ( \dsa_fsm|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~53_sumout ),
	.cout(\dsa_fsm|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~53 .extended_lut = "off";
defparam \dsa_fsm|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \dsa_fsm|pixels_processed[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[18] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \dsa_fsm|Add2~49 (
// Equation(s):
// \dsa_fsm|Add2~49_sumout  = SUM(( \dsa_fsm|pixels_processed [19] ) + ( GND ) + ( \dsa_fsm|Add2~54  ))
// \dsa_fsm|Add2~50  = CARRY(( \dsa_fsm|pixels_processed [19] ) + ( GND ) + ( \dsa_fsm|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~49_sumout ),
	.cout(\dsa_fsm|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~49 .extended_lut = "off";
defparam \dsa_fsm|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N59
dffeas \dsa_fsm|pixels_processed[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[19] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \dsa_fsm|Add2~45 (
// Equation(s):
// \dsa_fsm|Add2~45_sumout  = SUM(( \dsa_fsm|pixels_processed [20] ) + ( GND ) + ( \dsa_fsm|Add2~50  ))
// \dsa_fsm|Add2~46  = CARRY(( \dsa_fsm|pixels_processed [20] ) + ( GND ) + ( \dsa_fsm|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~45_sumout ),
	.cout(\dsa_fsm|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~45 .extended_lut = "off";
defparam \dsa_fsm|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N2
dffeas \dsa_fsm|pixels_processed[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[20] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \dsa_fsm|Add2~41 (
// Equation(s):
// \dsa_fsm|Add2~41_sumout  = SUM(( \dsa_fsm|pixels_processed [21] ) + ( GND ) + ( \dsa_fsm|Add2~46  ))
// \dsa_fsm|Add2~42  = CARRY(( \dsa_fsm|pixels_processed [21] ) + ( GND ) + ( \dsa_fsm|Add2~46  ))

	.dataa(!\dsa_fsm|pixels_processed [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~41_sumout ),
	.cout(\dsa_fsm|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~41 .extended_lut = "off";
defparam \dsa_fsm|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N4
dffeas \dsa_fsm|pixels_processed[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[21] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \dsa_fsm|Add2~37 (
// Equation(s):
// \dsa_fsm|Add2~37_sumout  = SUM(( \dsa_fsm|pixels_processed [22] ) + ( GND ) + ( \dsa_fsm|Add2~42  ))
// \dsa_fsm|Add2~38  = CARRY(( \dsa_fsm|pixels_processed [22] ) + ( GND ) + ( \dsa_fsm|Add2~42  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~37_sumout ),
	.cout(\dsa_fsm|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~37 .extended_lut = "off";
defparam \dsa_fsm|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \dsa_fsm|pixels_processed[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[22] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \dsa_fsm|Add2~33 (
// Equation(s):
// \dsa_fsm|Add2~33_sumout  = SUM(( \dsa_fsm|pixels_processed [23] ) + ( GND ) + ( \dsa_fsm|Add2~38  ))
// \dsa_fsm|Add2~34  = CARRY(( \dsa_fsm|pixels_processed [23] ) + ( GND ) + ( \dsa_fsm|Add2~38  ))

	.dataa(!\dsa_fsm|pixels_processed [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~33_sumout ),
	.cout(\dsa_fsm|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~33 .extended_lut = "off";
defparam \dsa_fsm|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N10
dffeas \dsa_fsm|pixels_processed[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[23] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \dsa_fsm|Add2~29 (
// Equation(s):
// \dsa_fsm|Add2~29_sumout  = SUM(( \dsa_fsm|pixels_processed [24] ) + ( GND ) + ( \dsa_fsm|Add2~34  ))
// \dsa_fsm|Add2~30  = CARRY(( \dsa_fsm|pixels_processed [24] ) + ( GND ) + ( \dsa_fsm|Add2~34  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~29_sumout ),
	.cout(\dsa_fsm|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~29 .extended_lut = "off";
defparam \dsa_fsm|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \dsa_fsm|pixels_processed[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[24] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \dsa_fsm|Add2~25 (
// Equation(s):
// \dsa_fsm|Add2~25_sumout  = SUM(( \dsa_fsm|pixels_processed [25] ) + ( GND ) + ( \dsa_fsm|Add2~30  ))
// \dsa_fsm|Add2~26  = CARRY(( \dsa_fsm|pixels_processed [25] ) + ( GND ) + ( \dsa_fsm|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~25_sumout ),
	.cout(\dsa_fsm|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~25 .extended_lut = "off";
defparam \dsa_fsm|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N16
dffeas \dsa_fsm|pixels_processed[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[25] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \dsa_fsm|Add2~21 (
// Equation(s):
// \dsa_fsm|Add2~21_sumout  = SUM(( \dsa_fsm|pixels_processed [26] ) + ( GND ) + ( \dsa_fsm|Add2~26  ))
// \dsa_fsm|Add2~22  = CARRY(( \dsa_fsm|pixels_processed [26] ) + ( GND ) + ( \dsa_fsm|Add2~26  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~21_sumout ),
	.cout(\dsa_fsm|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~21 .extended_lut = "off";
defparam \dsa_fsm|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \dsa_fsm|pixels_processed[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[26] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \dsa_fsm|Add2~17 (
// Equation(s):
// \dsa_fsm|Add2~17_sumout  = SUM(( \dsa_fsm|pixels_processed [27] ) + ( GND ) + ( \dsa_fsm|Add2~22  ))
// \dsa_fsm|Add2~18  = CARRY(( \dsa_fsm|pixels_processed [27] ) + ( GND ) + ( \dsa_fsm|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~17_sumout ),
	.cout(\dsa_fsm|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~17 .extended_lut = "off";
defparam \dsa_fsm|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N22
dffeas \dsa_fsm|pixels_processed[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[27] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \dsa_fsm|Add2~13 (
// Equation(s):
// \dsa_fsm|Add2~13_sumout  = SUM(( \dsa_fsm|pixels_processed [28] ) + ( GND ) + ( \dsa_fsm|Add2~18  ))
// \dsa_fsm|Add2~14  = CARRY(( \dsa_fsm|pixels_processed [28] ) + ( GND ) + ( \dsa_fsm|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|pixels_processed [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~13_sumout ),
	.cout(\dsa_fsm|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~13 .extended_lut = "off";
defparam \dsa_fsm|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \dsa_fsm|pixels_processed[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[28] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \dsa_fsm|Add2~9 (
// Equation(s):
// \dsa_fsm|Add2~9_sumout  = SUM(( \dsa_fsm|pixels_processed [29] ) + ( GND ) + ( \dsa_fsm|Add2~14  ))
// \dsa_fsm|Add2~10  = CARRY(( \dsa_fsm|pixels_processed [29] ) + ( GND ) + ( \dsa_fsm|Add2~14  ))

	.dataa(!\dsa_fsm|pixels_processed [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~9_sumout ),
	.cout(\dsa_fsm|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~9 .extended_lut = "off";
defparam \dsa_fsm|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \dsa_fsm|pixels_processed[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[29] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \dsa_fsm|Add2~5 (
// Equation(s):
// \dsa_fsm|Add2~5_sumout  = SUM(( \dsa_fsm|pixels_processed [30] ) + ( GND ) + ( \dsa_fsm|Add2~10  ))
// \dsa_fsm|Add2~6  = CARRY(( \dsa_fsm|pixels_processed [30] ) + ( GND ) + ( \dsa_fsm|Add2~10  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|pixels_processed [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~5_sumout ),
	.cout(\dsa_fsm|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~5 .extended_lut = "off";
defparam \dsa_fsm|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \dsa_fsm|Add2~1 (
// Equation(s):
// \dsa_fsm|Add2~1_sumout  = SUM(( \dsa_fsm|pixels_processed [31] ) + ( GND ) + ( \dsa_fsm|Add2~6  ))

	.dataa(!\dsa_fsm|pixels_processed [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add2~1 .extended_lut = "off";
defparam \dsa_fsm|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \dsa_fsm|Selector66~0 (
// Equation(s):
// \dsa_fsm|Selector66~0_combout  = ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|Add2~1_sumout  & ( ((\dsa_fsm|total_pixels [31] & ((\dsa_fsm|LessThan1~23_combout ) # (\dsa_fsm|LessThan1~0_combout )))) # (\dsa_fsm|state.ST_INIT~q ) ) ) ) # ( 
// !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|Add2~1_sumout  & ( \dsa_fsm|state.ST_INIT~q  ) ) ) # ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( !\dsa_fsm|Add2~1_sumout  & ( (((\dsa_fsm|LessThan1~23_combout ) # (\dsa_fsm|LessThan1~0_combout )) # 
// (\dsa_fsm|total_pixels [31])) # (\dsa_fsm|state.ST_INIT~q ) ) ) ) # ( !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( !\dsa_fsm|Add2~1_sumout  & ( \dsa_fsm|state.ST_INIT~q  ) ) )

	.dataa(!\dsa_fsm|state.ST_INIT~q ),
	.datab(!\dsa_fsm|total_pixels [31]),
	.datac(!\dsa_fsm|LessThan1~0_combout ),
	.datad(!\dsa_fsm|LessThan1~23_combout ),
	.datae(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.dataf(!\dsa_fsm|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector66~0 .extended_lut = "off";
defparam \dsa_fsm|Selector66~0 .lut_mask = 64'h55557FFF55555777;
defparam \dsa_fsm|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \dsa_fsm|state.ST_REQUEST_FETCH (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|Selector66~0_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_REQUEST_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_REQUEST_FETCH .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_REQUEST_FETCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \dsa_fetch|Selector0~0 (
// Equation(s):
// \dsa_fetch|Selector0~0_combout  = ( \dsa_fetch|state.ST_IDLE~q  & ( !\dsa_fetch|state.ST_DONE~q  ) ) # ( !\dsa_fetch|state.ST_IDLE~q  & ( !\dsa_fetch|state.ST_DONE~q  & ( \dsa_fsm|state.ST_REQUEST_FETCH~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|state.ST_REQUEST_FETCH~q ),
	.datad(gnd),
	.datae(!\dsa_fetch|state.ST_IDLE~q ),
	.dataf(!\dsa_fetch|state.ST_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Selector0~0 .extended_lut = "off";
defparam \dsa_fetch|Selector0~0 .lut_mask = 64'h0F0FFFFF00000000;
defparam \dsa_fetch|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \dsa_fetch|state.ST_IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_IDLE .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \dsa_fetch|next_state.ST_SETUP~0 (
// Equation(s):
// \dsa_fetch|next_state.ST_SETUP~0_combout  = ( !\dsa_fetch|state.ST_IDLE~q  & ( \dsa_fsm|state.ST_REQUEST_FETCH~q  ) )

	.dataa(!\dsa_fsm|state.ST_REQUEST_FETCH~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fetch|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|next_state.ST_SETUP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|next_state.ST_SETUP~0 .extended_lut = "off";
defparam \dsa_fetch|next_state.ST_SETUP~0 .lut_mask = 64'h5555555500000000;
defparam \dsa_fetch|next_state.ST_SETUP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \dsa_fetch|state.ST_SETUP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|next_state.ST_SETUP~0_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_SETUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_SETUP .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_SETUP .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N58
dffeas \dsa_fetch|state.ST_FETCH_0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|state.ST_SETUP~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_FETCH_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_0 .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_FETCH_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N52
dffeas \dsa_fetch|state.ST_FETCH_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|state.ST_FETCH_0~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_FETCH_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_1 .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_FETCH_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \dsa_fetch|state.ST_FETCH_2~feeder (
// Equation(s):
// \dsa_fetch|state.ST_FETCH_2~feeder_combout  = ( \dsa_fetch|state.ST_FETCH_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|state.ST_FETCH_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_2~feeder .extended_lut = "off";
defparam \dsa_fetch|state.ST_FETCH_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dsa_fetch|state.ST_FETCH_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \dsa_fetch|state.ST_FETCH_2~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|state.ST_FETCH_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_2~DUPLICATE .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_FETCH_2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \dsa_fetch|state.ST_FETCH_3~feeder (
// Equation(s):
// \dsa_fetch|state.ST_FETCH_3~feeder_combout  = ( \dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|state.ST_FETCH_3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_3~feeder .extended_lut = "off";
defparam \dsa_fetch|state.ST_FETCH_3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dsa_fetch|state.ST_FETCH_3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N40
dffeas \dsa_fetch|state.ST_FETCH_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|state.ST_FETCH_3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_FETCH_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_3 .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_FETCH_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N35
dffeas \dsa_fetch|state.ST_DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|state.ST_FETCH_3~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_DONE .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \dsa_fsm|state.ST_WAIT_FETCH~0 (
// Equation(s):
// \dsa_fsm|state.ST_WAIT_FETCH~0_combout  = ( \dsa_fetch|state.ST_DONE~q  & ( \dsa_fsm|state.ST_REQUEST_FETCH~q  ) ) # ( !\dsa_fetch|state.ST_DONE~q  & ( (\dsa_fsm|state.ST_WAIT_FETCH~q ) # (\dsa_fsm|state.ST_REQUEST_FETCH~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|state.ST_REQUEST_FETCH~q ),
	.datad(!\dsa_fsm|state.ST_WAIT_FETCH~q ),
	.datae(gnd),
	.dataf(!\dsa_fetch|state.ST_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|state.ST_WAIT_FETCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|state.ST_WAIT_FETCH~0 .extended_lut = "off";
defparam \dsa_fsm|state.ST_WAIT_FETCH~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \dsa_fsm|state.ST_WAIT_FETCH~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \dsa_fsm|state.ST_WAIT_FETCH (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|state.ST_WAIT_FETCH~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_WAIT_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_WAIT_FETCH .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_WAIT_FETCH .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N41
dffeas \dsa_dp|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|done .is_wysiwyg = "true";
defparam \dsa_dp|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \dsa_fsm|Selector68~0 (
// Equation(s):
// \dsa_fsm|Selector68~0_combout  = ( \dsa_fsm|state.ST_INTERPOLATE~q  & ( \dsa_fsm|state.ST_DONE~q  & ( (\SW[1]~input_o  & !\dsa_dp|done~q ) ) ) ) # ( !\dsa_fsm|state.ST_INTERPOLATE~q  & ( \dsa_fsm|state.ST_DONE~q  & ( (\dsa_fsm|state.ST_WAIT_FETCH~q  & 
// (\SW[1]~input_o  & \dsa_fetch|state.ST_DONE~q )) ) ) ) # ( \dsa_fsm|state.ST_INTERPOLATE~q  & ( !\dsa_fsm|state.ST_DONE~q  & ( !\dsa_dp|done~q  ) ) ) # ( !\dsa_fsm|state.ST_INTERPOLATE~q  & ( !\dsa_fsm|state.ST_DONE~q  & ( (\dsa_fsm|state.ST_WAIT_FETCH~q  
// & \dsa_fetch|state.ST_DONE~q ) ) ) )

	.dataa(!\dsa_fsm|state.ST_WAIT_FETCH~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fetch|state.ST_DONE~q ),
	.datad(!\dsa_dp|done~q ),
	.datae(!\dsa_fsm|state.ST_INTERPOLATE~q ),
	.dataf(!\dsa_fsm|state.ST_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector68~0 .extended_lut = "off";
defparam \dsa_fsm|Selector68~0 .lut_mask = 64'h0505FF0001013300;
defparam \dsa_fsm|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \dsa_fsm|state.ST_INTERPOLATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_INTERPOLATE .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_INTERPOLATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \dsa_fsm|Selector64~1 (
// Equation(s):
// \dsa_fsm|Selector64~1_combout  = ( \dsa_dp|done~q  & ( \dsa_fsm|state.ST_INTERPOLATE~q  ) )

	.dataa(!\dsa_fsm|state.ST_INTERPOLATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_dp|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector64~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector64~1 .extended_lut = "off";
defparam \dsa_fsm|Selector64~1 .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|Selector64~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N4
dffeas \dsa_fsm|state.ST_WRITE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Selector64~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_WRITE .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \dsa_fsm|state.ST_NEXT_PIXEL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|state.ST_WRITE~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_NEXT_PIXEL .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_NEXT_PIXEL .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N32
dffeas \dsa_fsm|pixels_processed[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|pixels_processed [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|pixels_processed[30] .is_wysiwyg = "true";
defparam \dsa_fsm|pixels_processed[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \dsa_fsm|LessThan1~1 (
// Equation(s):
// \dsa_fsm|LessThan1~1_combout  = ( !\dsa_fsm|total_pixels [30] & ( \dsa_fsm|Add2~5_sumout  ) ) # ( \dsa_fsm|total_pixels [30] & ( !\dsa_fsm|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|total_pixels [30]),
	.dataf(!\dsa_fsm|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~1 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dsa_fsm|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \dsa_fsm|LessThan1~3 (
// Equation(s):
// \dsa_fsm|LessThan1~3_combout  = !\dsa_fsm|total_pixels [25] $ (!\dsa_fsm|Add2~25_sumout )

	.dataa(!\dsa_fsm|total_pixels [25]),
	.datab(!\dsa_fsm|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~3 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~3 .lut_mask = 64'h6666666666666666;
defparam \dsa_fsm|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \dsa_fsm|LessThan1~4 (
// Equation(s):
// \dsa_fsm|LessThan1~4_combout  = ( \dsa_fsm|total_pixels [20] & ( !\dsa_fsm|Add2~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|total_pixels [20]),
	.dataf(!\dsa_fsm|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~4 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~4 .lut_mask = 64'h0000FFFF00000000;
defparam \dsa_fsm|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \dsa_fsm|LessThan1~6 (
// Equation(s):
// \dsa_fsm|LessThan1~6_combout  = ( !\dsa_fsm|Add2~65_sumout  & ( \dsa_fsm|total_pixels [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add2~65_sumout ),
	.dataf(!\dsa_fsm|total_pixels [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~6 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~6 .lut_mask = 64'h00000000FFFF0000;
defparam \dsa_fsm|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \dsa_fsm|LessThan1~7 (
// Equation(s):
// \dsa_fsm|LessThan1~7_combout  = ( !\dsa_fsm|Add2~65_sumout  & ( \dsa_fsm|total_pixels [15] ) ) # ( \dsa_fsm|Add2~65_sumout  & ( !\dsa_fsm|total_pixels [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add2~65_sumout ),
	.dataf(!\dsa_fsm|total_pixels [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~7 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dsa_fsm|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \dsa_fsm|LessThan1~8 (
// Equation(s):
// \dsa_fsm|LessThan1~8_combout  = ( \dsa_fsm|total_pixels [10] & ( !\dsa_fsm|Add2~85_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|Add2~85_sumout ),
	.datad(gnd),
	.datae(!\dsa_fsm|total_pixels [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~8 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~8 .lut_mask = 64'h0000F0F00000F0F0;
defparam \dsa_fsm|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \dsa_fsm|LessThan1~12 (
// Equation(s):
// \dsa_fsm|LessThan1~12_combout  = ( \dsa_fsm|Add2~125_sumout  & ( \dsa_fsm|total_pixels [0] & ( (!\dsa_fsm|Add2~117_sumout  & (((\dsa_fsm|total_pixels [1] & !\dsa_fsm|Add2~121_sumout )) # (\dsa_fsm|total_pixels [2]))) # (\dsa_fsm|Add2~117_sumout  & 
// (\dsa_fsm|total_pixels [1] & (\dsa_fsm|total_pixels [2] & !\dsa_fsm|Add2~121_sumout ))) ) ) ) # ( !\dsa_fsm|Add2~125_sumout  & ( \dsa_fsm|total_pixels [0] & ( (!\dsa_fsm|Add2~117_sumout  & (((!\dsa_fsm|Add2~121_sumout ) # (\dsa_fsm|total_pixels [2])) # 
// (\dsa_fsm|total_pixels [1]))) # (\dsa_fsm|Add2~117_sumout  & (\dsa_fsm|total_pixels [2] & ((!\dsa_fsm|Add2~121_sumout ) # (\dsa_fsm|total_pixels [1])))) ) ) ) # ( \dsa_fsm|Add2~125_sumout  & ( !\dsa_fsm|total_pixels [0] & ( (!\dsa_fsm|Add2~117_sumout  & 
// (((\dsa_fsm|total_pixels [1] & !\dsa_fsm|Add2~121_sumout )) # (\dsa_fsm|total_pixels [2]))) # (\dsa_fsm|Add2~117_sumout  & (\dsa_fsm|total_pixels [1] & (\dsa_fsm|total_pixels [2] & !\dsa_fsm|Add2~121_sumout ))) ) ) ) # ( !\dsa_fsm|Add2~125_sumout  & ( 
// !\dsa_fsm|total_pixels [0] & ( (!\dsa_fsm|Add2~117_sumout  & (((\dsa_fsm|total_pixels [1] & !\dsa_fsm|Add2~121_sumout )) # (\dsa_fsm|total_pixels [2]))) # (\dsa_fsm|Add2~117_sumout  & (\dsa_fsm|total_pixels [1] & (\dsa_fsm|total_pixels [2] & 
// !\dsa_fsm|Add2~121_sumout ))) ) ) )

	.dataa(!\dsa_fsm|Add2~117_sumout ),
	.datab(!\dsa_fsm|total_pixels [1]),
	.datac(!\dsa_fsm|total_pixels [2]),
	.datad(!\dsa_fsm|Add2~121_sumout ),
	.datae(!\dsa_fsm|Add2~125_sumout ),
	.dataf(!\dsa_fsm|total_pixels [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~12 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~12 .lut_mask = 64'h2B0A2B0AAF2B2B0A;
defparam \dsa_fsm|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \dsa_fsm|LessThan1~11 (
// Equation(s):
// \dsa_fsm|LessThan1~11_combout  = ( !\dsa_fsm|Add2~105_sumout  & ( \dsa_fsm|total_pixels [5] ) ) # ( \dsa_fsm|Add2~105_sumout  & ( !\dsa_fsm|total_pixels [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add2~105_sumout ),
	.dataf(!\dsa_fsm|total_pixels [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~11 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~11 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dsa_fsm|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \dsa_fsm|LessThan1~13 (
// Equation(s):
// \dsa_fsm|LessThan1~13_combout  = ( \dsa_fsm|total_pixels [4] & ( \dsa_fsm|Add2~113_sumout  & ( (!\dsa_fsm|LessThan1~11_combout  & ((!\dsa_fsm|Add2~109_sumout ) # ((\dsa_fsm|LessThan1~12_combout  & \dsa_fsm|total_pixels [3])))) ) ) ) # ( 
// !\dsa_fsm|total_pixels [4] & ( \dsa_fsm|Add2~113_sumout  & ( (\dsa_fsm|LessThan1~12_combout  & (!\dsa_fsm|LessThan1~11_combout  & (\dsa_fsm|total_pixels [3] & !\dsa_fsm|Add2~109_sumout ))) ) ) ) # ( \dsa_fsm|total_pixels [4] & ( !\dsa_fsm|Add2~113_sumout  
// & ( (!\dsa_fsm|LessThan1~11_combout  & (((!\dsa_fsm|Add2~109_sumout ) # (\dsa_fsm|total_pixels [3])) # (\dsa_fsm|LessThan1~12_combout ))) ) ) ) # ( !\dsa_fsm|total_pixels [4] & ( !\dsa_fsm|Add2~113_sumout  & ( (!\dsa_fsm|LessThan1~11_combout  & 
// (!\dsa_fsm|Add2~109_sumout  & ((\dsa_fsm|total_pixels [3]) # (\dsa_fsm|LessThan1~12_combout )))) ) ) )

	.dataa(!\dsa_fsm|LessThan1~12_combout ),
	.datab(!\dsa_fsm|LessThan1~11_combout ),
	.datac(!\dsa_fsm|total_pixels [3]),
	.datad(!\dsa_fsm|Add2~109_sumout ),
	.datae(!\dsa_fsm|total_pixels [4]),
	.dataf(!\dsa_fsm|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~13 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~13 .lut_mask = 64'h4C00CC4C0400CC04;
defparam \dsa_fsm|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \dsa_fsm|LessThan1~10 (
// Equation(s):
// \dsa_fsm|LessThan1~10_combout  = ( !\dsa_fsm|Add2~105_sumout  & ( \dsa_fsm|total_pixels [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add2~105_sumout ),
	.dataf(!\dsa_fsm|total_pixels [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~10 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~10 .lut_mask = 64'h00000000FFFF0000;
defparam \dsa_fsm|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \dsa_fsm|LessThan1~14 (
// Equation(s):
// \dsa_fsm|LessThan1~14_combout  = ( \dsa_fsm|Add2~97_sumout  & ( \dsa_fsm|LessThan1~10_combout  & ( (!\dsa_fsm|total_pixels [7]) # ((!\dsa_fsm|total_pixels [6] & \dsa_fsm|Add2~101_sumout )) ) ) ) # ( !\dsa_fsm|Add2~97_sumout  & ( 
// \dsa_fsm|LessThan1~10_combout  & ( (!\dsa_fsm|total_pixels [6] & (\dsa_fsm|Add2~101_sumout  & !\dsa_fsm|total_pixels [7])) ) ) ) # ( \dsa_fsm|Add2~97_sumout  & ( !\dsa_fsm|LessThan1~10_combout  & ( (!\dsa_fsm|total_pixels [7]) # ((!\dsa_fsm|total_pixels 
// [6] & ((!\dsa_fsm|LessThan1~13_combout ) # (\dsa_fsm|Add2~101_sumout ))) # (\dsa_fsm|total_pixels [6] & (\dsa_fsm|Add2~101_sumout  & !\dsa_fsm|LessThan1~13_combout ))) ) ) ) # ( !\dsa_fsm|Add2~97_sumout  & ( !\dsa_fsm|LessThan1~10_combout  & ( 
// (!\dsa_fsm|total_pixels [7] & ((!\dsa_fsm|total_pixels [6] & ((!\dsa_fsm|LessThan1~13_combout ) # (\dsa_fsm|Add2~101_sumout ))) # (\dsa_fsm|total_pixels [6] & (\dsa_fsm|Add2~101_sumout  & !\dsa_fsm|LessThan1~13_combout )))) ) ) )

	.dataa(!\dsa_fsm|total_pixels [6]),
	.datab(!\dsa_fsm|Add2~101_sumout ),
	.datac(!\dsa_fsm|LessThan1~13_combout ),
	.datad(!\dsa_fsm|total_pixels [7]),
	.datae(!\dsa_fsm|Add2~97_sumout ),
	.dataf(!\dsa_fsm|LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~14 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~14 .lut_mask = 64'hB200FFB22200FF22;
defparam \dsa_fsm|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \dsa_fsm|LessThan1~9 (
// Equation(s):
// \dsa_fsm|LessThan1~9_combout  = ( !\dsa_fsm|Add2~85_sumout  & ( \dsa_fsm|total_pixels [10] ) ) # ( \dsa_fsm|Add2~85_sumout  & ( !\dsa_fsm|total_pixels [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add2~85_sumout ),
	.dataf(!\dsa_fsm|total_pixels [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~9 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~9 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dsa_fsm|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \dsa_fsm|LessThan1~15 (
// Equation(s):
// \dsa_fsm|LessThan1~15_combout  = ( \dsa_fsm|Add2~89_sumout  & ( !\dsa_fsm|LessThan1~9_combout  & ( (\dsa_fsm|total_pixels [9] & ((!\dsa_fsm|total_pixels [8] & (!\dsa_fsm|LessThan1~14_combout  & !\dsa_fsm|Add2~93_sumout )) # (\dsa_fsm|total_pixels [8] & 
// ((!\dsa_fsm|LessThan1~14_combout ) # (!\dsa_fsm|Add2~93_sumout ))))) ) ) ) # ( !\dsa_fsm|Add2~89_sumout  & ( !\dsa_fsm|LessThan1~9_combout  & ( ((!\dsa_fsm|total_pixels [8] & (!\dsa_fsm|LessThan1~14_combout  & !\dsa_fsm|Add2~93_sumout )) # 
// (\dsa_fsm|total_pixels [8] & ((!\dsa_fsm|LessThan1~14_combout ) # (!\dsa_fsm|Add2~93_sumout )))) # (\dsa_fsm|total_pixels [9]) ) ) )

	.dataa(!\dsa_fsm|total_pixels [8]),
	.datab(!\dsa_fsm|LessThan1~14_combout ),
	.datac(!\dsa_fsm|total_pixels [9]),
	.datad(!\dsa_fsm|Add2~93_sumout ),
	.datae(!\dsa_fsm|Add2~89_sumout ),
	.dataf(!\dsa_fsm|LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~15 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~15 .lut_mask = 64'hDF4F0D0400000000;
defparam \dsa_fsm|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \dsa_fsm|LessThan1~16 (
// Equation(s):
// \dsa_fsm|LessThan1~16_combout  = ( \dsa_fsm|LessThan1~15_combout  & ( \dsa_fsm|total_pixels [11] & ( (\dsa_fsm|Add2~77_sumout  & !\dsa_fsm|total_pixels [12]) ) ) ) # ( !\dsa_fsm|LessThan1~15_combout  & ( \dsa_fsm|total_pixels [11] & ( 
// (!\dsa_fsm|Add2~77_sumout  & (\dsa_fsm|Add2~81_sumout  & (!\dsa_fsm|LessThan1~8_combout  & !\dsa_fsm|total_pixels [12]))) # (\dsa_fsm|Add2~77_sumout  & ((!\dsa_fsm|total_pixels [12]) # ((\dsa_fsm|Add2~81_sumout  & !\dsa_fsm|LessThan1~8_combout )))) ) ) ) 
// # ( \dsa_fsm|LessThan1~15_combout  & ( !\dsa_fsm|total_pixels [11] & ( (!\dsa_fsm|Add2~77_sumout  & (\dsa_fsm|Add2~81_sumout  & !\dsa_fsm|total_pixels [12])) # (\dsa_fsm|Add2~77_sumout  & ((!\dsa_fsm|total_pixels [12]) # (\dsa_fsm|Add2~81_sumout ))) ) ) ) 
// # ( !\dsa_fsm|LessThan1~15_combout  & ( !\dsa_fsm|total_pixels [11] & ( (!\dsa_fsm|Add2~77_sumout  & (!\dsa_fsm|total_pixels [12] & ((!\dsa_fsm|LessThan1~8_combout ) # (\dsa_fsm|Add2~81_sumout )))) # (\dsa_fsm|Add2~77_sumout  & 
// (((!\dsa_fsm|LessThan1~8_combout ) # (!\dsa_fsm|total_pixels [12])) # (\dsa_fsm|Add2~81_sumout ))) ) ) )

	.dataa(!\dsa_fsm|Add2~77_sumout ),
	.datab(!\dsa_fsm|Add2~81_sumout ),
	.datac(!\dsa_fsm|LessThan1~8_combout ),
	.datad(!\dsa_fsm|total_pixels [12]),
	.datae(!\dsa_fsm|LessThan1~15_combout ),
	.dataf(!\dsa_fsm|total_pixels [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~16 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~16 .lut_mask = 64'hF751771175105500;
defparam \dsa_fsm|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \dsa_fsm|LessThan1~17 (
// Equation(s):
// \dsa_fsm|LessThan1~17_combout  = ( \dsa_fsm|Add2~69_sumout  & ( \dsa_fsm|LessThan1~16_combout  & ( (!\dsa_fsm|Add2~73_sumout  & (\dsa_fsm|total_pixels [13] & (\dsa_fsm|total_pixels [14] & !\dsa_fsm|LessThan1~7_combout ))) ) ) ) # ( 
// !\dsa_fsm|Add2~69_sumout  & ( \dsa_fsm|LessThan1~16_combout  & ( (!\dsa_fsm|LessThan1~7_combout  & (((!\dsa_fsm|Add2~73_sumout  & \dsa_fsm|total_pixels [13])) # (\dsa_fsm|total_pixels [14]))) ) ) ) # ( \dsa_fsm|Add2~69_sumout  & ( 
// !\dsa_fsm|LessThan1~16_combout  & ( (\dsa_fsm|total_pixels [14] & (!\dsa_fsm|LessThan1~7_combout  & ((!\dsa_fsm|Add2~73_sumout ) # (\dsa_fsm|total_pixels [13])))) ) ) ) # ( !\dsa_fsm|Add2~69_sumout  & ( !\dsa_fsm|LessThan1~16_combout  & ( 
// (!\dsa_fsm|LessThan1~7_combout  & ((!\dsa_fsm|Add2~73_sumout ) # ((\dsa_fsm|total_pixels [14]) # (\dsa_fsm|total_pixels [13])))) ) ) )

	.dataa(!\dsa_fsm|Add2~73_sumout ),
	.datab(!\dsa_fsm|total_pixels [13]),
	.datac(!\dsa_fsm|total_pixels [14]),
	.datad(!\dsa_fsm|LessThan1~7_combout ),
	.datae(!\dsa_fsm|Add2~69_sumout ),
	.dataf(!\dsa_fsm|LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~17 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~17 .lut_mask = 64'hBF000B002F000200;
defparam \dsa_fsm|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \dsa_fsm|LessThan1~18 (
// Equation(s):
// \dsa_fsm|LessThan1~18_combout  = ( \dsa_fsm|Add2~61_sumout  & ( \dsa_fsm|LessThan1~17_combout  & ( (!\dsa_fsm|total_pixels [17] & ((!\dsa_fsm|total_pixels [16]) # (\dsa_fsm|Add2~57_sumout ))) # (\dsa_fsm|total_pixels [17] & (\dsa_fsm|Add2~57_sumout  & 
// !\dsa_fsm|total_pixels [16])) ) ) ) # ( !\dsa_fsm|Add2~61_sumout  & ( \dsa_fsm|LessThan1~17_combout  & ( (!\dsa_fsm|total_pixels [17] & \dsa_fsm|Add2~57_sumout ) ) ) ) # ( \dsa_fsm|Add2~61_sumout  & ( !\dsa_fsm|LessThan1~17_combout  & ( 
// (!\dsa_fsm|total_pixels [17] & (((!\dsa_fsm|LessThan1~6_combout ) # (!\dsa_fsm|total_pixels [16])) # (\dsa_fsm|Add2~57_sumout ))) # (\dsa_fsm|total_pixels [17] & (\dsa_fsm|Add2~57_sumout  & ((!\dsa_fsm|LessThan1~6_combout ) # (!\dsa_fsm|total_pixels 
// [16])))) ) ) ) # ( !\dsa_fsm|Add2~61_sumout  & ( !\dsa_fsm|LessThan1~17_combout  & ( (!\dsa_fsm|total_pixels [17] & (((!\dsa_fsm|LessThan1~6_combout  & !\dsa_fsm|total_pixels [16])) # (\dsa_fsm|Add2~57_sumout ))) # (\dsa_fsm|total_pixels [17] & 
// (\dsa_fsm|Add2~57_sumout  & (!\dsa_fsm|LessThan1~6_combout  & !\dsa_fsm|total_pixels [16]))) ) ) )

	.dataa(!\dsa_fsm|total_pixels [17]),
	.datab(!\dsa_fsm|Add2~57_sumout ),
	.datac(!\dsa_fsm|LessThan1~6_combout ),
	.datad(!\dsa_fsm|total_pixels [16]),
	.datae(!\dsa_fsm|Add2~61_sumout ),
	.dataf(!\dsa_fsm|LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~18 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~18 .lut_mask = 64'hB222BBB22222BB22;
defparam \dsa_fsm|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \dsa_fsm|LessThan1~5 (
// Equation(s):
// \dsa_fsm|LessThan1~5_combout  = ( !\dsa_fsm|total_pixels [20] & ( \dsa_fsm|Add2~45_sumout  ) ) # ( \dsa_fsm|total_pixels [20] & ( !\dsa_fsm|Add2~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|total_pixels [20]),
	.dataf(!\dsa_fsm|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~5 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~5 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dsa_fsm|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \dsa_fsm|LessThan1~19 (
// Equation(s):
// \dsa_fsm|LessThan1~19_combout  = ( \dsa_fsm|total_pixels [18] & ( !\dsa_fsm|LessThan1~5_combout  & ( (!\dsa_fsm|total_pixels [19] & (!\dsa_fsm|Add2~49_sumout  & ((!\dsa_fsm|LessThan1~18_combout ) # (!\dsa_fsm|Add2~53_sumout )))) # (\dsa_fsm|total_pixels 
// [19] & ((!\dsa_fsm|Add2~49_sumout ) # ((!\dsa_fsm|LessThan1~18_combout ) # (!\dsa_fsm|Add2~53_sumout )))) ) ) ) # ( !\dsa_fsm|total_pixels [18] & ( !\dsa_fsm|LessThan1~5_combout  & ( (!\dsa_fsm|total_pixels [19] & (!\dsa_fsm|Add2~49_sumout  & 
// (!\dsa_fsm|LessThan1~18_combout  & !\dsa_fsm|Add2~53_sumout ))) # (\dsa_fsm|total_pixels [19] & ((!\dsa_fsm|Add2~49_sumout ) # ((!\dsa_fsm|LessThan1~18_combout  & !\dsa_fsm|Add2~53_sumout )))) ) ) )

	.dataa(!\dsa_fsm|total_pixels [19]),
	.datab(!\dsa_fsm|Add2~49_sumout ),
	.datac(!\dsa_fsm|LessThan1~18_combout ),
	.datad(!\dsa_fsm|Add2~53_sumout ),
	.datae(!\dsa_fsm|total_pixels [18]),
	.dataf(!\dsa_fsm|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~19 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~19 .lut_mask = 64'hD444DDD400000000;
defparam \dsa_fsm|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \dsa_fsm|LessThan1~20 (
// Equation(s):
// \dsa_fsm|LessThan1~20_combout  = ( \dsa_fsm|total_pixels [21] & ( \dsa_fsm|LessThan1~19_combout  & ( (!\dsa_fsm|total_pixels [22] & \dsa_fsm|Add2~37_sumout ) ) ) ) # ( !\dsa_fsm|total_pixels [21] & ( \dsa_fsm|LessThan1~19_combout  & ( 
// (!\dsa_fsm|Add2~41_sumout  & (!\dsa_fsm|total_pixels [22] & \dsa_fsm|Add2~37_sumout )) # (\dsa_fsm|Add2~41_sumout  & ((!\dsa_fsm|total_pixels [22]) # (\dsa_fsm|Add2~37_sumout ))) ) ) ) # ( \dsa_fsm|total_pixels [21] & ( !\dsa_fsm|LessThan1~19_combout  & ( 
// (!\dsa_fsm|total_pixels [22] & (((\dsa_fsm|Add2~41_sumout  & !\dsa_fsm|LessThan1~4_combout )) # (\dsa_fsm|Add2~37_sumout ))) # (\dsa_fsm|total_pixels [22] & (\dsa_fsm|Add2~41_sumout  & (\dsa_fsm|Add2~37_sumout  & !\dsa_fsm|LessThan1~4_combout ))) ) ) ) # 
// ( !\dsa_fsm|total_pixels [21] & ( !\dsa_fsm|LessThan1~19_combout  & ( (!\dsa_fsm|total_pixels [22] & (((!\dsa_fsm|LessThan1~4_combout ) # (\dsa_fsm|Add2~37_sumout )) # (\dsa_fsm|Add2~41_sumout ))) # (\dsa_fsm|total_pixels [22] & (\dsa_fsm|Add2~37_sumout  
// & ((!\dsa_fsm|LessThan1~4_combout ) # (\dsa_fsm|Add2~41_sumout )))) ) ) )

	.dataa(!\dsa_fsm|Add2~41_sumout ),
	.datab(!\dsa_fsm|total_pixels [22]),
	.datac(!\dsa_fsm|Add2~37_sumout ),
	.datad(!\dsa_fsm|LessThan1~4_combout ),
	.datae(!\dsa_fsm|total_pixels [21]),
	.dataf(!\dsa_fsm|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~20 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~20 .lut_mask = 64'hCF4D4D0C4D4D0C0C;
defparam \dsa_fsm|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \dsa_fsm|LessThan1~21 (
// Equation(s):
// \dsa_fsm|LessThan1~21_combout  = ( \dsa_fsm|total_pixels [24] & ( \dsa_fsm|LessThan1~20_combout  & ( (!\dsa_fsm|LessThan1~3_combout  & ((!\dsa_fsm|Add2~29_sumout ) # ((\dsa_fsm|total_pixels [23] & !\dsa_fsm|Add2~33_sumout )))) ) ) ) # ( 
// !\dsa_fsm|total_pixels [24] & ( \dsa_fsm|LessThan1~20_combout  & ( (\dsa_fsm|total_pixels [23] & (!\dsa_fsm|Add2~33_sumout  & (!\dsa_fsm|LessThan1~3_combout  & !\dsa_fsm|Add2~29_sumout ))) ) ) ) # ( \dsa_fsm|total_pixels [24] & ( 
// !\dsa_fsm|LessThan1~20_combout  & ( (!\dsa_fsm|LessThan1~3_combout  & (((!\dsa_fsm|Add2~33_sumout ) # (!\dsa_fsm|Add2~29_sumout )) # (\dsa_fsm|total_pixels [23]))) ) ) ) # ( !\dsa_fsm|total_pixels [24] & ( !\dsa_fsm|LessThan1~20_combout  & ( 
// (!\dsa_fsm|LessThan1~3_combout  & (!\dsa_fsm|Add2~29_sumout  & ((!\dsa_fsm|Add2~33_sumout ) # (\dsa_fsm|total_pixels [23])))) ) ) )

	.dataa(!\dsa_fsm|total_pixels [23]),
	.datab(!\dsa_fsm|Add2~33_sumout ),
	.datac(!\dsa_fsm|LessThan1~3_combout ),
	.datad(!\dsa_fsm|Add2~29_sumout ),
	.datae(!\dsa_fsm|total_pixels [24]),
	.dataf(!\dsa_fsm|LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~21 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~21 .lut_mask = 64'hD000F0D04000F040;
defparam \dsa_fsm|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \dsa_fsm|LessThan1~2 (
// Equation(s):
// \dsa_fsm|LessThan1~2_combout  = (\dsa_fsm|total_pixels [25] & !\dsa_fsm|Add2~25_sumout )

	.dataa(!\dsa_fsm|total_pixels [25]),
	.datab(!\dsa_fsm|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~2 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~2 .lut_mask = 64'h4444444444444444;
defparam \dsa_fsm|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \dsa_fsm|LessThan1~22 (
// Equation(s):
// \dsa_fsm|LessThan1~22_combout  = ( \dsa_fsm|LessThan1~21_combout  & ( \dsa_fsm|LessThan1~2_combout  & ( (!\dsa_fsm|Add2~17_sumout  & (!\dsa_fsm|total_pixels [27] & (\dsa_fsm|Add2~21_sumout  & !\dsa_fsm|total_pixels [26]))) # (\dsa_fsm|Add2~17_sumout  & 
// ((!\dsa_fsm|total_pixels [27]) # ((\dsa_fsm|Add2~21_sumout  & !\dsa_fsm|total_pixels [26])))) ) ) ) # ( !\dsa_fsm|LessThan1~21_combout  & ( \dsa_fsm|LessThan1~2_combout  & ( (!\dsa_fsm|Add2~17_sumout  & (!\dsa_fsm|total_pixels [27] & 
// (\dsa_fsm|Add2~21_sumout  & !\dsa_fsm|total_pixels [26]))) # (\dsa_fsm|Add2~17_sumout  & ((!\dsa_fsm|total_pixels [27]) # ((\dsa_fsm|Add2~21_sumout  & !\dsa_fsm|total_pixels [26])))) ) ) ) # ( \dsa_fsm|LessThan1~21_combout  & ( 
// !\dsa_fsm|LessThan1~2_combout  & ( (!\dsa_fsm|Add2~17_sumout  & (!\dsa_fsm|total_pixels [27] & (\dsa_fsm|Add2~21_sumout  & !\dsa_fsm|total_pixels [26]))) # (\dsa_fsm|Add2~17_sumout  & ((!\dsa_fsm|total_pixels [27]) # ((\dsa_fsm|Add2~21_sumout  & 
// !\dsa_fsm|total_pixels [26])))) ) ) ) # ( !\dsa_fsm|LessThan1~21_combout  & ( !\dsa_fsm|LessThan1~2_combout  & ( (!\dsa_fsm|Add2~17_sumout  & (!\dsa_fsm|total_pixels [27] & ((!\dsa_fsm|total_pixels [26]) # (\dsa_fsm|Add2~21_sumout )))) # 
// (\dsa_fsm|Add2~17_sumout  & ((!\dsa_fsm|total_pixels [27]) # ((!\dsa_fsm|total_pixels [26]) # (\dsa_fsm|Add2~21_sumout )))) ) ) )

	.dataa(!\dsa_fsm|Add2~17_sumout ),
	.datab(!\dsa_fsm|total_pixels [27]),
	.datac(!\dsa_fsm|Add2~21_sumout ),
	.datad(!\dsa_fsm|total_pixels [26]),
	.datae(!\dsa_fsm|LessThan1~21_combout ),
	.dataf(!\dsa_fsm|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~22 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~22 .lut_mask = 64'hDD4D4D444D444D44;
defparam \dsa_fsm|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \dsa_fsm|LessThan1~23 (
// Equation(s):
// \dsa_fsm|LessThan1~23_combout  = ( \dsa_fsm|total_pixels [29] & ( \dsa_fsm|LessThan1~22_combout  & ( (!\dsa_fsm|LessThan1~1_combout  & ((!\dsa_fsm|Add2~9_sumout ) # ((!\dsa_fsm|Add2~13_sumout  & \dsa_fsm|total_pixels [28])))) ) ) ) # ( 
// !\dsa_fsm|total_pixels [29] & ( \dsa_fsm|LessThan1~22_combout  & ( (!\dsa_fsm|LessThan1~1_combout  & (!\dsa_fsm|Add2~13_sumout  & (\dsa_fsm|total_pixels [28] & !\dsa_fsm|Add2~9_sumout ))) ) ) ) # ( \dsa_fsm|total_pixels [29] & ( 
// !\dsa_fsm|LessThan1~22_combout  & ( (!\dsa_fsm|LessThan1~1_combout  & ((!\dsa_fsm|Add2~13_sumout ) # ((!\dsa_fsm|Add2~9_sumout ) # (\dsa_fsm|total_pixels [28])))) ) ) ) # ( !\dsa_fsm|total_pixels [29] & ( !\dsa_fsm|LessThan1~22_combout  & ( 
// (!\dsa_fsm|LessThan1~1_combout  & (!\dsa_fsm|Add2~9_sumout  & ((!\dsa_fsm|Add2~13_sumout ) # (\dsa_fsm|total_pixels [28])))) ) ) )

	.dataa(!\dsa_fsm|LessThan1~1_combout ),
	.datab(!\dsa_fsm|Add2~13_sumout ),
	.datac(!\dsa_fsm|total_pixels [28]),
	.datad(!\dsa_fsm|Add2~9_sumout ),
	.datae(!\dsa_fsm|total_pixels [29]),
	.dataf(!\dsa_fsm|LessThan1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan1~23 .extended_lut = "off";
defparam \dsa_fsm|LessThan1~23 .lut_mask = 64'h8A00AA8A0800AA08;
defparam \dsa_fsm|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \dsa_fsm|Selector71~0 (
// Equation(s):
// \dsa_fsm|Selector71~0_combout  = ( \dsa_fsm|state.ST_DONE~q  & ( \SW[1]~input_o  ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector71~0 .extended_lut = "off";
defparam \dsa_fsm|Selector71~0 .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \dsa_fsm|Selector71~1 (
// Equation(s):
// \dsa_fsm|Selector71~1_combout  = ( \dsa_fsm|Selector71~0_combout  & ( \dsa_fsm|Add2~1_sumout  ) ) # ( !\dsa_fsm|Selector71~0_combout  & ( \dsa_fsm|Add2~1_sumout  & ( (\dsa_fsm|state.ST_NEXT_PIXEL~q  & ((!\dsa_fsm|total_pixels [31]) # 
// ((!\dsa_fsm|LessThan1~23_combout  & !\dsa_fsm|LessThan1~0_combout )))) ) ) ) # ( \dsa_fsm|Selector71~0_combout  & ( !\dsa_fsm|Add2~1_sumout  ) ) # ( !\dsa_fsm|Selector71~0_combout  & ( !\dsa_fsm|Add2~1_sumout  & ( (!\dsa_fsm|LessThan1~23_combout  & 
// (!\dsa_fsm|LessThan1~0_combout  & (\dsa_fsm|state.ST_NEXT_PIXEL~q  & !\dsa_fsm|total_pixels [31]))) ) ) )

	.dataa(!\dsa_fsm|LessThan1~23_combout ),
	.datab(!\dsa_fsm|LessThan1~0_combout ),
	.datac(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datad(!\dsa_fsm|total_pixels [31]),
	.datae(!\dsa_fsm|Selector71~0_combout ),
	.dataf(!\dsa_fsm|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|Selector71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Selector71~1 .extended_lut = "off";
defparam \dsa_fsm|Selector71~1 .lut_mask = 64'h0800FFFF0F08FFFF;
defparam \dsa_fsm|Selector71~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \dsa_fsm|state.ST_DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|Selector71~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|state.ST_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|state.ST_DONE .is_wysiwyg = "true";
defparam \dsa_fsm|state.ST_DONE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \dsa_fetch|state.ST_IDLE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \dsa_fsm|x_reg[15]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[15]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~5_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[15]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[15]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \dsa_fsm|x_reg[15]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[15]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \dsa_fsm|Add0~1 (
// Equation(s):
// \dsa_fsm|Add0~1_sumout  = SUM(( \dsa_fsm|x_reg[8]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~34  ))
// \dsa_fsm|Add0~2  = CARRY(( \dsa_fsm|x_reg[8]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[8]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~1_sumout ),
	.cout(\dsa_fsm|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~1 .extended_lut = "off";
defparam \dsa_fsm|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \dsa_fsm|Add0~29 (
// Equation(s):
// \dsa_fsm|Add0~29_sumout  = SUM(( \dsa_fsm|x_reg[9]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~2  ))
// \dsa_fsm|Add0~30  = CARRY(( \dsa_fsm|x_reg[9]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~2  ))

	.dataa(!\dsa_fsm|x_reg[9]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~29_sumout ),
	.cout(\dsa_fsm|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~29 .extended_lut = "off";
defparam \dsa_fsm|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \dsa_fsm|x_reg[9]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[9]~SCLR_LUT_combout  = ( !\dsa_fsm|x_reg[9]~0_combout  & ( \dsa_fsm|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|x_reg[9]~0_combout ),
	.dataf(!\dsa_fsm|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[9]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[9]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \dsa_fsm|x_reg[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N35
dffeas \dsa_fsm|x_reg[9]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[9]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \dsa_fsm|Add0~25 (
// Equation(s):
// \dsa_fsm|Add0~25_sumout  = SUM(( \dsa_fsm|x_reg[10]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~30  ))
// \dsa_fsm|Add0~26  = CARRY(( \dsa_fsm|x_reg[10]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~30  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[10]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~25_sumout ),
	.cout(\dsa_fsm|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~25 .extended_lut = "off";
defparam \dsa_fsm|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N45
cyclonev_lcell_comb \dsa_fsm|x_reg[10]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[10]~SCLR_LUT_combout  = ( !\dsa_fsm|x_reg[9]~0_combout  & ( \dsa_fsm|Add0~25_sumout  ) )

	.dataa(!\dsa_fsm|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|x_reg[9]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[10]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[10]~SCLR_LUT .lut_mask = 64'h5555000055550000;
defparam \dsa_fsm|x_reg[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N50
dffeas \dsa_fsm|x_reg[10]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[10]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \dsa_fsm|Add0~21 (
// Equation(s):
// \dsa_fsm|Add0~21_sumout  = SUM(( \dsa_fsm|x_reg[11]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~26  ))
// \dsa_fsm|Add0~22  = CARRY(( \dsa_fsm|x_reg[11]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[11]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~21_sumout ),
	.cout(\dsa_fsm|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~21 .extended_lut = "off";
defparam \dsa_fsm|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \dsa_fsm|x_reg[11]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[11]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~21_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[11]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[11]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N44
dffeas \dsa_fsm|x_reg[11]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[11]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \dsa_fsm|Add0~17 (
// Equation(s):
// \dsa_fsm|Add0~17_sumout  = SUM(( \dsa_fsm|x_reg[12]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~22  ))
// \dsa_fsm|Add0~18  = CARRY(( \dsa_fsm|x_reg[12]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[12]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~17_sumout ),
	.cout(\dsa_fsm|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~17 .extended_lut = "off";
defparam \dsa_fsm|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \dsa_fsm|x_reg[12]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[12]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~17_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(!\dsa_fsm|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[12]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[12]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dsa_fsm|x_reg[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N41
dffeas \dsa_fsm|x_reg[12]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[12]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \dsa_fsm|Add0~13 (
// Equation(s):
// \dsa_fsm|Add0~13_sumout  = SUM(( \dsa_fsm|x_reg[13]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~18  ))
// \dsa_fsm|Add0~14  = CARRY(( \dsa_fsm|x_reg[13]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[13]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~13_sumout ),
	.cout(\dsa_fsm|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~13 .extended_lut = "off";
defparam \dsa_fsm|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \dsa_fsm|x_reg[13]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[13]~SCLR_LUT_combout  = ( !\dsa_fsm|x_reg[9]~0_combout  & ( \dsa_fsm|Add0~13_sumout  ) )

	.dataa(!\dsa_fsm|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|x_reg[9]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[13]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[13]~SCLR_LUT .lut_mask = 64'h5555000055550000;
defparam \dsa_fsm|x_reg[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \dsa_fsm|x_reg[13]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[13]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \dsa_fsm|Add0~9 (
// Equation(s):
// \dsa_fsm|Add0~9_sumout  = SUM(( \dsa_fsm|x_reg[14]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~14  ))
// \dsa_fsm|Add0~10  = CARRY(( \dsa_fsm|x_reg[14]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[14]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~9_sumout ),
	.cout(\dsa_fsm|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~9 .extended_lut = "off";
defparam \dsa_fsm|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \dsa_fsm|x_reg[14]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[14]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~9_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[14]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[14]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \dsa_fsm|x_reg[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \dsa_fsm|x_reg[14]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[14]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \dsa_fsm|Add0~5 (
// Equation(s):
// \dsa_fsm|Add0~5_sumout  = SUM(( \dsa_fsm|x_reg[15]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[15]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~5 .extended_lut = "off";
defparam \dsa_fsm|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \dsa_fsm|LessThan0~0 (
// Equation(s):
// \dsa_fsm|LessThan0~0_combout  = ( img_width_out[11] & ( !\dsa_fsm|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!img_width_out[11]),
	.dataf(!\dsa_fsm|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~0 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~0 .lut_mask = 64'h0000FFFF00000000;
defparam \dsa_fsm|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \dsa_fsm|Add0~61 (
// Equation(s):
// \dsa_fsm|Add0~61_sumout  = SUM(( \dsa_fsm|x_reg[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))
// \dsa_fsm|Add0~62  = CARRY(( \dsa_fsm|x_reg[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[0]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~61_sumout ),
	.cout(\dsa_fsm|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~61 .extended_lut = "off";
defparam \dsa_fsm|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \dsa_fsm|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \dsa_fsm|x_reg[0]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[0]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~61_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[0]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[0]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \dsa_fsm|x_reg[0]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \dsa_fsm|Add0~57 (
// Equation(s):
// \dsa_fsm|Add0~57_sumout  = SUM(( \dsa_fsm|x_reg[1]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~62  ))
// \dsa_fsm|Add0~58  = CARRY(( \dsa_fsm|x_reg[1]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~62  ))

	.dataa(!\dsa_fsm|x_reg[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~57_sumout ),
	.cout(\dsa_fsm|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~57 .extended_lut = "off";
defparam \dsa_fsm|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \dsa_fsm|x_reg[1]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[1]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~57_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[1]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \dsa_fsm|x_reg[1]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \dsa_fsm|Add0~53 (
// Equation(s):
// \dsa_fsm|Add0~53_sumout  = SUM(( \dsa_fsm|x_reg[2]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~58  ))
// \dsa_fsm|Add0~54  = CARRY(( \dsa_fsm|x_reg[2]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~53_sumout ),
	.cout(\dsa_fsm|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~53 .extended_lut = "off";
defparam \dsa_fsm|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \dsa_fsm|x_reg[2]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[2]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~53_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[2]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[2]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \dsa_fsm|x_reg[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N47
dffeas \dsa_fsm|x_reg[2]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \dsa_fsm|Add0~49 (
// Equation(s):
// \dsa_fsm|Add0~49_sumout  = SUM(( \dsa_fsm|x_reg[3]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~54  ))
// \dsa_fsm|Add0~50  = CARRY(( \dsa_fsm|x_reg[3]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~54  ))

	.dataa(!\dsa_fsm|x_reg[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~49_sumout ),
	.cout(\dsa_fsm|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~49 .extended_lut = "off";
defparam \dsa_fsm|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \dsa_fsm|x_reg[3]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[3]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~49_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[3]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[3]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \dsa_fsm|x_reg[3]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \dsa_fsm|Add0~45 (
// Equation(s):
// \dsa_fsm|Add0~45_sumout  = SUM(( \dsa_fsm|x_reg[4]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~50  ))
// \dsa_fsm|Add0~46  = CARRY(( \dsa_fsm|x_reg[4]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~50  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[4]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~45_sumout ),
	.cout(\dsa_fsm|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~45 .extended_lut = "off";
defparam \dsa_fsm|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \dsa_fsm|x_reg[4]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[4]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~45_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(!\dsa_fsm|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[4]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[4]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dsa_fsm|x_reg[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \dsa_fsm|x_reg[4]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \dsa_fsm|Add0~41 (
// Equation(s):
// \dsa_fsm|Add0~41_sumout  = SUM(( \dsa_fsm|x_reg[5]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~46  ))
// \dsa_fsm|Add0~42  = CARRY(( \dsa_fsm|x_reg[5]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~46  ))

	.dataa(!\dsa_fsm|x_reg[5]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~41_sumout ),
	.cout(\dsa_fsm|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~41 .extended_lut = "off";
defparam \dsa_fsm|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \dsa_fsm|x_reg[5]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[5]~SCLR_LUT_combout  = ( \dsa_fsm|Add0~41_sumout  & ( !\dsa_fsm|x_reg[9]~0_combout  ) )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[5]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[5]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \dsa_fsm|x_reg[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \dsa_fsm|x_reg[5]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[5]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \dsa_fsm|Add0~37 (
// Equation(s):
// \dsa_fsm|Add0~37_sumout  = SUM(( \dsa_fsm|x_reg[6]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~42  ))
// \dsa_fsm|Add0~38  = CARRY(( \dsa_fsm|x_reg[6]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[6]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~37_sumout ),
	.cout(\dsa_fsm|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~37 .extended_lut = "off";
defparam \dsa_fsm|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \dsa_fsm|x_reg[6]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[6]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~37_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(!\dsa_fsm|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[6]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[6]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dsa_fsm|x_reg[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \dsa_fsm|x_reg[6]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \dsa_fsm|Add0~33 (
// Equation(s):
// \dsa_fsm|Add0~33_sumout  = SUM(( \dsa_fsm|x_reg[7]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~38  ))
// \dsa_fsm|Add0~34  = CARRY(( \dsa_fsm|x_reg[7]~_Duplicate_2_q  ) + ( GND ) + ( \dsa_fsm|Add0~38  ))

	.dataa(!\dsa_fsm|x_reg[7]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add0~33_sumout ),
	.cout(\dsa_fsm|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add0~33 .extended_lut = "off";
defparam \dsa_fsm|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \dsa_fsm|LessThan0~2 (
// Equation(s):
// \dsa_fsm|LessThan0~2_combout  = ( !\dsa_fsm|Add0~37_sumout  & ( img_width_out[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!img_width_out[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~2 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dsa_fsm|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \dsa_fsm|LessThan0~4 (
// Equation(s):
// \dsa_fsm|LessThan0~4_combout  = ( img_width_out[1] & ( (!\dsa_fsm|Add0~57_sumout ) # ((img_width_out[0] & !\dsa_fsm|Add0~61_sumout )) ) ) # ( !img_width_out[1] & ( (img_width_out[0] & (!\dsa_fsm|Add0~61_sumout  & !\dsa_fsm|Add0~57_sumout )) ) )

	.dataa(gnd),
	.datab(!img_width_out[0]),
	.datac(!\dsa_fsm|Add0~61_sumout ),
	.datad(!\dsa_fsm|Add0~57_sumout ),
	.datae(!img_width_out[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~4 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~4 .lut_mask = 64'h3000FF303000FF30;
defparam \dsa_fsm|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \dsa_fsm|LessThan0~5 (
// Equation(s):
// \dsa_fsm|LessThan0~5_combout  = ( \dsa_fsm|LessThan0~4_combout  & ( (!\dsa_fsm|Add0~49_sumout  & (((!\dsa_fsm|Add0~53_sumout ) # (img_width_out[3])) # (img_width_out[2]))) # (\dsa_fsm|Add0~49_sumout  & (img_width_out[3] & ((!\dsa_fsm|Add0~53_sumout ) # 
// (img_width_out[2])))) ) ) # ( !\dsa_fsm|LessThan0~4_combout  & ( (!\dsa_fsm|Add0~49_sumout  & (((img_width_out[2] & !\dsa_fsm|Add0~53_sumout )) # (img_width_out[3]))) # (\dsa_fsm|Add0~49_sumout  & (img_width_out[2] & (img_width_out[3] & 
// !\dsa_fsm|Add0~53_sumout ))) ) )

	.dataa(!img_width_out[2]),
	.datab(!\dsa_fsm|Add0~49_sumout ),
	.datac(!img_width_out[3]),
	.datad(!\dsa_fsm|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\dsa_fsm|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~5 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~5 .lut_mask = 64'h4D0C4D0CCF4DCF4D;
defparam \dsa_fsm|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \dsa_fsm|LessThan0~3 (
// Equation(s):
// \dsa_fsm|LessThan0~3_combout  = !img_width_out[6] $ (!\dsa_fsm|Add0~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!img_width_out[6]),
	.datad(!\dsa_fsm|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~3 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~3 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \dsa_fsm|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \dsa_fsm|LessThan0~6 (
// Equation(s):
// \dsa_fsm|LessThan0~6_combout  = ( \dsa_fsm|Add0~45_sumout  & ( !\dsa_fsm|LessThan0~3_combout  & ( (!\dsa_fsm|Add0~41_sumout  & (((\dsa_fsm|LessThan0~5_combout  & img_width_out[4])) # (img_width_out[5]))) # (\dsa_fsm|Add0~41_sumout  & 
// (\dsa_fsm|LessThan0~5_combout  & (img_width_out[4] & img_width_out[5]))) ) ) ) # ( !\dsa_fsm|Add0~45_sumout  & ( !\dsa_fsm|LessThan0~3_combout  & ( (!\dsa_fsm|Add0~41_sumout  & (((img_width_out[5]) # (img_width_out[4])) # (\dsa_fsm|LessThan0~5_combout ))) 
// # (\dsa_fsm|Add0~41_sumout  & (img_width_out[5] & ((img_width_out[4]) # (\dsa_fsm|LessThan0~5_combout )))) ) ) )

	.dataa(!\dsa_fsm|LessThan0~5_combout ),
	.datab(!\dsa_fsm|Add0~41_sumout ),
	.datac(!img_width_out[4]),
	.datad(!img_width_out[5]),
	.datae(!\dsa_fsm|Add0~45_sumout ),
	.dataf(!\dsa_fsm|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~6 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~6 .lut_mask = 64'h4CDF04CD00000000;
defparam \dsa_fsm|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \dsa_fsm|LessThan0~7 (
// Equation(s):
// \dsa_fsm|LessThan0~7_combout  = ( \dsa_fsm|LessThan0~2_combout  & ( \dsa_fsm|LessThan0~6_combout  & ( (!\dsa_fsm|Add0~1_sumout  & (!img_width_out[7] & (!img_width_out[8] & \dsa_fsm|Add0~33_sumout ))) # (\dsa_fsm|Add0~1_sumout  & ((!img_width_out[8]) # 
// ((!img_width_out[7] & \dsa_fsm|Add0~33_sumout )))) ) ) ) # ( !\dsa_fsm|LessThan0~2_combout  & ( \dsa_fsm|LessThan0~6_combout  & ( (!\dsa_fsm|Add0~1_sumout  & (!img_width_out[7] & (!img_width_out[8] & \dsa_fsm|Add0~33_sumout ))) # (\dsa_fsm|Add0~1_sumout  
// & ((!img_width_out[8]) # ((!img_width_out[7] & \dsa_fsm|Add0~33_sumout )))) ) ) ) # ( \dsa_fsm|LessThan0~2_combout  & ( !\dsa_fsm|LessThan0~6_combout  & ( (!\dsa_fsm|Add0~1_sumout  & (!img_width_out[7] & (!img_width_out[8] & \dsa_fsm|Add0~33_sumout ))) # 
// (\dsa_fsm|Add0~1_sumout  & ((!img_width_out[8]) # ((!img_width_out[7] & \dsa_fsm|Add0~33_sumout )))) ) ) ) # ( !\dsa_fsm|LessThan0~2_combout  & ( !\dsa_fsm|LessThan0~6_combout  & ( (!\dsa_fsm|Add0~1_sumout  & (!img_width_out[8] & ((!img_width_out[7]) # 
// (\dsa_fsm|Add0~33_sumout )))) # (\dsa_fsm|Add0~1_sumout  & ((!img_width_out[7]) # ((!img_width_out[8]) # (\dsa_fsm|Add0~33_sumout )))) ) ) )

	.dataa(!img_width_out[7]),
	.datab(!\dsa_fsm|Add0~1_sumout ),
	.datac(!img_width_out[8]),
	.datad(!\dsa_fsm|Add0~33_sumout ),
	.datae(!\dsa_fsm|LessThan0~2_combout ),
	.dataf(!\dsa_fsm|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~7 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~7 .lut_mask = 64'hB2F330B230B230B2;
defparam \dsa_fsm|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \dsa_fsm|LessThan0~1 (
// Equation(s):
// \dsa_fsm|LessThan0~1_combout  = ( \dsa_fsm|Add0~21_sumout  & ( !img_width_out[11] ) ) # ( !\dsa_fsm|Add0~21_sumout  & ( img_width_out[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!img_width_out[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~1 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dsa_fsm|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \dsa_fsm|LessThan0~8 (
// Equation(s):
// \dsa_fsm|LessThan0~8_combout  = ( img_width_out[9] & ( !\dsa_fsm|LessThan0~1_combout  & ( (!\dsa_fsm|Add0~25_sumout  & ((!\dsa_fsm|Add0~29_sumout ) # ((!\dsa_fsm|LessThan0~7_combout ) # (img_width_out[10])))) # (\dsa_fsm|Add0~25_sumout  & 
// (img_width_out[10] & ((!\dsa_fsm|Add0~29_sumout ) # (!\dsa_fsm|LessThan0~7_combout )))) ) ) ) # ( !img_width_out[9] & ( !\dsa_fsm|LessThan0~1_combout  & ( (!\dsa_fsm|Add0~25_sumout  & (((!\dsa_fsm|Add0~29_sumout  & !\dsa_fsm|LessThan0~7_combout )) # 
// (img_width_out[10]))) # (\dsa_fsm|Add0~25_sumout  & (!\dsa_fsm|Add0~29_sumout  & (!\dsa_fsm|LessThan0~7_combout  & img_width_out[10]))) ) ) )

	.dataa(!\dsa_fsm|Add0~29_sumout ),
	.datab(!\dsa_fsm|LessThan0~7_combout ),
	.datac(!\dsa_fsm|Add0~25_sumout ),
	.datad(!img_width_out[10]),
	.datae(!img_width_out[9]),
	.dataf(!\dsa_fsm|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~8 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~8 .lut_mask = 64'h80F8E0FE00000000;
defparam \dsa_fsm|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \dsa_fsm|LessThan0~9 (
// Equation(s):
// \dsa_fsm|LessThan0~9_combout  = ( \dsa_fsm|Add0~17_sumout  & ( \dsa_fsm|Add0~13_sumout  & ( (!img_width_out[12]) # ((!img_width_out[13]) # ((!\dsa_fsm|LessThan0~0_combout  & !\dsa_fsm|LessThan0~8_combout ))) ) ) ) # ( !\dsa_fsm|Add0~17_sumout  & ( 
// \dsa_fsm|Add0~13_sumout  & ( (!img_width_out[13]) # ((!\dsa_fsm|LessThan0~0_combout  & (!\dsa_fsm|LessThan0~8_combout  & !img_width_out[12]))) ) ) ) # ( \dsa_fsm|Add0~17_sumout  & ( !\dsa_fsm|Add0~13_sumout  & ( (!img_width_out[13] & ((!img_width_out[12]) 
// # ((!\dsa_fsm|LessThan0~0_combout  & !\dsa_fsm|LessThan0~8_combout )))) ) ) ) # ( !\dsa_fsm|Add0~17_sumout  & ( !\dsa_fsm|Add0~13_sumout  & ( (!\dsa_fsm|LessThan0~0_combout  & (!\dsa_fsm|LessThan0~8_combout  & (!img_width_out[12] & !img_width_out[13]))) ) 
// ) )

	.dataa(!\dsa_fsm|LessThan0~0_combout ),
	.datab(!\dsa_fsm|LessThan0~8_combout ),
	.datac(!img_width_out[12]),
	.datad(!img_width_out[13]),
	.datae(!\dsa_fsm|Add0~17_sumout ),
	.dataf(!\dsa_fsm|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~9 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~9 .lut_mask = 64'h8000F800FF80FFF8;
defparam \dsa_fsm|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \dsa_fsm|x_reg[9]~0 (
// Equation(s):
// \dsa_fsm|x_reg[9]~0_combout  = ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|LessThan0~9_combout  & ( (!\dsa_fsm|Add0~5_sumout  & (!img_width_out[15] & ((!img_width_out[14]) # (\dsa_fsm|Add0~9_sumout )))) # (\dsa_fsm|Add0~5_sumout  & 
// (((!img_width_out[14]) # (!img_width_out[15])) # (\dsa_fsm|Add0~9_sumout ))) ) ) ) # ( !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|LessThan0~9_combout  ) ) # ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( !\dsa_fsm|LessThan0~9_combout  & ( 
// (!\dsa_fsm|Add0~5_sumout  & (\dsa_fsm|Add0~9_sumout  & (!img_width_out[14] & !img_width_out[15]))) # (\dsa_fsm|Add0~5_sumout  & ((!img_width_out[15]) # ((\dsa_fsm|Add0~9_sumout  & !img_width_out[14])))) ) ) ) # ( !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( 
// !\dsa_fsm|LessThan0~9_combout  ) )

	.dataa(!\dsa_fsm|Add0~5_sumout ),
	.datab(!\dsa_fsm|Add0~9_sumout ),
	.datac(!img_width_out[14]),
	.datad(!img_width_out[15]),
	.datae(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.dataf(!\dsa_fsm|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[9]~0 .extended_lut = "off";
defparam \dsa_fsm|x_reg[9]~0 .lut_mask = 64'hFFFF7510FFFFF751;
defparam \dsa_fsm|x_reg[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \dsa_fsm|x_reg[7]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[7]~SCLR_LUT_combout  = (!\dsa_fsm|x_reg[9]~0_combout  & \dsa_fsm|Add0~33_sumout )

	.dataa(!\dsa_fsm|x_reg[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[7]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[7]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \dsa_fsm|x_reg[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \dsa_fsm|x_reg[7]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|x_reg[7]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \dsa_fsm|x_reg[8]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|x_reg[8]~SCLR_LUT_combout  = ( !\dsa_fsm|x_reg[9]~0_combout  & ( \dsa_fsm|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dsa_fsm|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|x_reg[9]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|x_reg[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|x_reg[8]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|x_reg[8]~SCLR_LUT .lut_mask = 64'h3333000033330000;
defparam \dsa_fsm|x_reg[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N17
dffeas \dsa_fsm|x_reg[8]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|x_reg[8]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|x_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|x_reg[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|x_reg[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \dsa_fsm|x_reg[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \dsa_fetch|img_width_r[9]~feeder (
// Equation(s):
// \dsa_fetch|img_width_r[9]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|img_width_r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|img_width_r[9]~feeder .extended_lut = "off";
defparam \dsa_fetch|img_width_r[9]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dsa_fetch|img_width_r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N43
dffeas \dsa_fetch|img_width_r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|img_width_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|next_state.ST_SETUP~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|img_width_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|img_width_r[9] .is_wysiwyg = "true";
defparam \dsa_fetch|img_width_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \dsa_fsm|LessThan0~10 (
// Equation(s):
// \dsa_fsm|LessThan0~10_combout  = ( img_width_out[12] & ( !\dsa_fsm|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!img_width_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~10 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dsa_fsm|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \dsa_fsm|LessThan0~12 (
// Equation(s):
// \dsa_fsm|LessThan0~12_combout  = (!\dsa_fsm|Add0~33_sumout  & img_width_out[7])

	.dataa(gnd),
	.datab(!\dsa_fsm|Add0~33_sumout ),
	.datac(!img_width_out[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~12 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~12 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dsa_fsm|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \dsa_fsm|LessThan0~14 (
// Equation(s):
// \dsa_fsm|LessThan0~14_combout  = ( img_width_out[1] & ( \dsa_fsm|Add0~61_sumout  & ( (!\dsa_fsm|Add0~53_sumout  & ((!\dsa_fsm|Add0~57_sumout ) # (img_width_out[2]))) # (\dsa_fsm|Add0~53_sumout  & (img_width_out[2] & !\dsa_fsm|Add0~57_sumout )) ) ) ) # ( 
// !img_width_out[1] & ( \dsa_fsm|Add0~61_sumout  & ( (!\dsa_fsm|Add0~53_sumout  & img_width_out[2]) ) ) ) # ( img_width_out[1] & ( !\dsa_fsm|Add0~61_sumout  & ( (!\dsa_fsm|Add0~53_sumout  & (((!\dsa_fsm|Add0~57_sumout ) # (img_width_out[2])) # 
// (img_width_out[0]))) # (\dsa_fsm|Add0~53_sumout  & (img_width_out[2] & ((!\dsa_fsm|Add0~57_sumout ) # (img_width_out[0])))) ) ) ) # ( !img_width_out[1] & ( !\dsa_fsm|Add0~61_sumout  & ( (!\dsa_fsm|Add0~53_sumout  & (((img_width_out[0] & 
// !\dsa_fsm|Add0~57_sumout )) # (img_width_out[2]))) # (\dsa_fsm|Add0~53_sumout  & (img_width_out[0] & (img_width_out[2] & !\dsa_fsm|Add0~57_sumout ))) ) ) )

	.dataa(!\dsa_fsm|Add0~53_sumout ),
	.datab(!img_width_out[0]),
	.datac(!img_width_out[2]),
	.datad(!\dsa_fsm|Add0~57_sumout ),
	.datae(!img_width_out[1]),
	.dataf(!\dsa_fsm|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~14 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~14 .lut_mask = 64'h2B0AAF2B0A0AAF0A;
defparam \dsa_fsm|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \dsa_fsm|LessThan0~15 (
// Equation(s):
// \dsa_fsm|LessThan0~15_combout  = ( \dsa_fsm|Add0~49_sumout  & ( (!img_width_out[4] & (img_width_out[3] & (!\dsa_fsm|Add0~45_sumout  & \dsa_fsm|LessThan0~14_combout ))) # (img_width_out[4] & ((!\dsa_fsm|Add0~45_sumout ) # ((img_width_out[3] & 
// \dsa_fsm|LessThan0~14_combout )))) ) ) # ( !\dsa_fsm|Add0~49_sumout  & ( (!img_width_out[4] & (!\dsa_fsm|Add0~45_sumout  & ((\dsa_fsm|LessThan0~14_combout ) # (img_width_out[3])))) # (img_width_out[4] & (((!\dsa_fsm|Add0~45_sumout ) # 
// (\dsa_fsm|LessThan0~14_combout )) # (img_width_out[3]))) ) )

	.dataa(!img_width_out[4]),
	.datab(!img_width_out[3]),
	.datac(!\dsa_fsm|Add0~45_sumout ),
	.datad(!\dsa_fsm|LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~15 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~15 .lut_mask = 64'h71F571F550715071;
defparam \dsa_fsm|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \dsa_fsm|LessThan0~13 (
// Equation(s):
// \dsa_fsm|LessThan0~13_combout  = ( img_width_out[7] & ( !\dsa_fsm|Add0~33_sumout  ) ) # ( !img_width_out[7] & ( \dsa_fsm|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!img_width_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~13 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~13 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \dsa_fsm|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \dsa_fsm|LessThan0~16 (
// Equation(s):
// \dsa_fsm|LessThan0~16_combout  = ( \dsa_fsm|Add0~37_sumout  & ( !\dsa_fsm|LessThan0~13_combout  & ( (img_width_out[6] & ((!\dsa_fsm|Add0~41_sumout  & ((img_width_out[5]) # (\dsa_fsm|LessThan0~15_combout ))) # (\dsa_fsm|Add0~41_sumout  & 
// (\dsa_fsm|LessThan0~15_combout  & img_width_out[5])))) ) ) ) # ( !\dsa_fsm|Add0~37_sumout  & ( !\dsa_fsm|LessThan0~13_combout  & ( ((!\dsa_fsm|Add0~41_sumout  & ((img_width_out[5]) # (\dsa_fsm|LessThan0~15_combout ))) # (\dsa_fsm|Add0~41_sumout  & 
// (\dsa_fsm|LessThan0~15_combout  & img_width_out[5]))) # (img_width_out[6]) ) ) )

	.dataa(!img_width_out[6]),
	.datab(!\dsa_fsm|Add0~41_sumout ),
	.datac(!\dsa_fsm|LessThan0~15_combout ),
	.datad(!img_width_out[5]),
	.datae(!\dsa_fsm|Add0~37_sumout ),
	.dataf(!\dsa_fsm|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~16 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~16 .lut_mask = 64'h5DDF044500000000;
defparam \dsa_fsm|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \dsa_fsm|LessThan0~17 (
// Equation(s):
// \dsa_fsm|LessThan0~17_combout  = ( img_width_out[9] & ( \dsa_fsm|Add0~29_sumout  & ( (!\dsa_fsm|Add0~1_sumout  & (!\dsa_fsm|LessThan0~12_combout  & (!img_width_out[8] & !\dsa_fsm|LessThan0~16_combout ))) # (\dsa_fsm|Add0~1_sumout  & ((!img_width_out[8]) # 
// ((!\dsa_fsm|LessThan0~12_combout  & !\dsa_fsm|LessThan0~16_combout )))) ) ) ) # ( !img_width_out[9] & ( \dsa_fsm|Add0~29_sumout  ) ) # ( !img_width_out[9] & ( !\dsa_fsm|Add0~29_sumout  & ( (!\dsa_fsm|Add0~1_sumout  & (!\dsa_fsm|LessThan0~12_combout  & 
// (!img_width_out[8] & !\dsa_fsm|LessThan0~16_combout ))) # (\dsa_fsm|Add0~1_sumout  & ((!img_width_out[8]) # ((!\dsa_fsm|LessThan0~12_combout  & !\dsa_fsm|LessThan0~16_combout )))) ) ) )

	.dataa(!\dsa_fsm|LessThan0~12_combout ),
	.datab(!\dsa_fsm|Add0~1_sumout ),
	.datac(!img_width_out[8]),
	.datad(!\dsa_fsm|LessThan0~16_combout ),
	.datae(!img_width_out[9]),
	.dataf(!\dsa_fsm|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~17 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~17 .lut_mask = 64'hB2300000FFFFB230;
defparam \dsa_fsm|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \dsa_fsm|LessThan0~11 (
// Equation(s):
// \dsa_fsm|LessThan0~11_combout  = ( img_width_out[12] & ( !\dsa_fsm|Add0~17_sumout  ) ) # ( !img_width_out[12] & ( \dsa_fsm|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(!\dsa_fsm|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!img_width_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~11 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~11 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dsa_fsm|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \dsa_fsm|LessThan0~18 (
// Equation(s):
// \dsa_fsm|LessThan0~18_combout  = ( !\dsa_fsm|LessThan0~11_combout  & ( img_width_out[11] & ( (!\dsa_fsm|Add0~21_sumout ) # ((!img_width_out[10] & (!\dsa_fsm|Add0~25_sumout  & !\dsa_fsm|LessThan0~17_combout )) # (img_width_out[10] & 
// ((!\dsa_fsm|Add0~25_sumout ) # (!\dsa_fsm|LessThan0~17_combout )))) ) ) ) # ( !\dsa_fsm|LessThan0~11_combout  & ( !img_width_out[11] & ( (!\dsa_fsm|Add0~21_sumout  & ((!img_width_out[10] & (!\dsa_fsm|Add0~25_sumout  & !\dsa_fsm|LessThan0~17_combout )) # 
// (img_width_out[10] & ((!\dsa_fsm|Add0~25_sumout ) # (!\dsa_fsm|LessThan0~17_combout ))))) ) ) )

	.dataa(!\dsa_fsm|Add0~21_sumout ),
	.datab(!img_width_out[10]),
	.datac(!\dsa_fsm|Add0~25_sumout ),
	.datad(!\dsa_fsm|LessThan0~17_combout ),
	.datae(!\dsa_fsm|LessThan0~11_combout ),
	.dataf(!img_width_out[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~18 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~18 .lut_mask = 64'hA2200000FBBA0000;
defparam \dsa_fsm|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \dsa_fsm|LessThan0~19 (
// Equation(s):
// \dsa_fsm|LessThan0~19_combout  = ( \dsa_fsm|LessThan0~18_combout  & ( \dsa_fsm|Add0~13_sumout  & ( (!img_width_out[13] & ((!img_width_out[14]) # (\dsa_fsm|Add0~9_sumout ))) # (img_width_out[13] & (\dsa_fsm|Add0~9_sumout  & !img_width_out[14])) ) ) ) # ( 
// !\dsa_fsm|LessThan0~18_combout  & ( \dsa_fsm|Add0~13_sumout  & ( (!\dsa_fsm|Add0~9_sumout  & (!img_width_out[14] & ((!img_width_out[13]) # (!\dsa_fsm|LessThan0~10_combout )))) # (\dsa_fsm|Add0~9_sumout  & ((!img_width_out[13]) # ((!img_width_out[14]) # 
// (!\dsa_fsm|LessThan0~10_combout )))) ) ) ) # ( \dsa_fsm|LessThan0~18_combout  & ( !\dsa_fsm|Add0~13_sumout  & ( (\dsa_fsm|Add0~9_sumout  & !img_width_out[14]) ) ) ) # ( !\dsa_fsm|LessThan0~18_combout  & ( !\dsa_fsm|Add0~13_sumout  & ( 
// (!\dsa_fsm|Add0~9_sumout  & (!img_width_out[13] & (!img_width_out[14] & !\dsa_fsm|LessThan0~10_combout ))) # (\dsa_fsm|Add0~9_sumout  & ((!img_width_out[14]) # ((!img_width_out[13] & !\dsa_fsm|LessThan0~10_combout )))) ) ) )

	.dataa(!img_width_out[13]),
	.datab(!\dsa_fsm|Add0~9_sumout ),
	.datac(!img_width_out[14]),
	.datad(!\dsa_fsm|LessThan0~10_combout ),
	.datae(!\dsa_fsm|LessThan0~18_combout ),
	.dataf(!\dsa_fsm|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|LessThan0~19 .extended_lut = "off";
defparam \dsa_fsm|LessThan0~19 .lut_mask = 64'hB2303030F3B2B2B2;
defparam \dsa_fsm|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \dsa_fsm|y_reg[14]~0 (
// Equation(s):
// \dsa_fsm|y_reg[14]~0_combout  = ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|Add0~5_sumout  & ( ((!img_width_out[15]) # ((!\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o ))) # (\dsa_fsm|LessThan0~19_combout ) ) ) ) # ( !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( 
// \dsa_fsm|Add0~5_sumout  & ( (!\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o ) ) ) ) # ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( !\dsa_fsm|Add0~5_sumout  & ( (!\dsa_fsm|LessThan0~19_combout  & (((!\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o )))) # 
// (\dsa_fsm|LessThan0~19_combout  & ((!img_width_out[15]) # ((!\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o )))) ) ) ) # ( !\dsa_fsm|state.ST_NEXT_PIXEL~q  & ( !\dsa_fsm|Add0~5_sumout  & ( (!\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o ) ) ) )

	.dataa(!\dsa_fsm|LessThan0~19_combout ),
	.datab(!img_width_out[15]),
	.datac(!\dsa_fsm|state.ST_IDLE~q ),
	.datad(!\SW[1]~input_o ),
	.datae(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.dataf(!\dsa_fsm|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[14]~0 .extended_lut = "off";
defparam \dsa_fsm|y_reg[14]~0 .lut_mask = 64'h00F044F400F0DDFD;
defparam \dsa_fsm|y_reg[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \dsa_fsm|y_reg[0]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[0]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[0]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[0]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[0]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \dsa_fsm|Add1~1 (
// Equation(s):
// \dsa_fsm|Add1~1_sumout  = SUM(( \dsa_fsm|y_reg[0]~_Duplicate_3_q  ) + ( VCC ) + ( !VCC ))
// \dsa_fsm|Add1~2  = CARRY(( \dsa_fsm|y_reg[0]~_Duplicate_3_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[0]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~1_sumout ),
	.cout(\dsa_fsm|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~1 .extended_lut = "off";
defparam \dsa_fsm|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \dsa_fsm|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \dsa_fsm|y_reg[0]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[0]~SCLR_LUT_combout  = (\dsa_fsm|state.ST_NEXT_PIXEL~q  & \dsa_fsm|Add1~1_sumout )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(!\dsa_fsm|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[0]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[0]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \dsa_fsm|y_reg[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \dsa_fsm|y_reg[1]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[1]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[1]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[1]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[1]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \dsa_fsm|Add1~5 (
// Equation(s):
// \dsa_fsm|Add1~5_sumout  = SUM(( \dsa_fsm|y_reg[1]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~2  ))
// \dsa_fsm|Add1~6  = CARRY(( \dsa_fsm|y_reg[1]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[1]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~5_sumout ),
	.cout(\dsa_fsm|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~5 .extended_lut = "off";
defparam \dsa_fsm|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \dsa_fsm|y_reg[1]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[1]~SCLR_LUT_combout  = ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[1]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[1]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \dsa_fsm|y_reg[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \dsa_fsm|y_reg[2]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[2]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[2]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[2]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \dsa_fsm|Add1~9 (
// Equation(s):
// \dsa_fsm|Add1~9_sumout  = SUM(( \dsa_fsm|y_reg[2]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~6  ))
// \dsa_fsm|Add1~10  = CARRY(( \dsa_fsm|y_reg[2]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[2]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~9_sumout ),
	.cout(\dsa_fsm|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~9 .extended_lut = "off";
defparam \dsa_fsm|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \dsa_fsm|y_reg[2]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[2]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~9_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[2]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[2]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \dsa_fsm|y_reg[3]~_Duplicate_3feeder (
// Equation(s):
// \dsa_fsm|y_reg[3]~_Duplicate_3feeder_combout  = ( \dsa_fsm|y_reg[3]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|y_reg[3]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[3]~_Duplicate_3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[3]~_Duplicate_3feeder .extended_lut = "off";
defparam \dsa_fsm|y_reg[3]~_Duplicate_3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dsa_fsm|y_reg[3]~_Duplicate_3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N28
dffeas \dsa_fsm|y_reg[3]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[3]~_Duplicate_3feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[3]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[3]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[3]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \dsa_fsm|Add1~13 (
// Equation(s):
// \dsa_fsm|Add1~13_sumout  = SUM(( \dsa_fsm|y_reg[3]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~10  ))
// \dsa_fsm|Add1~14  = CARRY(( \dsa_fsm|y_reg[3]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~10  ))

	.dataa(!\dsa_fsm|y_reg[3]~_Duplicate_3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~13_sumout ),
	.cout(\dsa_fsm|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~13 .extended_lut = "off";
defparam \dsa_fsm|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \dsa_fsm|y_reg[3]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[3]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~13_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add1~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[3]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[3]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \dsa_fsm|y_reg[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \dsa_fsm|y_reg[4]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[4]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[4]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[4]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[4]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \dsa_fsm|Add1~17 (
// Equation(s):
// \dsa_fsm|Add1~17_sumout  = SUM(( \dsa_fsm|y_reg[4]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~14  ))
// \dsa_fsm|Add1~18  = CARRY(( \dsa_fsm|y_reg[4]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~14  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|y_reg[4]~_Duplicate_3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~17_sumout ),
	.cout(\dsa_fsm|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~17 .extended_lut = "off";
defparam \dsa_fsm|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \dsa_fsm|y_reg[4]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[4]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~17_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[4]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[4]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N55
dffeas \dsa_fsm|y_reg[5]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[5]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[5]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[5]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[5]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \dsa_fsm|Add1~21 (
// Equation(s):
// \dsa_fsm|Add1~21_sumout  = SUM(( \dsa_fsm|y_reg[5]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~18  ))
// \dsa_fsm|Add1~22  = CARRY(( \dsa_fsm|y_reg[5]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~18  ))

	.dataa(!\dsa_fsm|y_reg[5]~_Duplicate_3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~21_sumout ),
	.cout(\dsa_fsm|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~21 .extended_lut = "off";
defparam \dsa_fsm|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \dsa_fsm|y_reg[5]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[5]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~21_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|Add1~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[5]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[5]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \dsa_fsm|y_reg[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N52
dffeas \dsa_fsm|y_reg[6]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[6]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[6]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[6]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \dsa_fsm|Add1~25 (
// Equation(s):
// \dsa_fsm|Add1~25_sumout  = SUM(( \dsa_fsm|y_reg[6]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~22  ))
// \dsa_fsm|Add1~26  = CARRY(( \dsa_fsm|y_reg[6]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[6]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~25_sumout ),
	.cout(\dsa_fsm|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~25 .extended_lut = "off";
defparam \dsa_fsm|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \dsa_fsm|y_reg[6]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[6]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~25_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[6]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[6]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \dsa_fsm|y_reg[7]~_Duplicate_3feeder (
// Equation(s):
// \dsa_fsm|y_reg[7]~_Duplicate_3feeder_combout  = ( \dsa_fsm|y_reg[7]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|y_reg[7]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[7]~_Duplicate_3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[7]~_Duplicate_3feeder .extended_lut = "off";
defparam \dsa_fsm|y_reg[7]~_Duplicate_3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dsa_fsm|y_reg[7]~_Duplicate_3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N58
dffeas \dsa_fsm|y_reg[7]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[7]~_Duplicate_3feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[7]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[7]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[7]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \dsa_fsm|Add1~29 (
// Equation(s):
// \dsa_fsm|Add1~29_sumout  = SUM(( \dsa_fsm|y_reg[7]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~26  ))
// \dsa_fsm|Add1~30  = CARRY(( \dsa_fsm|y_reg[7]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[7]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~29_sumout ),
	.cout(\dsa_fsm|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~29 .extended_lut = "off";
defparam \dsa_fsm|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \dsa_fsm|y_reg[7]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[7]~SCLR_LUT_combout  = ( \dsa_fsm|state.ST_NEXT_PIXEL~q  & ( \dsa_fsm|Add1~29_sumout  ) )

	.dataa(!\dsa_fsm|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[7]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[7]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \dsa_fsm|y_reg[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \dsa_fsm|y_reg[8]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[8]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[8]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[8]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[8]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \dsa_fsm|Add1~33 (
// Equation(s):
// \dsa_fsm|Add1~33_sumout  = SUM(( \dsa_fsm|y_reg[8]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~30  ))
// \dsa_fsm|Add1~34  = CARRY(( \dsa_fsm|y_reg[8]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[8]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~33_sumout ),
	.cout(\dsa_fsm|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~33 .extended_lut = "off";
defparam \dsa_fsm|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \dsa_fsm|y_reg[8]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[8]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~33_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[8]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[8]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \dsa_fsm|y_reg[9]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[9]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[9]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[9]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[9]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \dsa_fsm|Add1~37 (
// Equation(s):
// \dsa_fsm|Add1~37_sumout  = SUM(( \dsa_fsm|y_reg[9]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~34  ))
// \dsa_fsm|Add1~38  = CARRY(( \dsa_fsm|y_reg[9]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~34  ))

	.dataa(!\dsa_fsm|y_reg[9]~_Duplicate_3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~37_sumout ),
	.cout(\dsa_fsm|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~37 .extended_lut = "off";
defparam \dsa_fsm|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fsm|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \dsa_fsm|y_reg[9]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[9]~SCLR_LUT_combout  = (\dsa_fsm|state.ST_NEXT_PIXEL~q  & \dsa_fsm|Add1~37_sumout )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(!\dsa_fsm|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[9]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[9]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \dsa_fsm|y_reg[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N49
dffeas \dsa_fsm|y_reg[10]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[10]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[10]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[10]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[10]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \dsa_fsm|Add1~41 (
// Equation(s):
// \dsa_fsm|Add1~41_sumout  = SUM(( \dsa_fsm|y_reg[10]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~38  ))
// \dsa_fsm|Add1~42  = CARRY(( \dsa_fsm|y_reg[10]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~38  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|y_reg[10]~_Duplicate_3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~41_sumout ),
	.cout(\dsa_fsm|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~41 .extended_lut = "off";
defparam \dsa_fsm|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \dsa_fsm|y_reg[10]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[10]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~41_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[10]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[10]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N59
dffeas \dsa_fsm|y_reg[11]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[11]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[11]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[11]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[11]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \dsa_fsm|Add1~45 (
// Equation(s):
// \dsa_fsm|Add1~45_sumout  = SUM(( \dsa_fsm|y_reg[11]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~42  ))
// \dsa_fsm|Add1~46  = CARRY(( \dsa_fsm|y_reg[11]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[11]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~45_sumout ),
	.cout(\dsa_fsm|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~45 .extended_lut = "off";
defparam \dsa_fsm|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \dsa_fsm|y_reg[11]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[11]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~45_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[11]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[11]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \dsa_fsm|y_reg[12]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[12]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[12]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[12]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[12]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \dsa_fsm|Add1~49 (
// Equation(s):
// \dsa_fsm|Add1~49_sumout  = SUM(( \dsa_fsm|y_reg[12]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~46  ))
// \dsa_fsm|Add1~50  = CARRY(( \dsa_fsm|y_reg[12]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~46  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|y_reg[12]~_Duplicate_3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~49_sumout ),
	.cout(\dsa_fsm|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~49 .extended_lut = "off";
defparam \dsa_fsm|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fsm|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \dsa_fsm|y_reg[12]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[12]~SCLR_LUT_combout  = (\dsa_fsm|state.ST_NEXT_PIXEL~q  & \dsa_fsm|Add1~49_sumout )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|Add1~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[12]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[12]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \dsa_fsm|y_reg[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N4
dffeas \dsa_fsm|y_reg[13]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[13]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[13]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[13]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[13]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \dsa_fsm|Add1~53 (
// Equation(s):
// \dsa_fsm|Add1~53_sumout  = SUM(( \dsa_fsm|y_reg[13]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~50  ))
// \dsa_fsm|Add1~54  = CARRY(( \dsa_fsm|y_reg[13]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[13]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~53_sumout ),
	.cout(\dsa_fsm|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~53 .extended_lut = "off";
defparam \dsa_fsm|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \dsa_fsm|y_reg[13]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[13]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~53_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[13]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[13]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N53
dffeas \dsa_fsm|y_reg[14]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fsm|y_reg[14]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[14]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[14]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[14]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \dsa_fsm|Add1~57 (
// Equation(s):
// \dsa_fsm|Add1~57_sumout  = SUM(( \dsa_fsm|y_reg[14]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~54  ))
// \dsa_fsm|Add1~58  = CARRY(( \dsa_fsm|y_reg[14]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[14]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~57_sumout ),
	.cout(\dsa_fsm|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~57 .extended_lut = "off";
defparam \dsa_fsm|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \dsa_fsm|y_reg[14]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[14]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~57_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[14]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[14]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N34
dffeas \dsa_fsm|y_reg[15]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fsm|y_reg[15]~SCLR_LUT_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fsm|y_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fsm|y_reg[15]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fsm|y_reg[15]~_Duplicate_3 .is_wysiwyg = "true";
defparam \dsa_fsm|y_reg[15]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \dsa_fsm|Add1~61 (
// Equation(s):
// \dsa_fsm|Add1~61_sumout  = SUM(( \dsa_fsm|y_reg[15]~_Duplicate_3_q  ) + ( GND ) + ( \dsa_fsm|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|y_reg[15]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fsm|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fsm|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|Add1~61 .extended_lut = "off";
defparam \dsa_fsm|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fsm|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \dsa_fsm|y_reg[15]~SCLR_LUT (
// Equation(s):
// \dsa_fsm|y_reg[15]~SCLR_LUT_combout  = ( \dsa_fsm|Add1~61_sumout  & ( \dsa_fsm|state.ST_NEXT_PIXEL~q  ) )

	.dataa(!\dsa_fsm|state.ST_NEXT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fsm|y_reg[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fsm|y_reg[15]~SCLR_LUT .extended_lut = "off";
defparam \dsa_fsm|y_reg[15]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \dsa_fsm|y_reg[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !\SW[5]~input_o  & ( !\SW[9]~input_o  & ( (!\SW[6]~input_o  & (!\SW[8]~input_o  & !\SW[7]~input_o )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'hA000000000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \Equal2~0_combout  & ( (!\SW[4]~input_o  & !\SW[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_2~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~9 .lut_mask = 64'h000000000000AAAA;
defparam \Div0|auto_generated|divider|divider|op_2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~5_sumout  = SUM(( !\SW[3]~input_o  ) + ( (!\SW[2]~input_o ) # (((!\Equal2~0_combout ) # (\SW[3]~input_o )) # (\SW[4]~input_o )) ) + ( \Div0|auto_generated|divider|divider|op_2~10  ))
// \Div0|auto_generated|divider|divider|op_2~6  = CARRY(( !\SW[3]~input_o  ) + ( (!\SW[2]~input_o ) # (((!\Equal2~0_combout ) # (\SW[3]~input_o )) # (\SW[4]~input_o )) ) + ( \Div0|auto_generated|divider|divider|op_2~10  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~5 .lut_mask = 64'h000000400000F0F0;
defparam \Div0|auto_generated|divider|divider|op_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [18] = (!\Equal2~0_combout ) # ((\Div0|auto_generated|divider|divider|op_2~1_sumout ) # (\SW[4]~input_o ))

	.dataa(gnd),
	.datab(!\Equal2~0_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[18] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[18] .lut_mask = 64'hCFFFCFFFCFFFCFFF;
defparam \Div0|auto_generated|divider|divider|selnose[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_10~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_2~1_sumout  & (!\SW[4]~input_o  & (\Div0|auto_generated|divider|divider|op_2~9_sumout  & \Equal2~0_combout ))) ) + ( 
// \Div0|auto_generated|divider|divider|op_10~10  ))
// \Div0|auto_generated|divider|divider|op_10~14  = CARRY(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_2~1_sumout  & (!\SW[4]~input_o  & (\Div0|auto_generated|divider|divider|op_2~9_sumout  & \Equal2~0_combout ))) ) + ( 
// \Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFF70000FF00;
defparam \Div0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( !\SW[4]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|selnose [18] & (((\Div0|auto_generated|divider|divider|op_2~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [18] & 
// ((!\SW[2]~input_o ) # ((!\Equal2~1_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))
// \Div0|auto_generated|divider|divider|op_10~6  = CARRY(( !\SW[4]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|selnose [18] & (((\Div0|auto_generated|divider|divider|op_2~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [18] & 
// ((!\SW[2]~input_o ) # ((!\Equal2~1_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\Equal2~1_combout ),
	.datac(!\Div0|auto_generated|divider|divider|selnose [18]),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000F1010000FF00;
defparam \Div0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~61_combout  = ( \Div0|auto_generated|divider|divider|op_2~1_sumout  & ( \SW[4]~input_o  ) ) # ( !\Div0|auto_generated|divider|divider|op_2~1_sumout  & ( \SW[4]~input_o  ) ) # ( 
// \Div0|auto_generated|divider|divider|op_2~1_sumout  & ( !\SW[4]~input_o  & ( ((!\Equal2~0_combout ) # (!\SW[2]~input_o )) # (\SW[3]~input_o ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_2~1_sumout  & ( !\SW[4]~input_o  & ( (!\Equal2~0_combout ) # 
// (\Div0|auto_generated|divider|divider|op_2~5_sumout ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\Equal2~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~61 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[10]~61 .lut_mask = 64'hCCFFFDFDFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~51_combout  = ( \Div0|auto_generated|divider|divider|op_2~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_2~1_sumout  & (\Equal2~0_combout  & !\SW[4]~input_o )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datab(!\Equal2~0_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~51 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~51 .lut_mask = 64'h0000000020202020;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( !\SW[7]~input_o  & ( (!\SW[9]~input_o  & (!\SW[8]~input_o  & !\SW[6]~input_o )) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\SW[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'hA0000000A0000000;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_11~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\SW[5]~input_o  & (\Div0|auto_generated|divider|divider|op_10~9_sumout  & (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & \Equal2~4_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_11~10  ))
// \Div0|auto_generated|divider|divider|op_11~14  = CARRY(( (!\SW[5]~input_o  & (\Div0|auto_generated|divider|divider|op_10~9_sumout  & (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & \Equal2~4_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\SW[5]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Equal2~4_combout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h000000FF00000020;
defparam \Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( !\SW[4]~input_o  ) + ( (!\Equal2~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[9]~51_combout )))) # (\Equal2~0_combout  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  
// & (\Div0|auto_generated|divider|divider|op_10~13_sumout )) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~51_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))
// \Div0|auto_generated|divider|divider|op_11~18  = CARRY(( !\SW[4]~input_o  ) + ( (!\Equal2~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[9]~51_combout )))) # (\Equal2~0_combout  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_10~13_sumout )) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~51_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Equal2~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[9]~51_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Equal2~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[10]~61_combout )))) # (\Equal2~0_combout  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  
// & (\Div0|auto_generated|divider|divider|op_10~5_sumout )) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[10]~61_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))
// \Div0|auto_generated|divider|divider|op_11~6  = CARRY(( !\SW[5]~input_o  ) + ( (!\Equal2~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[10]~61_combout )))) # (\Equal2~0_combout  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_10~5_sumout )) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[10]~61_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Equal2~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[10]~61_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[54] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [54] = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Equal2~4_combout  ) )

	.dataa(gnd),
	.datab(!\Equal2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [54]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[54] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[54] .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|selnose[54] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~60_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Equal2~0_combout  & \Div0|auto_generated|divider|divider|op_10~5_sumout ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~60 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~60 .lut_mask = 64'h0055005500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~62_combout  = ( \Div0|auto_generated|divider|divider|StageOut[10]~61_combout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  ) ) # ( \Div0|auto_generated|divider|divider|StageOut[10]~61_combout  
// & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( !\Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~0_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[10]~61_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~62 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~62 .lut_mask = 64'h0000F0F00000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[19]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[19]~52_combout  = ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[9]~51_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// (!\Equal2~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[9]~51_combout )) # (\Equal2~0_combout  & ((\Div0|auto_generated|divider|divider|op_10~13_sumout ))) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[9]~51_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[19]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[19]~52 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[19]~52 .lut_mask = 64'h0A5F0A5F0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[19]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~43_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Equal2~0_combout  & \Div0|auto_generated|divider|divider|op_10~9_sumout ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~43 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~43 .lut_mask = 64'h0505050500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( !\SW[7]~input_o  & ( (!\SW[8]~input_o  & !\SW[9]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'hC0C00000C0C00000;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_12~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_11~9_sumout  & (!\SW[6]~input_o  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Equal2~3_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_12~10  ))
// \Div0|auto_generated|divider|divider|op_12~14  = CARRY(( (\Div0|auto_generated|divider|divider|op_11~9_sumout  & (!\SW[6]~input_o  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Equal2~3_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datab(!\SW[6]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Equal2~3_combout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF00000040;
defparam \Div0|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\Equal2~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~43_combout )))) # (\Equal2~4_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_11~13_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ))))) ) + ( !\SW[4]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_12~14  ))
// \Div0|auto_generated|divider|divider|op_12~18  = CARRY(( (!\Equal2~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~43_combout )))) # (\Equal2~4_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_11~13_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ))))) ) + ( !\SW[4]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF000004BF;
defparam \Div0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~21_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Equal2~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~52_combout )))) # (\Equal2~4_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout 
//  & (\Div0|auto_generated|divider|divider|op_11~17_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[19]~52_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_12~18  ))
// \Div0|auto_generated|divider|divider|op_12~22  = CARRY(( !\SW[5]~input_o  ) + ( (!\Equal2~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~52_combout )))) # (\Equal2~4_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_11~17_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[19]~52_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[19]~52_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [54] & (\Div0|auto_generated|divider|divider|op_11~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [54] & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~60_combout )))) ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_12~22  ))
// \Div0|auto_generated|divider|divider|op_12~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [54] & (\Div0|auto_generated|divider|divider|op_11~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [54] & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~60_combout )))) ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|selnose [54]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~60_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h000000FF00004777;
defparam \Div0|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~59_combout  = ( \Div0|auto_generated|divider|divider|op_12~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Equal2~3_combout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Equal2~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~59 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~59 .lut_mask = 64'h0000000022222222;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~63_combout  = ( \Div0|auto_generated|divider|divider|op_11~5_sumout  & ( (((\Equal2~4_combout  & !\Div0|auto_generated|divider|divider|op_11~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[20]~62_combout )) # (\Div0|auto_generated|divider|divider|StageOut[20]~60_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~5_sumout  & ( (!\Equal2~4_combout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~60_combout )))) # (\Equal2~4_combout  & (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~60_combout )))) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~60_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~63 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~63 .lut_mask = 64'h0BBB0BBB4FFF4FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[29]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[29]~53_combout  = ( \Div0|auto_generated|divider|divider|StageOut[19]~52_combout  & ( (!\Equal2~4_combout ) # ((\Div0|auto_generated|divider|divider|op_11~17_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_11~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[19]~52_combout  & ( (\Equal2~4_combout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_11~17_sumout )) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[29]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[29]~53 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[29]~53 .lut_mask = 64'h04040404BFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[29]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~44_combout  = ( \Div0|auto_generated|divider|divider|op_11~13_sumout  & ( ((\Equal2~4_combout  & !\Div0|auto_generated|divider|divider|op_11~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~13_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[18]~43_combout  & ((!\Equal2~4_combout ) # 
// (\Div0|auto_generated|divider|divider|op_11~1_sumout ))) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~44 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~35_combout  = ( \Div0|auto_generated|divider|divider|op_11~9_sumout  & ( (\Equal2~4_combout  & !\Div0|auto_generated|divider|divider|op_11~1_sumout ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~35 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~35 .lut_mask = 64'h0000000044444444;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( !\SW[8]~input_o  & ( !\SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_13~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_12~9_sumout  & (!\SW[7]~input_o  & (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Equal2~2_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~10  ))
// \Div0|auto_generated|divider|divider|op_13~14  = CARRY(( (\Div0|auto_generated|divider|divider|op_12~9_sumout  & (!\SW[7]~input_o  & (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Equal2~2_combout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00000040;
defparam \Div0|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_12~13_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ))))) ) + ( !\SW[4]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~14  ))
// \Div0|auto_generated|divider|divider|op_13~18  = CARRY(( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_12~13_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ))))) ) + ( !\SW[4]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF000004BF;
defparam \Div0|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~44_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_12~17_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ))))) ) + ( !\SW[5]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~18  ))
// \Div0|auto_generated|divider|divider|op_13~22  = CARRY(( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~44_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_12~17_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ))))) ) + ( !\SW[5]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h000000FF000004BF;
defparam \Div0|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~25_sumout  = SUM(( !\SW[6]~input_o  ) + ( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout 
//  & ((\Div0|auto_generated|divider|divider|op_12~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_13~22  ))
// \Div0|auto_generated|divider|divider|op_13~26  = CARRY(( !\SW[6]~input_o  ) + ( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_12~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[29]~53_combout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~5_sumout  = SUM(( !\SW[7]~input_o  ) + ( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[30]~63_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  
// & ((\Div0|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[30]~63_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_13~26  ))
// \Div0|auto_generated|divider|divider|op_13~6  = CARRY(( !\SW[7]~input_o  ) + ( (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[30]~63_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[30]~63_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~63_combout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~5 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[90] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [90] = (!\Equal2~2_combout ) # (\Div0|auto_generated|divider|divider|op_13~1_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Equal2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[90] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[90] .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \Div0|auto_generated|divider|divider|selnose[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~64_combout  = (\Div0|auto_generated|divider|divider|StageOut[30]~63_combout  & ((!\Equal2~3_combout ) # (\Div0|auto_generated|divider|divider|op_12~1_sumout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Equal2~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~64 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~64 .lut_mask = 64'h0D0D0D0D0D0D0D0D;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[39]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[39]~54_combout  = (!\Equal2~3_combout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))) # (\Equal2~3_combout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_12~21_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[29]~53_combout )))))

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[29]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[39]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[39]~54 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[39]~54 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \Div0|auto_generated|divider|divider|StageOut[39]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[38]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[38]~45_combout  = ( \Div0|auto_generated|divider|divider|op_12~17_sumout  & ( ((\Equal2~3_combout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~17_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[28]~44_combout  & ((!\Equal2~3_combout ) # 
// (\Div0|auto_generated|divider|divider|op_12~1_sumout ))) ) )

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[38]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[38]~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~45 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \Div0|auto_generated|divider|divider|StageOut[38]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~36_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\Equal2~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ))) # (\Equal2~3_combout  & 
// (\Div0|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Equal2~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~36 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~36 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~27_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Equal2~3_combout  & \Div0|auto_generated|divider|divider|op_12~9_sumout ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Equal2~3_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~27 .lut_mask = 64'h0022002200220022;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_14~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_13~9_sumout  & (!\SW[8]~input_o  & (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_13~1_sumout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_14~10  ))
// \Div0|auto_generated|divider|divider|op_14~14  = CARRY(( (\Div0|auto_generated|divider|divider|op_13~9_sumout  & (!\SW[8]~input_o  & (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_13~1_sumout ))) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF00004000;
defparam \Div0|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~17_sumout  = SUM(( !\SW[4]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[36]~27_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout 
//  & (\Div0|auto_generated|divider|divider|op_13~13_sumout )) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~27_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_14~14  ))
// \Div0|auto_generated|divider|divider|op_14~18  = CARRY(( !\SW[4]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[36]~27_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_13~13_sumout )) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~27_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[36]~27_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~21_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~36_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout 
//  & (\Div0|auto_generated|divider|divider|op_13~17_sumout )) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[37]~36_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))
// \Div0|auto_generated|divider|divider|op_14~22  = CARRY(( !\SW[5]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~36_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_13~17_sumout )) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[37]~36_combout ))))) ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[37]~36_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~25_sumout  = SUM(( !\SW[6]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~45_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout 
//  & ((\Div0|auto_generated|divider|divider|op_13~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[38]~45_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))
// \Div0|auto_generated|divider|divider|op_14~26  = CARRY(( !\SW[6]~input_o  ) + ( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~45_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_13~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[38]~45_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[38]~45_combout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~29_sumout  = SUM(( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~54_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_13~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~54_combout )))) ) + ( !\SW[7]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_14~26  ))
// \Div0|auto_generated|divider|divider|op_14~30  = CARRY(( (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~54_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_13~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~54_combout )))) ) + ( !\SW[7]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[39]~54_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h000000FF00000B4F;
defparam \Div0|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [90] & (((\Div0|auto_generated|divider|divider|op_13~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [90] & 
// (((\Div0|auto_generated|divider|divider|StageOut[40]~64_combout )) # (\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ))) ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_14~30  ))
// \Div0|auto_generated|divider|divider|op_14~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [90] & (((\Div0|auto_generated|divider|divider|op_13~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [90] & 
// (((\Div0|auto_generated|divider|divider|StageOut[40]~64_combout )) # (\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ))) ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ),
	.datab(!\Div0|auto_generated|divider|divider|selnose [90]),
	.datac(!\Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[40]~64_combout ),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~65_combout  = ( \Div0|auto_generated|divider|divider|op_13~5_sumout  & ( (((\Equal2~2_combout  & !\Div0|auto_generated|divider|divider|op_13~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[40]~64_combout )) # (\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~5_sumout  & ( (!\Equal2~2_combout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[40]~64_combout ) # (\Div0|auto_generated|divider|divider|StageOut[40]~59_combout )))) # (\Equal2~2_combout  & (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[40]~64_combout ) # (\Div0|auto_generated|divider|divider|StageOut[40]~59_combout )))) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[40]~59_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[40]~64_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~65 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~65 .lut_mask = 64'h0BBB0BBB4FFF4FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~55_combout  = (!\Equal2~2_combout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~54_combout )))) # (\Equal2~2_combout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_13~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~54_combout ))))

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[39]~54_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~55 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~55 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~46_combout  = ( \Div0|auto_generated|divider|divider|op_13~21_sumout  & ( ((\Equal2~2_combout  & !\Div0|auto_generated|divider|divider|op_13~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[38]~45_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~21_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[38]~45_combout  & ((!\Equal2~2_combout ) # 
// (\Div0|auto_generated|divider|divider|op_13~1_sumout ))) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[38]~45_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~46 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~46 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[47]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~37_combout  = ( \Div0|auto_generated|divider|divider|StageOut[37]~36_combout  & ( (!\Equal2~2_combout ) # ((\Div0|auto_generated|divider|divider|op_13~17_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_13~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[37]~36_combout  & ( (\Equal2~2_combout  & (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_13~17_sumout )) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[37]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~37 .lut_mask = 64'h04040404BFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[47]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[46]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~28_combout  = ( \Div0|auto_generated|divider|divider|StageOut[36]~27_combout  & ( (!\Equal2~2_combout ) # ((\Div0|auto_generated|divider|divider|op_13~13_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_13~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[36]~27_combout  & ( (\Equal2~2_combout  & (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_13~13_sumout )) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[36]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~28 .lut_mask = 64'h04040404BFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[46]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~20_combout  = ( \Div0|auto_generated|divider|divider|op_13~9_sumout  & ( (\Equal2~2_combout  & !\Div0|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .lut_mask = 64'h0000000044444444;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_15~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h000000000000CCCC;
defparam \Div0|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~13_sumout  = SUM(( (!\SW[9]~input_o  & (\Div0|auto_generated|divider|divider|op_14~9_sumout  & !\Div0|auto_generated|divider|divider|op_14~1_sumout )) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_15~10  ))
// \Div0|auto_generated|divider|divider|op_15~14  = CARRY(( (!\SW[9]~input_o  & (\Div0|auto_generated|divider|divider|op_14~9_sumout  & !\Div0|auto_generated|divider|divider|op_14~1_sumout )) ) + ( !\SW[3]~input_o  ) + ( 
// \Div0|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~13 .lut_mask = 64'h000000FF00000A00;
defparam \Div0|auto_generated|divider|divider|op_15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~17_sumout  = SUM(( !\SW[4]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[45]~20_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[45]~20_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~14  ))
// \Div0|auto_generated|divider|divider|op_15~18  = CARRY(( !\SW[4]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[45]~20_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[45]~20_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~14  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~17 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~21_sumout  = SUM(( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[46]~28_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[46]~28_combout )))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_15~18  ))
// \Div0|auto_generated|divider|divider|op_15~22  = CARRY(( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[46]~28_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[46]~28_combout )))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_15~18  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[46]~28_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~25_sumout  = SUM(( !\SW[6]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[47]~37_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[47]~37_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~22  ))
// \Div0|auto_generated|divider|divider|op_15~26  = CARRY(( !\SW[6]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[47]~37_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[47]~37_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~22  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~37_combout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~29_sumout  = SUM(( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_15~26  ))
// \Div0|auto_generated|divider|divider|op_15~30  = CARRY(( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~46_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~29 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~33_sumout  = SUM(( !\SW[8]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[49]~55_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[49]~55_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~30  ))
// \Div0|auto_generated|divider|divider|op_15~34  = CARRY(( !\SW[8]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[49]~55_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[49]~55_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~30  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~55_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~33 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~5_sumout  = SUM(( !\SW[9]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[50]~65_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[50]~65_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~34  ))
// \Div0|auto_generated|divider|divider|op_15~6  = CARRY(( !\SW[9]~input_o  ) + ( (!\SW[9]~input_o  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[50]~65_combout )))) # (\SW[9]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[50]~65_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_15~34  ))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~5 .lut_mask = 64'h0000F8700000AAAA;
defparam \Div0|auto_generated|divider|divider|op_15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~58_combout  = ( \Div0|auto_generated|divider|divider|op_14~5_sumout  & ( (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~58 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~58 .lut_mask = 64'h0000000088888888;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~66_combout  = ( \SW[9]~input_o  & ( \Div0|auto_generated|divider|divider|StageOut[50]~65_combout  ) ) # ( !\SW[9]~input_o  & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// \Div0|auto_generated|divider|divider|StageOut[50]~65_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~66 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~66 .lut_mask = 64'h030303030F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~50_combout  = ( \Div0|auto_generated|divider|divider|op_14~29_sumout  & ( (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~50 .lut_mask = 64'h0000000088888888;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~56_combout  = ( \Div0|auto_generated|divider|divider|StageOut[49]~55_combout  & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout ) # (\SW[9]~input_o ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[49]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~56 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~56 .lut_mask = 64'h0000000077777777;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[108] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [108] = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  & ( !\SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [108]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[108] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[108] .lut_mask = 64'hAAAAAAAA00000000;
defparam \Div0|auto_generated|divider|divider|selnose[108] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~47_combout  = ( \Div0|auto_generated|divider|divider|op_15~29_sumout  & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout ) # ((!\Div0|auto_generated|divider|divider|selnose [108] & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )) # (\Div0|auto_generated|divider|divider|selnose [108] & ((\Div0|auto_generated|divider|divider|op_14~25_sumout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~29_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((!\Div0|auto_generated|divider|divider|selnose [108] & (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )) # (\Div0|auto_generated|divider|divider|selnose [108] & 
// ((\Div0|auto_generated|divider|divider|op_14~25_sumout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[48]~46_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~47 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~47 .lut_mask = 64'h02070207F2F7F2F7;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~34_combout  = ( \Div0|auto_generated|divider|divider|op_14~21_sumout  & ( (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~34 .lut_mask = 64'h0000000088888888;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~38_combout  = (\Div0|auto_generated|divider|divider|StageOut[47]~37_combout  & ((\Div0|auto_generated|divider|divider|op_14~1_sumout ) # (\SW[9]~input_o )))

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[47]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~38 .lut_mask = 64'h0077007700770077;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  = ( \Div0|auto_generated|divider|divider|StageOut[46]~28_combout  & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~21_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((!\Div0|auto_generated|divider|divider|selnose [108]) # (\Div0|auto_generated|divider|divider|op_14~17_sumout )))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[46]~28_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~21_sumout )) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~17_sumout  & 
// \Div0|auto_generated|divider|divider|selnose [108])))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[46]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .lut_mask = 64'h2227222777277727;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~19_combout  = ( \Div0|auto_generated|divider|divider|op_14~13_sumout  & ( (!\SW[9]~input_o  & !\Div0|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~19 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~21_combout  = ( \Div0|auto_generated|divider|divider|StageOut[45]~20_combout  & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout ) # (\SW[9]~input_o ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~21 .lut_mask = 64'h0000000077777777;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~13_combout  = ( \Div0|auto_generated|divider|divider|op_15~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_14~9_sumout  & \Div0|auto_generated|divider|divider|selnose [108]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|op_15~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~13 .lut_mask = 64'h0F0F0F0F00330033;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_16~10  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_15~9_sumout  & !\Div0|auto_generated|divider|divider|op_15~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_16~10  ))
// \Div0|auto_generated|divider|divider|op_16~14  = CARRY(( (\Div0|auto_generated|divider|divider|op_15~9_sumout  & !\Div0|auto_generated|divider|divider|op_15~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h0000333300005050;
defparam \Div0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~17_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[64]~13_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~14  ))
// \Div0|auto_generated|divider|divider|op_16~18  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[64]~13_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[64]~13_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|op_15~17_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[55]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_16~18  ))
// \Div0|auto_generated|divider|divider|op_16~22  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|op_15~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[55]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_16~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[55]~21_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000CAC00000FF00;
defparam \Div0|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~22  ))
// \Div0|auto_generated|divider|divider|op_16~26  = CARRY(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~29_sumout  = SUM(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~25_sumout )) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  
// & (((\Div0|auto_generated|divider|divider|StageOut[57]~38_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~34_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_16~26  ))
// \Div0|auto_generated|divider|divider|op_16~30  = CARRY(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~25_sumout )) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[57]~38_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~34_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[57]~34_combout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h0000B8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~33_sumout  = SUM(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[68]~47_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~30  ))
// \Div0|auto_generated|divider|divider|op_16~34  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[68]~47_combout  ) + ( \Div0|auto_generated|divider|divider|op_16~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[68]~47_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~33 .lut_mask = 64'h0000F0F00000FF00;
defparam \Div0|auto_generated|divider|divider|op_16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|op_15~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[59]~56_combout )) # (\Div0|auto_generated|divider|divider|StageOut[59]~50_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_16~34  ))
// \Div0|auto_generated|divider|divider|op_16~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\Div0|auto_generated|divider|divider|op_15~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[59]~56_combout )) # (\Div0|auto_generated|divider|divider|StageOut[59]~50_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_16~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[59]~50_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[59]~56_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~37 .lut_mask = 64'h000000FF0000353F;
defparam \Div0|auto_generated|divider|divider|op_16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~5_sumout )) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[60]~66_combout ) # (\Div0|auto_generated|divider|divider|StageOut[60]~58_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_16~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[60]~66_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_16~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~33_combout  = ( \Div0|auto_generated|divider|divider|op_16~29_sumout  & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~33 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~49_combout  = ( \Div0|auto_generated|divider|divider|op_15~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~49 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[69]~49 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~57_combout  = ( \Div0|auto_generated|divider|divider|StageOut[59]~50_combout  & ( \Div0|auto_generated|divider|divider|op_15~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[59]~50_combout  
// & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[59]~56_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[59]~56_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[59]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~57 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[69]~57 .lut_mask = 64'h0033003333333333;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~93_combout  = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|op_15~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~93 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~93 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~94_combout  = ( \Div0|auto_generated|divider|divider|op_15~1_sumout  & ( (!\Div0|auto_generated|divider|divider|selnose [108] & (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout )) # 
// (\Div0|auto_generated|divider|divider|selnose [108] & ((\Div0|auto_generated|divider|divider|op_14~25_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~46_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~94 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~94 .lut_mask = 64'h000000000A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~39_combout  = ( \Div0|auto_generated|divider|divider|StageOut[57]~38_combout  & ( (\Div0|auto_generated|divider|divider|op_15~25_sumout ) # (\Div0|auto_generated|divider|divider|op_15~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[57]~38_combout  & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[57]~34_combout )) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[57]~34_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~39 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~39 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~91_combout  = ( \Div0|auto_generated|divider|divider|op_15~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~91 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~91 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~92_combout  = ( \Div0|auto_generated|divider|divider|StageOut[46]~28_combout  & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((!\Div0|auto_generated|divider|divider|selnose [108]) # 
// (\Div0|auto_generated|divider|divider|op_14~17_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[46]~28_combout  & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_14~17_sumout  & 
// \Div0|auto_generated|divider|divider|selnose [108])) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[46]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~92 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~92 .lut_mask = 64'h0101010151515151;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[75]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[75]~18_combout  = ( \Div0|auto_generated|divider|divider|op_16~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[75]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[75]~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[75]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[65]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[65]~22_combout  = ( \Div0|auto_generated|divider|divider|op_15~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[55]~21_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~17_sumout  & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[55]~21_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[55]~21_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[55]~19_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[65]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[65]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[65]~22 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[65]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~83_combout  = (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & \Div0|auto_generated|divider|divider|op_15~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~83 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~83 .lut_mask = 64'h00F000F000F000F0;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~84_combout  = ( \Div0|auto_generated|divider|divider|op_15~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_14~9_sumout  & \Div0|auto_generated|divider|divider|selnose [108]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~84 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~84 .lut_mask = 64'h0000000000330033;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[73]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~6_combout  = ( \Div0|auto_generated|divider|divider|op_16~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[73]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[63]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[63]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|op_15~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[63]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[63]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~7 .lut_mask = 64'h5555555500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[63]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_17~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~37 .lut_mask = 64'h000000000000CCCC;
defparam \Div0|auto_generated|divider|divider|op_17~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_17~38  ))
// \Div0|auto_generated|divider|divider|op_17~10  = CARRY(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_17~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FF550000F0F0;
defparam \Div0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( !\SW[4]~input_o  ) + ( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[63]~7_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ) ) + ( \Div0|auto_generated|divider|divider|op_17~10  ))
// \Div0|auto_generated|divider|divider|op_17~14  = CARRY(( !\SW[4]~input_o  ) + ( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[63]~7_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ) ) + ( \Div0|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[63]~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000F0A00000FF00;
defparam \Div0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (\Div0|auto_generated|divider|divider|op_16~17_sumout )) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  
// & (((\Div0|auto_generated|divider|divider|StageOut[64]~84_combout ) # (\Div0|auto_generated|divider|divider|StageOut[64]~83_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_17~14  ))
// \Div0|auto_generated|divider|divider|op_17~18  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (\Div0|auto_generated|divider|divider|op_16~17_sumout )) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[64]~84_combout ) # (\Div0|auto_generated|divider|divider|StageOut[64]~83_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_17~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[64]~83_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[64]~84_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000D8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~21_sumout  = SUM(( !\SW[6]~input_o  ) + ( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[65]~22_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ) ) + ( \Div0|auto_generated|divider|divider|op_17~18  ))
// \Div0|auto_generated|divider|divider|op_17~22  = CARRY(( !\SW[6]~input_o  ) + ( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[65]~22_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ) ) + ( \Div0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[65]~22_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000F0A00000FF00;
defparam \Div0|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[66]~92_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~91_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_17~22  ))
// \Div0|auto_generated|divider|divider|op_17~26  = CARRY(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[66]~92_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~91_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_17~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[66]~91_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[66]~92_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000E4A00000FF00;
defparam \Div0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[67]~39_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ) ) + ( 
// !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_17~26  ))
// \Div0|auto_generated|divider|divider|op_17~30  = CARRY(( ((\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[67]~39_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ) ) + ( 
// !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[67]~39_combout ),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h000000FF00000F5F;
defparam \Div0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~33_sumout  = SUM(( !\SW[9]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~33_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[68]~94_combout )) # (\Div0|auto_generated|divider|divider|StageOut[68]~93_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_17~30  ))
// \Div0|auto_generated|divider|divider|op_17~34  = CARRY(( !\SW[9]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[68]~94_combout )) # (\Div0|auto_generated|divider|divider|StageOut[68]~93_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_17~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[68]~93_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[68]~94_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h0000E4A00000FF00;
defparam \Div0|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~37_sumout )))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[69]~57_combout )) # (\Div0|auto_generated|divider|divider|StageOut[69]~49_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_17~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[69]~49_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_16~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[69]~57_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_17~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~40_combout  = ( \Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[67]~39_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[67]~39_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~40 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~40 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~30_combout  = ( \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~1_sumout ) # (\Div0|auto_generated|divider|divider|op_16~25_sumout )))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[66]~29_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~25_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_16~25_sumout  & 
// !\Div0|auto_generated|divider|divider|op_16~1_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~30 .lut_mask = 64'h2722272227772777;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[75]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[75]~23_combout  = ( \Div0|auto_generated|divider|divider|StageOut[65]~22_combout  & ( \Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[65]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[75]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[75]~23 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[75]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~14_combout  = ( \Div0|auto_generated|divider|divider|op_17~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_16~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[64]~13_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \Div0|auto_generated|divider|divider|op_17~17_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[64]~13_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~14 .lut_mask = 64'h0F0F0F0F11DD11DD;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[73]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~8_combout  = ( \Div0|auto_generated|divider|divider|StageOut[63]~7_combout  & ( \Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[63]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~8 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[73]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~1_combout  = ( \Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_16~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_17~9_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~1 .lut_mask = 64'h0A0A0A0A5F0A5F0A;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_3~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|op_17~37_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~38  ))
// \Div0|auto_generated|divider|divider|op_3~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|op_17~37_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h00000F0F000000AA;
defparam \Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[82]~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~34  ))
// \Div0|auto_generated|divider|divider|op_3~10  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[82]~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FF000000FF00;
defparam \Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~13_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[73]~6_combout )))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))
// \Div0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~13_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[73]~6_combout )))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF00004777;
defparam \Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[84]~14_combout  ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))
// \Div0|auto_generated|divider|divider|op_3~18  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[84]~14_combout  ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[84]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_17~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[75]~23_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~18  ))
// \Div0|auto_generated|divider|divider|op_3~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_17~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[75]~23_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[86]~30_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))
// \Div0|auto_generated|divider|divider|op_3~26  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[86]~30_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[86]~30_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( !\SW[9]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_17~29_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[77]~40_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))
// \Div0|auto_generated|divider|divider|op_3~30  = CARRY(( !\SW[9]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\Div0|auto_generated|divider|divider|op_17~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[77]~40_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[77]~40_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000E2C00000FF00;
defparam \Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~32_combout  = ( \Div0|auto_generated|divider|divider|op_17~29_sumout  & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~32 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[78]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~42_combout  = ( \Div0|auto_generated|divider|divider|op_16~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~42 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~42 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[78]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[78]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~48_combout  = (\Div0|auto_generated|divider|divider|op_16~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[68]~47_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[68]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~48 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~48 .lut_mask = 64'h0303030303030303;
defparam \Div0|auto_generated|divider|divider|StageOut[78]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~33_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[78]~48_combout ) # (\Div0|auto_generated|divider|divider|StageOut[78]~42_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[78]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[78]~48_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~41_combout  = ( \Div0|auto_generated|divider|divider|StageOut[77]~40_combout  & ( \Div0|auto_generated|divider|divider|op_17~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[77]~40_combout  
// & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[77]~33_combout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[77]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[77]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~41 .lut_mask = 64'h0505050555555555;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~89_combout  = ( \Div0|auto_generated|divider|divider|op_17~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~89 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~89 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~90_combout  = ( \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~25_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_16~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[66]~29_combout  & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout  & (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_16~25_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~90 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~90 .lut_mask = 64'h0050005005550555;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~24_combout  = ( \Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~21_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[75]~18_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~21_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # (\Div0|auto_generated|divider|divider|op_17~21_sumout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_17~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~21_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_3~21_sumout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_17~21_sumout ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~24 .lut_mask = 64'h00331313CCFFDFDF;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~85_combout  = (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|op_17~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~85 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~85 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~86_combout  = ( \Div0|auto_generated|divider|divider|op_17~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_16~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[64]~13_combout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[64]~13_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~86 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~86 .lut_mask = 64'h000000001D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  = ( \Div0|auto_generated|divider|divider|StageOut[73]~6_combout  & ( \Div0|auto_generated|divider|divider|op_3~13_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout )) # (\Div0|auto_generated|divider|divider|op_17~13_sumout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[73]~6_combout  & ( \Div0|auto_generated|divider|divider|op_3~13_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~13_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[73]~8_combout )))) ) ) ) # ( \Div0|auto_generated|divider|divider|StageOut[73]~6_combout  & ( !\Div0|auto_generated|divider|divider|op_3~13_sumout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_17~1_sumout ) # (\Div0|auto_generated|divider|divider|op_17~13_sumout ))) ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[73]~6_combout  & ( !\Div0|auto_generated|divider|divider|op_3~13_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~13_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ))))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .lut_mask = 64'h0053005FFF53FF5F;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~69_combout  = ( \Div0|auto_generated|divider|divider|op_17~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~69 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~69 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~70_combout  = ( \Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout  & !\Div0|auto_generated|divider|divider|op_16~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~70 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~70 .lut_mask = 64'h0000000050505050;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~74_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~33_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((!\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|op_17~37_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~74 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~74 .lut_mask = 64'h4474447444744474;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_4~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_3~37_sumout  & !\Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~38  ))
// \Div0|auto_generated|divider|divider|op_4~34  = CARRY(( (\Div0|auto_generated|divider|divider|op_3~37_sumout  & !\Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~38  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h000000FF00003030;
defparam \Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[91]~74_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))
// \Div0|auto_generated|divider|divider|op_4~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[91]~74_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~9_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[82]~70_combout ) # (\Div0|auto_generated|divider|divider|StageOut[82]~69_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~9_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[82]~70_combout ) # (\Div0|auto_generated|divider|divider|StageOut[82]~69_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[82]~70_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000B8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  
// & (((\Div0|auto_generated|divider|divider|StageOut[84]~86_combout )) # (\Div0|auto_generated|divider|divider|StageOut[84]~85_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[84]~86_combout )) # (\Div0|auto_generated|divider|divider|StageOut[84]~85_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[84]~85_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[84]~86_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000E2C00000FF00;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[95]~24_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))
// \Div0|auto_generated|divider|divider|op_4~22  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[95]~24_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[95]~24_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[86]~90_combout )) # (\Div0|auto_generated|divider|divider|StageOut[86]~89_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))
// \Div0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[86]~90_combout )) # (\Div0|auto_generated|divider|divider|StageOut[86]~89_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[86]~89_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[86]~90_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~29_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[87]~41_combout ) # (\Div0|auto_generated|divider|divider|StageOut[87]~32_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[87]~32_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[87]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h000000000000535F;
defparam \Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~71_combout  = ( \Div0|auto_generated|divider|divider|op_4~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~71 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~71 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[96]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~26_combout  = (\Div0|auto_generated|divider|divider|op_3~25_sumout  & !\Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~26 .lut_mask = 64'h3300330033003300;
defparam \Div0|auto_generated|divider|divider|StageOut[96]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[96]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~31_combout  = ( \Div0|auto_generated|divider|divider|StageOut[86]~30_combout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[86]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[96]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~87_combout  = ( \Div0|auto_generated|divider|divider|op_3~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~87 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~87 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~88_combout  = ( \Div0|auto_generated|divider|divider|StageOut[75]~18_combout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~21_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[75]~18_combout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_17~21_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[75]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~88 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~88 .lut_mask = 64'h0213021313131313;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~15_combout  = ( \Div0|auto_generated|divider|divider|op_3~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[84]~14_combout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~17_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[84]~14_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[84]~14_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~15 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~79_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~13_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~79 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~79 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~80_combout  = ( \Div0|auto_generated|divider|divider|StageOut[73]~8_combout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~13_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_17~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[73]~8_combout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_17~13_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[73]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[73]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~80 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~80 .lut_mask = 64'h0027002700770077;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~2_combout  = ( \Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~9_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[82]~1_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~2 .lut_mask = 64'h03050305F3F5F3F5;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~98_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~33_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~98 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~98 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~99_combout  = (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~37_sumout  & !\Div0|auto_generated|divider|divider|op_17~1_sumout ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~99 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~99 .lut_mask = 64'h0300030003000300;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~100_combout  = ( \Div0|auto_generated|divider|divider|op_4~33_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_3~37_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~33_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_3~37_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~100 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~100 .lut_mask = 64'h00440044AAEEAAEE;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_5~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~37_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))
// \Div0|auto_generated|divider|divider|op_5~34  = CARRY(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~37_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000F5F50000FF00;
defparam \Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[100]~100_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))
// \Div0|auto_generated|divider|divider|op_5~30  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[100]~100_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[100]~100_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000F0F00000FF00;
defparam \Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~29_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[91]~99_combout ) # (\Div0|auto_generated|divider|divider|StageOut[91]~98_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))
// \Div0|auto_generated|divider|divider|op_5~26  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~29_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[91]~99_combout ) # (\Div0|auto_generated|divider|divider|StageOut[91]~98_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[91]~98_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[91]~99_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000D8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[102]~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[102]~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[102]~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~13_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[93]~80_combout ) # (\Div0|auto_generated|divider|divider|StageOut[93]~79_combout )))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~13_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[93]~80_combout ) # (\Div0|auto_generated|divider|divider|StageOut[93]~79_combout )))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[93]~79_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[93]~80_combout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF00002777;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[104]~15_combout  ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[104]~15_combout  ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[95]~88_combout )) # (\Div0|auto_generated|divider|divider|StageOut[95]~87_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[95]~88_combout )) # (\Div0|auto_generated|divider|divider|StageOut[95]~87_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[95]~87_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[95]~88_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[96]~31_combout )) # (\Div0|auto_generated|divider|divider|StageOut[96]~26_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[96]~26_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[96]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~72_combout  = ( \Div0|auto_generated|divider|divider|op_3~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[82]~1_combout  & (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[82]~1_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~72 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~72 .lut_mask = 64'h0005000500F500F5;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~75_combout  = ( \Div0|auto_generated|divider|divider|op_5~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_4~29_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[91]~74_combout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~25_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~29_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~75 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~75 .lut_mask = 64'h02130213CEDFCEDF;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~105 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~105_combout  = ( \Div0|auto_generated|divider|divider|op_4~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~105 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~105 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~106 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~106_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~106 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~106 .lut_mask = 64'h00000C0C00000C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[109]~108 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[109]~108_combout  = ( \Div0|auto_generated|divider|divider|op_5~33_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_4~37_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~33_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_4~37_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[109]~108 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[109]~108 .lut_mask = 64'h00220022CCEECCEE;
defparam \Div0|auto_generated|divider|divider|StageOut[109]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_6~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_5~37_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~38  ))
// \Div0|auto_generated|divider|divider|op_6~34  = CARRY(( (\Div0|auto_generated|divider|divider|op_5~37_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h000000FF00005050;
defparam \Div0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[109]~108_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~34  ))
// \Div0|auto_generated|divider|divider|op_6~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[109]~108_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[100]~106_combout )) # (\Div0|auto_generated|divider|divider|StageOut[100]~105_combout ))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~30  ))
// \Div0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[100]~106_combout )) # (\Div0|auto_generated|divider|divider|StageOut[100]~105_combout ))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[100]~105_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[100]~106_combout ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[111]~75_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[111]~75_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[102]~72_combout )) # (\Div0|auto_generated|divider|divider|StageOut[102]~71_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[102]~72_combout )) # (\Div0|auto_generated|divider|divider|StageOut[102]~71_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~17_combout  = ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~25_combout  = ( \Div0|auto_generated|divider|divider|StageOut[95]~24_combout  & ( \Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[95]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~25 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~81_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~17_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~81 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~81 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~82_combout  = ( \Div0|auto_generated|divider|divider|op_3~17_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[84]~14_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~17_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[84]~14_combout  & 
// \Div0|auto_generated|divider|divider|op_3~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[84]~14_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .lut_mask = 64'h0003000333033303;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[113]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[113]~10_combout  = ( \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~13_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~13_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_4~13_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[113]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[113]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[113]~10 .lut_mask = 64'h02F202F207F707F7;
defparam \Div0|auto_generated|divider|divider|StageOut[113]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[113]~10_combout  ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[113]~10_combout  ) + ( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[113]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[104]~82_combout )) # (\Div0|auto_generated|divider|divider|StageOut[104]~81_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[104]~82_combout )) # (\Div0|auto_generated|divider|divider|StageOut[104]~81_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[104]~81_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000FF0000353F;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[105]~25_combout )) # (\Div0|auto_generated|divider|divider|StageOut[105]~17_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[105]~17_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[105]~25_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~67_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~67 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~67 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[114]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[114]~12_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_5~17_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[114]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[114]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[114]~12 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[114]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[114]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[114]~16_combout  = ( \Div0|auto_generated|divider|divider|StageOut[104]~15_combout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[114]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[114]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[114]~16 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[114]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[113]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[113]~77_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[113]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[113]~77 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[113]~77 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[113]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[113]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[113]~78_combout  = ( \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~13_sumout  & 
// \Div0|auto_generated|divider|divider|op_5~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[113]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[113]~78 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[113]~78 .lut_mask = 64'h000A000A005F005F;
defparam \Div0|auto_generated|divider|divider|StageOut[113]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~3_combout  = ( \Div0|auto_generated|divider|divider|StageOut[102]~2_combout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~9_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[102]~2_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_5~9_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[102]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~3 .lut_mask = 64'h02F202F207F707F7;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~95_combout  = ( \Div0|auto_generated|divider|divider|op_5~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~95 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~95 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~96_combout  = (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~96 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~96 .lut_mask = 64'h0131013101310131;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~101_combout  = ( \Div0|auto_generated|divider|divider|StageOut[100]~100_combout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~29_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[100]~100_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_5~29_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[100]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~101 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[120]~101 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[109]~110 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[109]~110_combout  = ( \Div0|auto_generated|divider|divider|op_5~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[109]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[109]~110 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[109]~110 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[109]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[109]~111 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[109]~111_combout  = ( \Div0|auto_generated|divider|divider|op_4~37_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[109]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[109]~111 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[109]~111 .lut_mask = 64'h0000000044444444;
defparam \Div0|auto_generated|divider|divider|StageOut[109]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[118]~113 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[118]~113_combout  = ( \Div0|auto_generated|divider|divider|op_6~33_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_5~37_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~33_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_5~37_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[118]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[118]~113 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[118]~113 .lut_mask = 64'h04040404AEAEAEAE;
defparam \Div0|auto_generated|divider|divider|StageOut[118]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_7~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|op_6~37_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~38  ))
// \Div0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|op_6~37_sumout ) ) + ( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h00000F0F00002222;
defparam \Div0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[118]~113_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~34  ))
// \Div0|auto_generated|divider|divider|op_7~30  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[118]~113_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[118]~113_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~29_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[109]~111_combout ) # (\Div0|auto_generated|divider|divider|StageOut[109]~110_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))
// \Div0|auto_generated|divider|divider|op_7~26  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~29_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[109]~111_combout ) # (\Div0|auto_generated|divider|divider|StageOut[109]~110_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[109]~110_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[109]~111_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000D8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[120]~101_combout  ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~26  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[120]~101_combout  ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[120]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[111]~96_combout )) # (\Div0|auto_generated|divider|divider|StageOut[111]~95_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[111]~96_combout )) # (\Div0|auto_generated|divider|divider|StageOut[111]~95_combout ))) ) + ( !\SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[111]~95_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[111]~96_combout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[122]~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[122]~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[122]~3_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~13_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[113]~78_combout ) # (\Div0|auto_generated|divider|divider|StageOut[113]~77_combout )))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~13_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[113]~78_combout ) # (\Div0|auto_generated|divider|divider|StageOut[113]~77_combout )))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[113]~77_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[113]~78_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h000000FF00002777;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[114]~16_combout )) # (\Div0|auto_generated|divider|divider|StageOut[114]~12_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[114]~12_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[114]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h000000000000353F;
defparam \Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~68_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[102]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[102]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~68 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~68 .lut_mask = 64'h00000000330F330F;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~97_combout  = ( \Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[111]~75_combout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~21_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~97 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[131]~97 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~103 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~103_combout  = ( \Div0|auto_generated|divider|divider|op_6~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~103 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[120]~103 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~104 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~104_combout  = ( \Div0|auto_generated|divider|divider|StageOut[100]~100_combout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~29_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[100]~100_combout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_5~29_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[100]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~104 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[120]~104 .lut_mask = 64'h0044004411551155;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[129]~112 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[129]~112_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~29_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[129]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[129]~112 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[129]~112 .lut_mask = 64'h1D1D1D1D0C3F0C3F;
defparam \Div0|auto_generated|divider|divider|StageOut[129]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[118]~115 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[118]~115_combout  = ( \Div0|auto_generated|divider|divider|op_6~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[118]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[118]~115 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[118]~115 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[118]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[118]~116 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[118]~116_combout  = ( \Div0|auto_generated|divider|divider|op_5~37_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[118]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[118]~116 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[118]~116 .lut_mask = 64'h0000000030303030;
defparam \Div0|auto_generated|divider|divider|StageOut[118]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~119 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~119_combout  = (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~33_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|op_6~37_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~119 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~119 .lut_mask = 64'h4474447444744474;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~37_sumout  = SUM(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_8~38  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( !\SW[3]~input_o  ) + ( (\Div0|auto_generated|divider|divider|op_7~37_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_8~38  ))
// \Div0|auto_generated|divider|divider|op_8~34  = CARRY(( !\SW[3]~input_o  ) + ( (\Div0|auto_generated|divider|divider|op_7~37_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000AFAF0000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[127]~119_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))
// \Div0|auto_generated|divider|divider|op_8~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[127]~119_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[127]~119_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[118]~116_combout )) # (\Div0|auto_generated|divider|divider|StageOut[118]~115_combout ))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))
// \Div0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[118]~116_combout )) # (\Div0|auto_generated|divider|divider|StageOut[118]~115_combout ))) ) + ( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[118]~115_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[118]~116_combout ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[129]~112_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[129]~112_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[129]~112_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FF000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~21_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[120]~104_combout ) # (\Div0|auto_generated|divider|divider|StageOut[120]~103_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~21_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[120]~104_combout ) # (\Div0|auto_generated|divider|divider|StageOut[120]~103_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[120]~103_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[120]~104_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000ACA00000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[131]~97_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[131]~97_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[131]~97_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000F0F00000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[122]~68_combout )) # (\Div0|auto_generated|divider|divider|StageOut[122]~67_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[122]~68_combout )) # (\Div0|auto_generated|divider|divider|StageOut[122]~67_combout ))) ) + ( !\SW[9]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[122]~67_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[122]~68_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[123]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[123]~5_combout  = ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[123]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[123]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[123]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[123]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[123]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[123]~11_combout  = (\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[113]~10_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[113]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[123]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[123]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[123]~11 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[123]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~13_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[123]~11_combout ) # (\Div0|auto_generated|divider|divider|StageOut[123]~5_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[123]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[123]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~4_combout  = (\Div0|auto_generated|divider|divider|op_7~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[122]~3_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[122]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~4 .lut_mask = 64'h0303030303030303;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~73_combout  = (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & \Div0|auto_generated|divider|divider|op_7~17_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~73 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[131]~73 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~76_combout  = ( \Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[111]~75_combout  & (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_7~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[111]~75_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~76 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[131]~76 .lut_mask = 64'h0003000300F300F3;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~102_combout  = ( \Div0|auto_generated|divider|divider|StageOut[120]~101_combout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~21_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[120]~101_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_7~21_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[120]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~102 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[140]~102 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[129]~107 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[129]~107_combout  = ( \Div0|auto_generated|divider|divider|op_7~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[129]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[129]~107 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[129]~107 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[129]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[129]~109 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[129]~109_combout  = ( \Div0|auto_generated|divider|divider|op_6~29_sumout  & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~29_sumout  & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|StageOut[109]~108_combout )) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[109]~108_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[129]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[129]~109 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[129]~109 .lut_mask = 64'h0003000330333033;
defparam \Div0|auto_generated|divider|divider|StageOut[129]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[138]~114 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[138]~114_combout  = ( \Div0|auto_generated|divider|divider|StageOut[118]~113_combout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~29_sumout ) # (\Div0|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[118]~113_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~25_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_7~29_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[118]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[138]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[138]~114 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[138]~114 .lut_mask = 64'h2272227227772777;
defparam \Div0|auto_generated|divider|divider|StageOut[138]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~117 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~117_combout  = (\Div0|auto_generated|divider|divider|op_7~33_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~117 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~117 .lut_mask = 64'h4444444444444444;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~118 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~118_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout  & \Div0|auto_generated|divider|divider|op_6~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~118 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~118 .lut_mask = 64'h0303030300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~120 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~120_combout  = ( \Div0|auto_generated|divider|divider|op_7~37_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~33_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~37_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_8~33_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~120 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[136]~120 .lut_mask = 64'h0A0A0A0A4E4E4E4E;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~38_cout  = CARRY(( !\SW[2]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~34_cout  = CARRY(( !\SW[3]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~37_sumout ) ) + ( \Div0|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h0000FF0F0000AAAA;
defparam \Div0|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~30_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[136]~120_combout  ) + ( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[136]~120_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( !\SW[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  
// & (((\Div0|auto_generated|divider|divider|StageOut[127]~118_combout )) # (\Div0|auto_generated|divider|divider|StageOut[127]~117_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[127]~117_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[127]~118_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h0000E2C00000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[138]~114_combout  ) + ( !\SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[138]~114_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h000000FF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( !\SW[7]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~21_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[129]~109_combout ) # (\Div0|auto_generated|divider|divider|StageOut[129]~107_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[129]~107_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[129]~109_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000ACA00000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~14_cout  = CARRY(( !\SW[8]~input_o  ) + ( \Div0|auto_generated|divider|divider|StageOut[140]~102_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[140]~102_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h0000FF000000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( !\SW[9]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  
// & (((\Div0|auto_generated|divider|divider|StageOut[131]~76_combout )) # (\Div0|auto_generated|divider|divider|StageOut[131]~73_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[131]~73_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[131]~76_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000E2C00000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~9_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[132]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[132]~0_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[132]~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[132]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \inv_scale_q8_8[0]~0 (
// Equation(s):
// \inv_scale_q8_8[0]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Equal2~1_combout ) # (\SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[0]~0 .extended_lut = "off";
defparam \inv_scale_q8_8[0]~0 .lut_mask = 64'hFF0FFF0F00000000;
defparam \inv_scale_q8_8[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \inv_scale_q8_8[1]~1 (
// Equation(s):
// \inv_scale_q8_8[1]~1_combout  = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Equal2~1_combout  & ( \SW[2]~input_o  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\Equal2~1_combout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[1]~1 .extended_lut = "off";
defparam \inv_scale_q8_8[1]~1 .lut_mask = 64'hFFFF000055550000;
defparam \inv_scale_q8_8[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \inv_scale_q8_8[2]~2 (
// Equation(s):
// \inv_scale_q8_8[2]~2_combout  = ( \Equal2~1_combout  & ( (\SW[2]~input_o  & !\Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[2]~2 .extended_lut = "off";
defparam \inv_scale_q8_8[2]~2 .lut_mask = 64'hF0F05050F0F05050;
defparam \inv_scale_q8_8[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \inv_scale_q8_8[3]~3 (
// Equation(s):
// \inv_scale_q8_8[3]~3_combout  = ( \Equal2~1_combout  & ( \SW[2]~input_o  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) ) # ( !\Equal2~1_combout  & ( \SW[2]~input_o  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) ) # ( 
// !\Equal2~1_combout  & ( !\SW[2]~input_o  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[3]~3 .extended_lut = "off";
defparam \inv_scale_q8_8[3]~3 .lut_mask = 64'hAAAA0000AAAAAAAA;
defparam \inv_scale_q8_8[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \inv_scale_q8_8[4]~4 (
// Equation(s):
// \inv_scale_q8_8[4]~4_combout  = ( \Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \SW[2]~input_o  ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[4]~4 .extended_lut = "off";
defparam \inv_scale_q8_8[4]~4 .lut_mask = 64'hFFFF555500000000;
defparam \inv_scale_q8_8[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \inv_scale_q8_8[5]~5 (
// Equation(s):
// \inv_scale_q8_8[5]~5_combout  = ( \Equal2~1_combout  & ( (\SW[2]~input_o  & !\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[5]~5 .extended_lut = "off";
defparam \inv_scale_q8_8[5]~5 .lut_mask = 64'hF0F05050F0F05050;
defparam \inv_scale_q8_8[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \inv_scale_q8_8[6]~6 (
// Equation(s):
// \inv_scale_q8_8[6]~6_combout  = ( \SW[2]~input_o  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( !\SW[2]~input_o  & ( (!\Equal2~1_combout  & !\Div0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[6]~6 .extended_lut = "off";
defparam \inv_scale_q8_8[6]~6 .lut_mask = 64'hA0A0A0A0F0F0F0F0;
defparam \inv_scale_q8_8[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \inv_scale_q8_8[7]~7 (
// Equation(s):
// \inv_scale_q8_8[7]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  & ( (!\Equal2~1_combout ) # (\SW[2]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Equal2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[7]~7 .extended_lut = "off";
defparam \inv_scale_q8_8[7]~7 .lut_mask = 64'hF5F5F5F500000000;
defparam \inv_scale_q8_8[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \inv_scale_q8_8[8]~8 (
// Equation(s):
// \inv_scale_q8_8[8]~8_combout  = ( \SW[2]~input_o  & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout  ) ) # ( !\SW[2]~input_o  & ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout ) # (\Equal2~1_combout ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[8]~8 .extended_lut = "off";
defparam \inv_scale_q8_8[8]~8 .lut_mask = 64'hF5F5F5F5F0F0F0F0;
defparam \inv_scale_q8_8[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \inv_scale_q8_8[9]~9 (
// Equation(s):
// \inv_scale_q8_8[9]~9_combout  = ( \Equal2~1_combout  & ( (\SW[2]~input_o  & !\Div0|auto_generated|divider|divider|op_15~1_sumout ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[9]~9 .extended_lut = "off";
defparam \inv_scale_q8_8[9]~9 .lut_mask = 64'hF0F0F0F050505050;
defparam \inv_scale_q8_8[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \inv_scale_q8_8[10]~10 (
// Equation(s):
// \inv_scale_q8_8[10]~10_combout  = ( \Equal2~1_combout  & ( (\SW[2]~input_o  & \Div0|auto_generated|divider|divider|selnose [108]) ) ) # ( !\Equal2~1_combout  & ( \Div0|auto_generated|divider|divider|selnose [108] ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|selnose [108]),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[10]~10 .extended_lut = "off";
defparam \inv_scale_q8_8[10]~10 .lut_mask = 64'h00FF005500FF0055;
defparam \inv_scale_q8_8[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \inv_scale_q8_8[11]~11 (
// Equation(s):
// \inv_scale_q8_8[11]~11_combout  = ( \Equal2~1_combout  & ( (!\Div0|auto_generated|divider|divider|selnose [90] & \SW[2]~input_o ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|selnose [90] ) )

	.dataa(!\Div0|auto_generated|divider|divider|selnose [90]),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[11]~11 .extended_lut = "off";
defparam \inv_scale_q8_8[11]~11 .lut_mask = 64'hAAAA0A0AAAAA0A0A;
defparam \inv_scale_q8_8[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \inv_scale_q8_8[12]~12 (
// Equation(s):
// \inv_scale_q8_8[12]~12_combout  = ( \SW[2]~input_o  & ( \Equal2~1_combout  & ( (\Equal2~3_combout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout ) ) ) ) # ( \SW[2]~input_o  & ( !\Equal2~1_combout  & ( (\Equal2~3_combout  & 
// !\Div0|auto_generated|divider|divider|op_12~1_sumout ) ) ) ) # ( !\SW[2]~input_o  & ( !\Equal2~1_combout  & ( (\Equal2~3_combout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout ) ) ) )

	.dataa(!\Equal2~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[12]~12 .extended_lut = "off";
defparam \inv_scale_q8_8[12]~12 .lut_mask = 64'h4444444400004444;
defparam \inv_scale_q8_8[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \inv_scale_q8_8[13]~13 (
// Equation(s):
// \inv_scale_q8_8[13]~13_combout  = ( \Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|selnose [54] & ( \SW[2]~input_o  ) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|selnose [54] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[13]~13 .extended_lut = "off";
defparam \inv_scale_q8_8[13]~13 .lut_mask = 64'hFFFF0F0F00000000;
defparam \inv_scale_q8_8[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \inv_scale_q8_8[14]~14 (
// Equation(s):
// \inv_scale_q8_8[14]~14_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Equal2~0_combout  & ((!\Equal2~1_combout ) # (\SW[2]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\Equal2~1_combout ),
	.datac(!\Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[14]~14 .extended_lut = "off";
defparam \inv_scale_q8_8[14]~14 .lut_mask = 64'h0D0D0D0D00000000;
defparam \inv_scale_q8_8[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \inv_scale_q8_8[15]~15 (
// Equation(s):
// \inv_scale_q8_8[15]~15_combout  = ( \Equal2~1_combout  & ( (\SW[2]~input_o  & !\Div0|auto_generated|divider|divider|selnose [18]) ) ) # ( !\Equal2~1_combout  & ( !\Div0|auto_generated|divider|divider|selnose [18] ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[15]~15 .extended_lut = "off";
defparam \inv_scale_q8_8[15]~15 .lut_mask = 64'hF0F0F0F050505050;
defparam \inv_scale_q8_8[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \inv_scale_q8_8[16]~16 (
// Equation(s):
// \inv_scale_q8_8[16]~16_combout  = ( \Equal2~1_combout  & ( \SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inv_scale_q8_8[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inv_scale_q8_8[16]~16 .extended_lut = "off";
defparam \inv_scale_q8_8[16]~16 .lut_mask = 64'h00000F0F00000F0F;
defparam \inv_scale_q8_8[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \Mult4~32 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dsa_fsm|y_reg[15]~SCLR_LUT_combout ,\dsa_fsm|y_reg[14]~SCLR_LUT_combout ,\dsa_fsm|y_reg[13]~SCLR_LUT_combout ,\dsa_fsm|y_reg[12]~SCLR_LUT_combout ,\dsa_fsm|y_reg[11]~SCLR_LUT_combout ,\dsa_fsm|y_reg[10]~SCLR_LUT_combout ,\dsa_fsm|y_reg[9]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[8]~SCLR_LUT_combout ,\dsa_fsm|y_reg[7]~SCLR_LUT_combout ,\dsa_fsm|y_reg[6]~SCLR_LUT_combout ,\dsa_fsm|y_reg[5]~SCLR_LUT_combout ,\dsa_fsm|y_reg[4]~SCLR_LUT_combout ,\dsa_fsm|y_reg[3]~SCLR_LUT_combout ,\dsa_fsm|y_reg[2]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[1]~SCLR_LUT_combout ,\dsa_fsm|y_reg[0]~SCLR_LUT_combout }),
	.ay({\inv_scale_q8_8[16]~16_combout ,\inv_scale_q8_8[15]~15_combout ,\inv_scale_q8_8[14]~14_combout ,\inv_scale_q8_8[13]~13_combout ,\inv_scale_q8_8[12]~12_combout ,\inv_scale_q8_8[11]~11_combout ,\inv_scale_q8_8[10]~10_combout ,\inv_scale_q8_8[9]~9_combout ,
\inv_scale_q8_8[8]~8_combout ,\inv_scale_q8_8[7]~7_combout ,\inv_scale_q8_8[6]~6_combout ,\inv_scale_q8_8[5]~5_combout ,\inv_scale_q8_8[4]~4_combout ,\inv_scale_q8_8[3]~3_combout ,\inv_scale_q8_8[2]~2_combout ,\inv_scale_q8_8[1]~1_combout ,
\inv_scale_q8_8[0]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({\comb~0_combout ,\comb~0_combout }),
	.ena({vcc,\dsa_fsm|y_reg[14]~0_combout ,\dsa_fetch|next_state.ST_SETUP~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~32_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~32 .accumulate_clock = "none";
defparam \Mult4~32 .ax_clock = "1";
defparam \Mult4~32 .ax_width = 16;
defparam \Mult4~32 .ay_scan_in_clock = "none";
defparam \Mult4~32 .ay_scan_in_width = 17;
defparam \Mult4~32 .ay_use_scan_in = "false";
defparam \Mult4~32 .az_clock = "none";
defparam \Mult4~32 .bx_clock = "none";
defparam \Mult4~32 .by_clock = "none";
defparam \Mult4~32 .by_use_scan_in = "false";
defparam \Mult4~32 .bz_clock = "none";
defparam \Mult4~32 .coef_a_0 = 0;
defparam \Mult4~32 .coef_a_1 = 0;
defparam \Mult4~32 .coef_a_2 = 0;
defparam \Mult4~32 .coef_a_3 = 0;
defparam \Mult4~32 .coef_a_4 = 0;
defparam \Mult4~32 .coef_a_5 = 0;
defparam \Mult4~32 .coef_a_6 = 0;
defparam \Mult4~32 .coef_a_7 = 0;
defparam \Mult4~32 .coef_b_0 = 0;
defparam \Mult4~32 .coef_b_1 = 0;
defparam \Mult4~32 .coef_b_2 = 0;
defparam \Mult4~32 .coef_b_3 = 0;
defparam \Mult4~32 .coef_b_4 = 0;
defparam \Mult4~32 .coef_b_5 = 0;
defparam \Mult4~32 .coef_b_6 = 0;
defparam \Mult4~32 .coef_b_7 = 0;
defparam \Mult4~32 .coef_sel_a_clock = "none";
defparam \Mult4~32 .coef_sel_b_clock = "none";
defparam \Mult4~32 .delay_scan_out_ay = "false";
defparam \Mult4~32 .delay_scan_out_by = "false";
defparam \Mult4~32 .enable_double_accum = "false";
defparam \Mult4~32 .load_const_clock = "none";
defparam \Mult4~32 .load_const_value = 0;
defparam \Mult4~32 .mode_sub_location = 0;
defparam \Mult4~32 .negate_clock = "none";
defparam \Mult4~32 .operand_source_max = "input";
defparam \Mult4~32 .operand_source_may = "input";
defparam \Mult4~32 .operand_source_mbx = "input";
defparam \Mult4~32 .operand_source_mby = "input";
defparam \Mult4~32 .operation_mode = "m18x18_full";
defparam \Mult4~32 .output_clock = "0";
defparam \Mult4~32 .preadder_subtract_a = "false";
defparam \Mult4~32 .preadder_subtract_b = "false";
defparam \Mult4~32 .result_a_width = 64;
defparam \Mult4~32 .signed_max = "false";
defparam \Mult4~32 .signed_may = "false";
defparam \Mult4~32 .signed_mbx = "false";
defparam \Mult4~32 .signed_mby = "false";
defparam \Mult4~32 .sub_clock = "none";
defparam \Mult4~32 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \Mult4~373 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\dsa_fsm|y_reg[15]~SCLR_LUT_combout ,\dsa_fsm|y_reg[14]~SCLR_LUT_combout ,\dsa_fsm|y_reg[13]~SCLR_LUT_combout ,\dsa_fsm|y_reg[12]~SCLR_LUT_combout ,\dsa_fsm|y_reg[11]~SCLR_LUT_combout ,\dsa_fsm|y_reg[10]~SCLR_LUT_combout ,\dsa_fsm|y_reg[9]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[8]~SCLR_LUT_combout ,\dsa_fsm|y_reg[7]~SCLR_LUT_combout ,\dsa_fsm|y_reg[6]~SCLR_LUT_combout ,\dsa_fsm|y_reg[5]~SCLR_LUT_combout ,\dsa_fsm|y_reg[4]~SCLR_LUT_combout ,\dsa_fsm|y_reg[3]~SCLR_LUT_combout ,\dsa_fsm|y_reg[2]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[1]~SCLR_LUT_combout ,\dsa_fsm|y_reg[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({\comb~0_combout ,\comb~0_combout }),
	.ena({vcc,\dsa_fsm|y_reg[14]~0_combout ,\dsa_fetch|next_state.ST_SETUP~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~373_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~373 .accumulate_clock = "none";
defparam \Mult4~373 .ax_clock = "none";
defparam \Mult4~373 .ax_width = 13;
defparam \Mult4~373 .ay_scan_in_clock = "1";
defparam \Mult4~373 .ay_scan_in_width = 16;
defparam \Mult4~373 .ay_use_scan_in = "false";
defparam \Mult4~373 .az_clock = "none";
defparam \Mult4~373 .bx_clock = "none";
defparam \Mult4~373 .by_clock = "none";
defparam \Mult4~373 .by_use_scan_in = "false";
defparam \Mult4~373 .bz_clock = "none";
defparam \Mult4~373 .coef_a_0 = 0;
defparam \Mult4~373 .coef_a_1 = 0;
defparam \Mult4~373 .coef_a_2 = 0;
defparam \Mult4~373 .coef_a_3 = 0;
defparam \Mult4~373 .coef_a_4 = 0;
defparam \Mult4~373 .coef_a_5 = 0;
defparam \Mult4~373 .coef_a_6 = 0;
defparam \Mult4~373 .coef_a_7 = 0;
defparam \Mult4~373 .coef_b_0 = 0;
defparam \Mult4~373 .coef_b_1 = 0;
defparam \Mult4~373 .coef_b_2 = 0;
defparam \Mult4~373 .coef_b_3 = 0;
defparam \Mult4~373 .coef_b_4 = 0;
defparam \Mult4~373 .coef_b_5 = 0;
defparam \Mult4~373 .coef_b_6 = 0;
defparam \Mult4~373 .coef_b_7 = 0;
defparam \Mult4~373 .coef_sel_a_clock = "none";
defparam \Mult4~373 .coef_sel_b_clock = "none";
defparam \Mult4~373 .delay_scan_out_ay = "false";
defparam \Mult4~373 .delay_scan_out_by = "false";
defparam \Mult4~373 .enable_double_accum = "false";
defparam \Mult4~373 .load_const_clock = "none";
defparam \Mult4~373 .load_const_value = 0;
defparam \Mult4~373 .mode_sub_location = 0;
defparam \Mult4~373 .negate_clock = "none";
defparam \Mult4~373 .operand_source_max = "input";
defparam \Mult4~373 .operand_source_may = "input";
defparam \Mult4~373 .operand_source_mbx = "input";
defparam \Mult4~373 .operand_source_mby = "input";
defparam \Mult4~373 .operation_mode = "m18x18_full";
defparam \Mult4~373 .output_clock = "0";
defparam \Mult4~373 .preadder_subtract_a = "false";
defparam \Mult4~373 .preadder_subtract_b = "false";
defparam \Mult4~373 .result_a_width = 64;
defparam \Mult4~373 .signed_max = "false";
defparam \Mult4~373 .signed_may = "false";
defparam \Mult4~373 .signed_mbx = "false";
defparam \Mult4~373 .signed_mby = "false";
defparam \Mult4~373 .sub_clock = "none";
defparam \Mult4~373 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \Mult4~1 (
// Equation(s):
// \Mult4~1_sumout  = SUM(( \Mult4~mult_hl_pl[0][0]  ) + ( \Mult4~mult_ll_pl[0][18]  ) + ( !VCC ))
// \Mult4~2  = CARRY(( \Mult4~mult_hl_pl[0][0]  ) + ( \Mult4~mult_ll_pl[0][18]  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Mult4~mult_hl_pl[0][0] ),
	.datac(!\Mult4~mult_ll_pl[0][18] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~1_sumout ),
	.cout(\Mult4~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult4~1 .extended_lut = "off";
defparam \Mult4~1 .lut_mask = 64'h0000F0F000003333;
defparam \Mult4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \Mult4~5 (
// Equation(s):
// \Mult4~5_sumout  = SUM(( \Mult4~mult_hl_pl[0][1]  ) + ( \Mult4~mult_ll_pl[0][19]  ) + ( \Mult4~2  ))
// \Mult4~6  = CARRY(( \Mult4~mult_hl_pl[0][1]  ) + ( \Mult4~mult_ll_pl[0][19]  ) + ( \Mult4~2  ))

	.dataa(!\Mult4~mult_ll_pl[0][19] ),
	.datab(gnd),
	.datac(!\Mult4~mult_hl_pl[0][1] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~5_sumout ),
	.cout(\Mult4~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult4~5 .extended_lut = "off";
defparam \Mult4~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \Mult4~9 (
// Equation(s):
// \Mult4~9_sumout  = SUM(( \Mult4~mult_hl_pl[0][2]  ) + ( \Mult4~mult_ll_pl[0][20]  ) + ( \Mult4~6  ))
// \Mult4~10  = CARRY(( \Mult4~mult_hl_pl[0][2]  ) + ( \Mult4~mult_ll_pl[0][20]  ) + ( \Mult4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][20] ),
	.datad(!\Mult4~mult_hl_pl[0][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~9_sumout ),
	.cout(\Mult4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult4~9 .extended_lut = "off";
defparam \Mult4~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \Mult4~13 (
// Equation(s):
// \Mult4~13_sumout  = SUM(( \Mult4~mult_hl_pl[0][3]  ) + ( \Mult4~mult_ll_pl[0][21]  ) + ( \Mult4~10  ))
// \Mult4~14  = CARRY(( \Mult4~mult_hl_pl[0][3]  ) + ( \Mult4~mult_ll_pl[0][21]  ) + ( \Mult4~10  ))

	.dataa(!\Mult4~mult_ll_pl[0][21] ),
	.datab(gnd),
	.datac(!\Mult4~mult_hl_pl[0][3] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~13_sumout ),
	.cout(\Mult4~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult4~13 .extended_lut = "off";
defparam \Mult4~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \Mult4~17 (
// Equation(s):
// \Mult4~17_sumout  = SUM(( \Mult4~mult_hl_pl[0][4]  ) + ( \Mult4~mult_ll_pl[0][22]  ) + ( \Mult4~14  ))
// \Mult4~18  = CARRY(( \Mult4~mult_hl_pl[0][4]  ) + ( \Mult4~mult_ll_pl[0][22]  ) + ( \Mult4~14  ))

	.dataa(gnd),
	.datab(!\Mult4~mult_hl_pl[0][4] ),
	.datac(!\Mult4~mult_ll_pl[0][22] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~17_sumout ),
	.cout(\Mult4~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult4~17 .extended_lut = "off";
defparam \Mult4~17 .lut_mask = 64'h0000F0F000003333;
defparam \Mult4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \Mult4~21 (
// Equation(s):
// \Mult4~21_sumout  = SUM(( \Mult4~mult_hl_pl[0][5]  ) + ( \Mult4~mult_ll_pl[0][23]  ) + ( \Mult4~18  ))

	.dataa(!\Mult4~mult_ll_pl[0][23] ),
	.datab(gnd),
	.datac(!\Mult4~mult_hl_pl[0][5] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult4~21 .extended_lut = "off";
defparam \Mult4~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult4~21 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \dsa_fetch|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,!\dsa_fetch|img_width_r [9],\dsa_fetch|img_width_r [9],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\Mult4~21_sumout ,\Mult4~17_sumout ,\Mult4~13_sumout ,\Mult4~9_sumout ,\Mult4~5_sumout ,\Mult4~1_sumout ,\Mult4~mult_ll_pl[0][17] ,\Mult4~mult_ll_pl[0][16] ,\Mult4~mult_ll_pl[0][15] ,\Mult4~mult_ll_pl[0][14] ,\Mult4~mult_ll_pl[0][13] ,\Mult4~mult_ll_pl[0][12] ,
\Mult4~mult_ll_pl[0][11] ,\Mult4~mult_ll_pl[0][10] ,\Mult4~mult_ll_pl[0][9] ,\Mult4~mult_ll_pl[0][8] }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_fetch|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_fetch|Mult0~8 .accumulate_clock = "none";
defparam \dsa_fetch|Mult0~8 .ax_clock = "none";
defparam \dsa_fetch|Mult0~8 .ax_width = 15;
defparam \dsa_fetch|Mult0~8 .ay_scan_in_clock = "none";
defparam \dsa_fetch|Mult0~8 .ay_scan_in_width = 16;
defparam \dsa_fetch|Mult0~8 .ay_use_scan_in = "false";
defparam \dsa_fetch|Mult0~8 .az_clock = "none";
defparam \dsa_fetch|Mult0~8 .bx_clock = "none";
defparam \dsa_fetch|Mult0~8 .by_clock = "none";
defparam \dsa_fetch|Mult0~8 .by_use_scan_in = "false";
defparam \dsa_fetch|Mult0~8 .bz_clock = "none";
defparam \dsa_fetch|Mult0~8 .coef_a_0 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_1 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_2 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_3 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_4 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_5 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_6 = 0;
defparam \dsa_fetch|Mult0~8 .coef_a_7 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_0 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_1 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_2 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_3 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_4 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_5 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_6 = 0;
defparam \dsa_fetch|Mult0~8 .coef_b_7 = 0;
defparam \dsa_fetch|Mult0~8 .coef_sel_a_clock = "none";
defparam \dsa_fetch|Mult0~8 .coef_sel_b_clock = "none";
defparam \dsa_fetch|Mult0~8 .delay_scan_out_ay = "false";
defparam \dsa_fetch|Mult0~8 .delay_scan_out_by = "false";
defparam \dsa_fetch|Mult0~8 .enable_double_accum = "false";
defparam \dsa_fetch|Mult0~8 .load_const_clock = "none";
defparam \dsa_fetch|Mult0~8 .load_const_value = 0;
defparam \dsa_fetch|Mult0~8 .mode_sub_location = 0;
defparam \dsa_fetch|Mult0~8 .negate_clock = "none";
defparam \dsa_fetch|Mult0~8 .operand_source_max = "input";
defparam \dsa_fetch|Mult0~8 .operand_source_may = "input";
defparam \dsa_fetch|Mult0~8 .operand_source_mbx = "input";
defparam \dsa_fetch|Mult0~8 .operand_source_mby = "input";
defparam \dsa_fetch|Mult0~8 .operation_mode = "m18x18_full";
defparam \dsa_fetch|Mult0~8 .output_clock = "none";
defparam \dsa_fetch|Mult0~8 .preadder_subtract_a = "false";
defparam \dsa_fetch|Mult0~8 .preadder_subtract_b = "false";
defparam \dsa_fetch|Mult0~8 .result_a_width = 64;
defparam \dsa_fetch|Mult0~8 .signed_max = "false";
defparam \dsa_fetch|Mult0~8 .signed_may = "false";
defparam \dsa_fetch|Mult0~8 .signed_mbx = "false";
defparam \dsa_fetch|Mult0~8 .signed_mby = "false";
defparam \dsa_fetch|Mult0~8 .sub_clock = "none";
defparam \dsa_fetch|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \Mult3~373 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\dsa_fsm|x_reg[15]~SCLR_LUT_combout ,\dsa_fsm|x_reg[14]~SCLR_LUT_combout ,\dsa_fsm|x_reg[13]~SCLR_LUT_combout ,\dsa_fsm|x_reg[12]~SCLR_LUT_combout ,\dsa_fsm|x_reg[11]~SCLR_LUT_combout ,\dsa_fsm|x_reg[10]~SCLR_LUT_combout ,\dsa_fsm|x_reg[9]~SCLR_LUT_combout ,
\dsa_fsm|x_reg[8]~SCLR_LUT_combout ,\dsa_fsm|x_reg[7]~SCLR_LUT_combout ,\dsa_fsm|x_reg[6]~SCLR_LUT_combout ,\dsa_fsm|x_reg[5]~SCLR_LUT_combout ,\dsa_fsm|x_reg[4]~SCLR_LUT_combout ,\dsa_fsm|x_reg[3]~SCLR_LUT_combout ,\dsa_fsm|x_reg[2]~SCLR_LUT_combout ,
\dsa_fsm|x_reg[1]~SCLR_LUT_combout ,\dsa_fsm|x_reg[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({\comb~0_combout ,\comb~0_combout }),
	.ena({vcc,\dsa_fsm|x_reg[9]~1_combout ,\dsa_fetch|next_state.ST_SETUP~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult3~373_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult3~373 .accumulate_clock = "none";
defparam \Mult3~373 .ax_clock = "none";
defparam \Mult3~373 .ax_width = 13;
defparam \Mult3~373 .ay_scan_in_clock = "1";
defparam \Mult3~373 .ay_scan_in_width = 16;
defparam \Mult3~373 .ay_use_scan_in = "false";
defparam \Mult3~373 .az_clock = "none";
defparam \Mult3~373 .bx_clock = "none";
defparam \Mult3~373 .by_clock = "none";
defparam \Mult3~373 .by_use_scan_in = "false";
defparam \Mult3~373 .bz_clock = "none";
defparam \Mult3~373 .coef_a_0 = 0;
defparam \Mult3~373 .coef_a_1 = 0;
defparam \Mult3~373 .coef_a_2 = 0;
defparam \Mult3~373 .coef_a_3 = 0;
defparam \Mult3~373 .coef_a_4 = 0;
defparam \Mult3~373 .coef_a_5 = 0;
defparam \Mult3~373 .coef_a_6 = 0;
defparam \Mult3~373 .coef_a_7 = 0;
defparam \Mult3~373 .coef_b_0 = 0;
defparam \Mult3~373 .coef_b_1 = 0;
defparam \Mult3~373 .coef_b_2 = 0;
defparam \Mult3~373 .coef_b_3 = 0;
defparam \Mult3~373 .coef_b_4 = 0;
defparam \Mult3~373 .coef_b_5 = 0;
defparam \Mult3~373 .coef_b_6 = 0;
defparam \Mult3~373 .coef_b_7 = 0;
defparam \Mult3~373 .coef_sel_a_clock = "none";
defparam \Mult3~373 .coef_sel_b_clock = "none";
defparam \Mult3~373 .delay_scan_out_ay = "false";
defparam \Mult3~373 .delay_scan_out_by = "false";
defparam \Mult3~373 .enable_double_accum = "false";
defparam \Mult3~373 .load_const_clock = "none";
defparam \Mult3~373 .load_const_value = 0;
defparam \Mult3~373 .mode_sub_location = 0;
defparam \Mult3~373 .negate_clock = "none";
defparam \Mult3~373 .operand_source_max = "input";
defparam \Mult3~373 .operand_source_may = "input";
defparam \Mult3~373 .operand_source_mbx = "input";
defparam \Mult3~373 .operand_source_mby = "input";
defparam \Mult3~373 .operation_mode = "m18x18_full";
defparam \Mult3~373 .output_clock = "0";
defparam \Mult3~373 .preadder_subtract_a = "false";
defparam \Mult3~373 .preadder_subtract_b = "false";
defparam \Mult3~373 .result_a_width = 64;
defparam \Mult3~373 .signed_max = "false";
defparam \Mult3~373 .signed_may = "false";
defparam \Mult3~373 .signed_mbx = "false";
defparam \Mult3~373 .signed_mby = "false";
defparam \Mult3~373 .sub_clock = "none";
defparam \Mult3~373 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \Mult3~32 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dsa_fsm|x_reg[15]~SCLR_LUT_combout ,\dsa_fsm|x_reg[14]~SCLR_LUT_combout ,\dsa_fsm|x_reg[13]~SCLR_LUT_combout ,\dsa_fsm|x_reg[12]~SCLR_LUT_combout ,\dsa_fsm|x_reg[11]~SCLR_LUT_combout ,\dsa_fsm|x_reg[10]~SCLR_LUT_combout ,\dsa_fsm|x_reg[9]~SCLR_LUT_combout ,
\dsa_fsm|x_reg[8]~SCLR_LUT_combout ,\dsa_fsm|x_reg[7]~SCLR_LUT_combout ,\dsa_fsm|x_reg[6]~SCLR_LUT_combout ,\dsa_fsm|x_reg[5]~SCLR_LUT_combout ,\dsa_fsm|x_reg[4]~SCLR_LUT_combout ,\dsa_fsm|x_reg[3]~SCLR_LUT_combout ,\dsa_fsm|x_reg[2]~SCLR_LUT_combout ,
\dsa_fsm|x_reg[1]~SCLR_LUT_combout ,\dsa_fsm|x_reg[0]~SCLR_LUT_combout }),
	.ay({\inv_scale_q8_8[16]~16_combout ,\inv_scale_q8_8[15]~15_combout ,\inv_scale_q8_8[14]~14_combout ,\inv_scale_q8_8[13]~13_combout ,\inv_scale_q8_8[12]~12_combout ,\inv_scale_q8_8[11]~11_combout ,\inv_scale_q8_8[10]~10_combout ,\inv_scale_q8_8[9]~9_combout ,
\inv_scale_q8_8[8]~8_combout ,\inv_scale_q8_8[7]~7_combout ,\inv_scale_q8_8[6]~6_combout ,\inv_scale_q8_8[5]~5_combout ,\inv_scale_q8_8[4]~4_combout ,\inv_scale_q8_8[3]~3_combout ,\inv_scale_q8_8[2]~2_combout ,\inv_scale_q8_8[1]~1_combout ,
\inv_scale_q8_8[0]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({\comb~0_combout ,\comb~0_combout }),
	.ena({vcc,\dsa_fsm|x_reg[9]~1_combout ,\dsa_fetch|next_state.ST_SETUP~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult3~32_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult3~32 .accumulate_clock = "none";
defparam \Mult3~32 .ax_clock = "1";
defparam \Mult3~32 .ax_width = 16;
defparam \Mult3~32 .ay_scan_in_clock = "none";
defparam \Mult3~32 .ay_scan_in_width = 17;
defparam \Mult3~32 .ay_use_scan_in = "false";
defparam \Mult3~32 .az_clock = "none";
defparam \Mult3~32 .bx_clock = "none";
defparam \Mult3~32 .by_clock = "none";
defparam \Mult3~32 .by_use_scan_in = "false";
defparam \Mult3~32 .bz_clock = "none";
defparam \Mult3~32 .coef_a_0 = 0;
defparam \Mult3~32 .coef_a_1 = 0;
defparam \Mult3~32 .coef_a_2 = 0;
defparam \Mult3~32 .coef_a_3 = 0;
defparam \Mult3~32 .coef_a_4 = 0;
defparam \Mult3~32 .coef_a_5 = 0;
defparam \Mult3~32 .coef_a_6 = 0;
defparam \Mult3~32 .coef_a_7 = 0;
defparam \Mult3~32 .coef_b_0 = 0;
defparam \Mult3~32 .coef_b_1 = 0;
defparam \Mult3~32 .coef_b_2 = 0;
defparam \Mult3~32 .coef_b_3 = 0;
defparam \Mult3~32 .coef_b_4 = 0;
defparam \Mult3~32 .coef_b_5 = 0;
defparam \Mult3~32 .coef_b_6 = 0;
defparam \Mult3~32 .coef_b_7 = 0;
defparam \Mult3~32 .coef_sel_a_clock = "none";
defparam \Mult3~32 .coef_sel_b_clock = "none";
defparam \Mult3~32 .delay_scan_out_ay = "false";
defparam \Mult3~32 .delay_scan_out_by = "false";
defparam \Mult3~32 .enable_double_accum = "false";
defparam \Mult3~32 .load_const_clock = "none";
defparam \Mult3~32 .load_const_value = 0;
defparam \Mult3~32 .mode_sub_location = 0;
defparam \Mult3~32 .negate_clock = "none";
defparam \Mult3~32 .operand_source_max = "input";
defparam \Mult3~32 .operand_source_may = "input";
defparam \Mult3~32 .operand_source_mbx = "input";
defparam \Mult3~32 .operand_source_mby = "input";
defparam \Mult3~32 .operation_mode = "m18x18_full";
defparam \Mult3~32 .output_clock = "0";
defparam \Mult3~32 .preadder_subtract_a = "false";
defparam \Mult3~32 .preadder_subtract_b = "false";
defparam \Mult3~32 .result_a_width = 64;
defparam \Mult3~32 .signed_max = "false";
defparam \Mult3~32 .signed_may = "false";
defparam \Mult3~32 .signed_mbx = "false";
defparam \Mult3~32 .signed_mby = "false";
defparam \Mult3~32 .sub_clock = "none";
defparam \Mult3~32 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Mult3~5 (
// Equation(s):
// \Mult3~5_sumout  = SUM(( \Mult3~mult_hl_pl[0][0]  ) + ( \Mult3~mult_ll_pl[0][18]  ) + ( !VCC ))
// \Mult3~6  = CARRY(( \Mult3~mult_hl_pl[0][0]  ) + ( \Mult3~mult_ll_pl[0][18]  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Mult3~mult_hl_pl[0][0] ),
	.datac(!\Mult3~mult_ll_pl[0][18] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~5_sumout ),
	.cout(\Mult3~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult3~5 .extended_lut = "off";
defparam \Mult3~5 .lut_mask = 64'h0000F0F000003333;
defparam \Mult3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Mult3~9 (
// Equation(s):
// \Mult3~9_sumout  = SUM(( \Mult3~mult_ll_pl[0][19]  ) + ( \Mult3~mult_hl_pl[0][1]  ) + ( \Mult3~6  ))
// \Mult3~10  = CARRY(( \Mult3~mult_ll_pl[0][19]  ) + ( \Mult3~mult_hl_pl[0][1]  ) + ( \Mult3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_hl_pl[0][1] ),
	.datad(!\Mult3~mult_ll_pl[0][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~9_sumout ),
	.cout(\Mult3~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult3~9 .extended_lut = "off";
defparam \Mult3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Mult3~13 (
// Equation(s):
// \Mult3~13_sumout  = SUM(( \Mult3~mult_ll_pl[0][20]  ) + ( \Mult3~mult_hl_pl[0][2]  ) + ( \Mult3~10  ))
// \Mult3~14  = CARRY(( \Mult3~mult_ll_pl[0][20]  ) + ( \Mult3~mult_hl_pl[0][2]  ) + ( \Mult3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][20] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult3~mult_hl_pl[0][2] ),
	.datag(gnd),
	.cin(\Mult3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~13_sumout ),
	.cout(\Mult3~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult3~13 .extended_lut = "off";
defparam \Mult3~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Mult3~17 (
// Equation(s):
// \Mult3~17_sumout  = SUM(( \Mult3~mult_hl_pl[0][3]  ) + ( \Mult3~mult_ll_pl[0][21]  ) + ( \Mult3~14  ))
// \Mult3~18  = CARRY(( \Mult3~mult_hl_pl[0][3]  ) + ( \Mult3~mult_ll_pl[0][21]  ) + ( \Mult3~14  ))

	.dataa(!\Mult3~mult_hl_pl[0][3] ),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][21] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~17_sumout ),
	.cout(\Mult3~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult3~17 .extended_lut = "off";
defparam \Mult3~17 .lut_mask = 64'h0000F0F000005555;
defparam \Mult3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Mult3~21 (
// Equation(s):
// \Mult3~21_sumout  = SUM(( \Mult3~mult_hl_pl[0][4]  ) + ( \Mult3~mult_ll_pl[0][22]  ) + ( \Mult3~18  ))
// \Mult3~22  = CARRY(( \Mult3~mult_hl_pl[0][4]  ) + ( \Mult3~mult_ll_pl[0][22]  ) + ( \Mult3~18  ))

	.dataa(gnd),
	.datab(!\Mult3~mult_hl_pl[0][4] ),
	.datac(!\Mult3~mult_ll_pl[0][22] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~21_sumout ),
	.cout(\Mult3~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult3~21 .extended_lut = "off";
defparam \Mult3~21 .lut_mask = 64'h0000F0F000003333;
defparam \Mult3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \Mult3~1 (
// Equation(s):
// \Mult3~1_sumout  = SUM(( \Mult3~mult_hl_pl[0][5]  ) + ( \Mult3~mult_ll_pl[0][23]  ) + ( \Mult3~22  ))

	.dataa(!\Mult3~mult_hl_pl[0][5] ),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][23] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult3~1 .extended_lut = "off";
defparam \Mult3~1 .lut_mask = 64'h0000F0F000005555;
defparam \Mult3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \dsa_fetch|Add1~13 (
// Equation(s):
// \dsa_fetch|Add1~13_sumout  = SUM(( \dsa_fetch|Mult0~8_resulta  ) + ( \Mult3~mult_ll_pl[0][8]  ) + ( !VCC ))
// \dsa_fetch|Add1~14  = CARRY(( \dsa_fetch|Mult0~8_resulta  ) + ( \Mult3~mult_ll_pl[0][8]  ) + ( !VCC ))

	.dataa(!\dsa_fetch|Mult0~8_resulta ),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][8] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~13_sumout ),
	.cout(\dsa_fetch|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~13 .extended_lut = "off";
defparam \dsa_fetch|Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \dsa_fetch|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \dsa_fetch|Add1~17 (
// Equation(s):
// \dsa_fetch|Add1~17_sumout  = SUM(( \Mult3~mult_ll_pl[0][9]  ) + ( \dsa_fetch|Mult0~9  ) + ( \dsa_fetch|Add1~14  ))
// \dsa_fetch|Add1~18  = CARRY(( \Mult3~mult_ll_pl[0][9]  ) + ( \dsa_fetch|Mult0~9  ) + ( \dsa_fetch|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][9] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fetch|Mult0~9 ),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~17_sumout ),
	.cout(\dsa_fetch|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~17 .extended_lut = "off";
defparam \dsa_fetch|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \dsa_fetch|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \dsa_fetch|Add1~21 (
// Equation(s):
// \dsa_fetch|Add1~21_sumout  = SUM(( \dsa_fetch|Mult0~10  ) + ( \Mult3~mult_ll_pl[0][10]  ) + ( \dsa_fetch|Add1~18  ))
// \dsa_fetch|Add1~22  = CARRY(( \dsa_fetch|Mult0~10  ) + ( \Mult3~mult_ll_pl[0][10]  ) + ( \dsa_fetch|Add1~18  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~10 ),
	.datac(!\Mult3~mult_ll_pl[0][10] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~21_sumout ),
	.cout(\dsa_fetch|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~21 .extended_lut = "off";
defparam \dsa_fetch|Add1~21 .lut_mask = 64'h0000F0F000003333;
defparam \dsa_fetch|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \dsa_fetch|Add1~25 (
// Equation(s):
// \dsa_fetch|Add1~25_sumout  = SUM(( \dsa_fetch|Mult0~11  ) + ( \Mult3~mult_ll_pl[0][11]  ) + ( \dsa_fetch|Add1~22  ))
// \dsa_fetch|Add1~26  = CARRY(( \dsa_fetch|Mult0~11  ) + ( \Mult3~mult_ll_pl[0][11]  ) + ( \dsa_fetch|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult3~mult_ll_pl[0][11] ),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~25_sumout ),
	.cout(\dsa_fetch|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~25 .extended_lut = "off";
defparam \dsa_fetch|Add1~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \dsa_fetch|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \dsa_fetch|Add1~29 (
// Equation(s):
// \dsa_fetch|Add1~29_sumout  = SUM(( \dsa_fetch|Mult0~12  ) + ( \Mult3~mult_ll_pl[0][12]  ) + ( \dsa_fetch|Add1~26  ))
// \dsa_fetch|Add1~30  = CARRY(( \dsa_fetch|Mult0~12  ) + ( \Mult3~mult_ll_pl[0][12]  ) + ( \dsa_fetch|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult3~mult_ll_pl[0][12] ),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~29_sumout ),
	.cout(\dsa_fetch|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~29 .extended_lut = "off";
defparam \dsa_fetch|Add1~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \dsa_fetch|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \dsa_fetch|Add1~33 (
// Equation(s):
// \dsa_fetch|Add1~33_sumout  = SUM(( \dsa_fetch|Mult0~13  ) + ( \Mult3~mult_ll_pl[0][13]  ) + ( \dsa_fetch|Add1~30  ))
// \dsa_fetch|Add1~34  = CARRY(( \dsa_fetch|Mult0~13  ) + ( \Mult3~mult_ll_pl[0][13]  ) + ( \dsa_fetch|Add1~30  ))

	.dataa(!\dsa_fetch|Mult0~13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult3~mult_ll_pl[0][13] ),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~33_sumout ),
	.cout(\dsa_fetch|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~33 .extended_lut = "off";
defparam \dsa_fetch|Add1~33 .lut_mask = 64'h0000FF0000005555;
defparam \dsa_fetch|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \dsa_fetch|Add1~37 (
// Equation(s):
// \dsa_fetch|Add1~37_sumout  = SUM(( \dsa_fetch|Mult0~14  ) + ( \Mult3~mult_ll_pl[0][14]  ) + ( \dsa_fetch|Add1~34  ))
// \dsa_fetch|Add1~38  = CARRY(( \dsa_fetch|Mult0~14  ) + ( \Mult3~mult_ll_pl[0][14]  ) + ( \dsa_fetch|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult3~mult_ll_pl[0][14] ),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~37_sumout ),
	.cout(\dsa_fetch|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~37 .extended_lut = "off";
defparam \dsa_fetch|Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \dsa_fetch|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \dsa_fetch|Add1~41 (
// Equation(s):
// \dsa_fetch|Add1~41_sumout  = SUM(( \dsa_fetch|Mult0~15  ) + ( \Mult3~mult_ll_pl[0][15]  ) + ( \dsa_fetch|Add1~38  ))
// \dsa_fetch|Add1~42  = CARRY(( \dsa_fetch|Mult0~15  ) + ( \Mult3~mult_ll_pl[0][15]  ) + ( \dsa_fetch|Add1~38  ))

	.dataa(gnd),
	.datab(!\Mult3~mult_ll_pl[0][15] ),
	.datac(!\dsa_fetch|Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~41_sumout ),
	.cout(\dsa_fetch|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~41 .extended_lut = "off";
defparam \dsa_fetch|Add1~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dsa_fetch|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \dsa_fetch|Add1~45 (
// Equation(s):
// \dsa_fetch|Add1~45_sumout  = SUM(( \dsa_fetch|Mult0~16  ) + ( \Mult3~mult_ll_pl[0][16]  ) + ( \dsa_fetch|Add1~42  ))
// \dsa_fetch|Add1~46  = CARRY(( \dsa_fetch|Mult0~16  ) + ( \Mult3~mult_ll_pl[0][16]  ) + ( \dsa_fetch|Add1~42  ))

	.dataa(gnd),
	.datab(!\Mult3~mult_ll_pl[0][16] ),
	.datac(!\dsa_fetch|Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~45_sumout ),
	.cout(\dsa_fetch|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~45 .extended_lut = "off";
defparam \dsa_fetch|Add1~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dsa_fetch|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \dsa_fetch|Add1~49 (
// Equation(s):
// \dsa_fetch|Add1~49_sumout  = SUM(( \dsa_fetch|Mult0~17  ) + ( \Mult3~mult_ll_pl[0][17]  ) + ( \dsa_fetch|Add1~46  ))
// \dsa_fetch|Add1~50  = CARRY(( \dsa_fetch|Mult0~17  ) + ( \Mult3~mult_ll_pl[0][17]  ) + ( \dsa_fetch|Add1~46  ))

	.dataa(!\Mult3~mult_ll_pl[0][17] ),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~49_sumout ),
	.cout(\dsa_fetch|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~49 .extended_lut = "off";
defparam \dsa_fetch|Add1~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dsa_fetch|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \dsa_fetch|Add1~53 (
// Equation(s):
// \dsa_fetch|Add1~53_sumout  = SUM(( \dsa_fetch|Mult0~18  ) + ( \Mult3~5_sumout  ) + ( \dsa_fetch|Add1~50  ))
// \dsa_fetch|Add1~54  = CARRY(( \dsa_fetch|Mult0~18  ) + ( \Mult3~5_sumout  ) + ( \dsa_fetch|Add1~50  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~18 ),
	.datac(!\Mult3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~53_sumout ),
	.cout(\dsa_fetch|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~53 .extended_lut = "off";
defparam \dsa_fetch|Add1~53 .lut_mask = 64'h0000F0F000003333;
defparam \dsa_fetch|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \dsa_fetch|Add1~57 (
// Equation(s):
// \dsa_fetch|Add1~57_sumout  = SUM(( \Mult3~9_sumout  ) + ( \dsa_fetch|Mult0~19  ) + ( \dsa_fetch|Add1~54  ))
// \dsa_fetch|Add1~58  = CARRY(( \Mult3~9_sumout  ) + ( \dsa_fetch|Mult0~19  ) + ( \dsa_fetch|Add1~54  ))

	.dataa(!\dsa_fetch|Mult0~19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~57_sumout ),
	.cout(\dsa_fetch|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~57 .extended_lut = "off";
defparam \dsa_fetch|Add1~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \dsa_fetch|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \dsa_fetch|Add1~61 (
// Equation(s):
// \dsa_fetch|Add1~61_sumout  = SUM(( \dsa_fetch|Mult0~20  ) + ( \Mult3~13_sumout  ) + ( \dsa_fetch|Add1~58  ))
// \dsa_fetch|Add1~62  = CARRY(( \dsa_fetch|Mult0~20  ) + ( \Mult3~13_sumout  ) + ( \dsa_fetch|Add1~58  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~20 ),
	.datac(!\Mult3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~61_sumout ),
	.cout(\dsa_fetch|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~61 .extended_lut = "off";
defparam \dsa_fetch|Add1~61 .lut_mask = 64'h0000F0F000003333;
defparam \dsa_fetch|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \dsa_fetch|Add1~5 (
// Equation(s):
// \dsa_fetch|Add1~5_sumout  = SUM(( \dsa_fetch|Mult0~21  ) + ( \Mult3~17_sumout  ) + ( \dsa_fetch|Add1~62  ))
// \dsa_fetch|Add1~6  = CARRY(( \dsa_fetch|Mult0~21  ) + ( \Mult3~17_sumout  ) + ( \dsa_fetch|Add1~62  ))

	.dataa(!\Mult3~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fetch|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~5_sumout ),
	.cout(\dsa_fetch|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~5 .extended_lut = "off";
defparam \dsa_fetch|Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \dsa_fetch|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \dsa_fetch|Add1~9 (
// Equation(s):
// \dsa_fetch|Add1~9_sumout  = SUM(( \dsa_fetch|Mult0~22  ) + ( \Mult3~21_sumout  ) + ( \dsa_fetch|Add1~6  ))
// \dsa_fetch|Add1~10  = CARRY(( \dsa_fetch|Mult0~22  ) + ( \Mult3~21_sumout  ) + ( \dsa_fetch|Add1~6  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~22 ),
	.datac(!\Mult3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~9_sumout ),
	.cout(\dsa_fetch|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~9 .extended_lut = "off";
defparam \dsa_fetch|Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \dsa_fetch|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \dsa_fetch|Add1~1 (
// Equation(s):
// \dsa_fetch|Add1~1_sumout  = SUM(( \dsa_fetch|Mult0~23  ) + ( \Mult3~1_sumout  ) + ( \dsa_fetch|Add1~10  ))

	.dataa(!\dsa_fetch|Mult0~23 ),
	.datab(gnd),
	.datac(!\Mult3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add1~1 .extended_lut = "off";
defparam \dsa_fetch|Add1~1 .lut_mask = 64'h0000F0F000005555;
defparam \dsa_fetch|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N46
dffeas \dsa_fetch|addr_p00[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[15] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \dsa_fetch|Add5~1 (
// Equation(s):
// \dsa_fetch|Add5~1_sumout  = SUM(( \Mult4~mult_ll_pl[0][9]  ) + ( \Mult4~mult_ll_pl[0][8]  ) + ( !VCC ))
// \dsa_fetch|Add5~2  = CARRY(( \Mult4~mult_ll_pl[0][9]  ) + ( \Mult4~mult_ll_pl[0][8]  ) + ( !VCC ))

	.dataa(!\Mult4~mult_ll_pl[0][8] ),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][9] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~1_sumout ),
	.cout(\dsa_fetch|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~1 .extended_lut = "off";
defparam \dsa_fetch|Add5~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dsa_fetch|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \dsa_fetch|Add5~5 (
// Equation(s):
// \dsa_fetch|Add5~5_sumout  = SUM(( \Mult4~mult_ll_pl[0][10]  ) + ( GND ) + ( \dsa_fetch|Add5~2  ))
// \dsa_fetch|Add5~6  = CARRY(( \Mult4~mult_ll_pl[0][10]  ) + ( GND ) + ( \dsa_fetch|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][10] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~5_sumout ),
	.cout(\dsa_fetch|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~5 .extended_lut = "off";
defparam \dsa_fetch|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \dsa_fetch|Add5~9 (
// Equation(s):
// \dsa_fetch|Add5~9_sumout  = SUM(( \Mult4~mult_ll_pl[0][11]  ) + ( GND ) + ( \dsa_fetch|Add5~6  ))
// \dsa_fetch|Add5~10  = CARRY(( \Mult4~mult_ll_pl[0][11]  ) + ( GND ) + ( \dsa_fetch|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][11] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~9_sumout ),
	.cout(\dsa_fetch|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~9 .extended_lut = "off";
defparam \dsa_fetch|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \dsa_fetch|Add5~13 (
// Equation(s):
// \dsa_fetch|Add5~13_sumout  = SUM(( \Mult4~mult_ll_pl[0][12]  ) + ( GND ) + ( \dsa_fetch|Add5~10  ))
// \dsa_fetch|Add5~14  = CARRY(( \Mult4~mult_ll_pl[0][12]  ) + ( GND ) + ( \dsa_fetch|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][12] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~13_sumout ),
	.cout(\dsa_fetch|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~13 .extended_lut = "off";
defparam \dsa_fetch|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \dsa_fetch|Add5~17 (
// Equation(s):
// \dsa_fetch|Add5~17_sumout  = SUM(( \Mult4~mult_ll_pl[0][13]  ) + ( GND ) + ( \dsa_fetch|Add5~14  ))
// \dsa_fetch|Add5~18  = CARRY(( \Mult4~mult_ll_pl[0][13]  ) + ( GND ) + ( \dsa_fetch|Add5~14  ))

	.dataa(gnd),
	.datab(!\Mult4~mult_ll_pl[0][13] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~17_sumout ),
	.cout(\dsa_fetch|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~17 .extended_lut = "off";
defparam \dsa_fetch|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fetch|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \dsa_fetch|Add5~21 (
// Equation(s):
// \dsa_fetch|Add5~21_sumout  = SUM(( \Mult4~mult_ll_pl[0][14]  ) + ( GND ) + ( \dsa_fetch|Add5~18  ))
// \dsa_fetch|Add5~22  = CARRY(( \Mult4~mult_ll_pl[0][14]  ) + ( GND ) + ( \dsa_fetch|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][14] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~21_sumout ),
	.cout(\dsa_fetch|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~21 .extended_lut = "off";
defparam \dsa_fetch|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \dsa_fetch|Add5~25 (
// Equation(s):
// \dsa_fetch|Add5~25_sumout  = SUM(( \Mult4~mult_ll_pl[0][15]  ) + ( GND ) + ( \dsa_fetch|Add5~22  ))
// \dsa_fetch|Add5~26  = CARRY(( \Mult4~mult_ll_pl[0][15]  ) + ( GND ) + ( \dsa_fetch|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][15] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~25_sumout ),
	.cout(\dsa_fetch|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~25 .extended_lut = "off";
defparam \dsa_fetch|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \dsa_fetch|Add5~29 (
// Equation(s):
// \dsa_fetch|Add5~29_sumout  = SUM(( \Mult4~mult_ll_pl[0][16]  ) + ( GND ) + ( \dsa_fetch|Add5~26  ))
// \dsa_fetch|Add5~30  = CARRY(( \Mult4~mult_ll_pl[0][16]  ) + ( GND ) + ( \dsa_fetch|Add5~26  ))

	.dataa(!\Mult4~mult_ll_pl[0][16] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~29_sumout ),
	.cout(\dsa_fetch|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~29 .extended_lut = "off";
defparam \dsa_fetch|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \dsa_fetch|Add5~33 (
// Equation(s):
// \dsa_fetch|Add5~33_sumout  = SUM(( \Mult4~mult_ll_pl[0][17]  ) + ( GND ) + ( \dsa_fetch|Add5~30  ))
// \dsa_fetch|Add5~34  = CARRY(( \Mult4~mult_ll_pl[0][17]  ) + ( GND ) + ( \dsa_fetch|Add5~30  ))

	.dataa(gnd),
	.datab(!\Mult4~mult_ll_pl[0][17] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~33_sumout ),
	.cout(\dsa_fetch|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~33 .extended_lut = "off";
defparam \dsa_fetch|Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fetch|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \dsa_fetch|Add5~37 (
// Equation(s):
// \dsa_fetch|Add5~37_sumout  = SUM(( \Mult4~1_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~34  ))
// \dsa_fetch|Add5~38  = CARRY(( \Mult4~1_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~37_sumout ),
	.cout(\dsa_fetch|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~37 .extended_lut = "off";
defparam \dsa_fetch|Add5~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \dsa_fetch|Add5~41 (
// Equation(s):
// \dsa_fetch|Add5~41_sumout  = SUM(( \Mult4~5_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~38  ))
// \dsa_fetch|Add5~42  = CARRY(( \Mult4~5_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~41_sumout ),
	.cout(\dsa_fetch|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~41 .extended_lut = "off";
defparam \dsa_fetch|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \dsa_fetch|Add5~45 (
// Equation(s):
// \dsa_fetch|Add5~45_sumout  = SUM(( \Mult4~9_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~42  ))
// \dsa_fetch|Add5~46  = CARRY(( \Mult4~9_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~42  ))

	.dataa(!\Mult4~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~45_sumout ),
	.cout(\dsa_fetch|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~45 .extended_lut = "off";
defparam \dsa_fetch|Add5~45 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \dsa_fetch|Add5~49 (
// Equation(s):
// \dsa_fetch|Add5~49_sumout  = SUM(( \Mult4~13_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~46  ))
// \dsa_fetch|Add5~50  = CARRY(( \Mult4~13_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~49_sumout ),
	.cout(\dsa_fetch|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~49 .extended_lut = "off";
defparam \dsa_fetch|Add5~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \dsa_fetch|Add5~53 (
// Equation(s):
// \dsa_fetch|Add5~53_sumout  = SUM(( \Mult4~17_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~50  ))
// \dsa_fetch|Add5~54  = CARRY(( \Mult4~17_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~53_sumout ),
	.cout(\dsa_fetch|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~53 .extended_lut = "off";
defparam \dsa_fetch|Add5~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \dsa_fetch|Add5~57 (
// Equation(s):
// \dsa_fetch|Add5~57_sumout  = SUM(( \Mult4~21_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~54  ))
// \dsa_fetch|Add5~58  = CARRY(( \Mult4~21_sumout  ) + ( GND ) + ( \dsa_fetch|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~57_sumout ),
	.cout(\dsa_fetch|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~57 .extended_lut = "off";
defparam \dsa_fetch|Add5~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \dsa_fetch|Add5~61 (
// Equation(s):
// \dsa_fetch|Add5~61_sumout  = SUM(( GND ) + ( GND ) + ( \dsa_fetch|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add5~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add5~61 .extended_lut = "off";
defparam \dsa_fetch|Add5~61 .lut_mask = 64'h0000FFFF00000000;
defparam \dsa_fetch|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \dsa_fetch|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,!\dsa_fetch|img_width_r [9],\dsa_fetch|img_width_r [9],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\dsa_fetch|Add5~61_sumout ,\dsa_fetch|Add5~57_sumout ,\dsa_fetch|Add5~53_sumout ,\dsa_fetch|Add5~49_sumout ,\dsa_fetch|Add5~45_sumout ,\dsa_fetch|Add5~41_sumout ,\dsa_fetch|Add5~37_sumout ,\dsa_fetch|Add5~33_sumout ,\dsa_fetch|Add5~29_sumout ,
\dsa_fetch|Add5~25_sumout ,\dsa_fetch|Add5~21_sumout ,\dsa_fetch|Add5~17_sumout ,\dsa_fetch|Add5~13_sumout ,\dsa_fetch|Add5~9_sumout ,\dsa_fetch|Add5~5_sumout ,\dsa_fetch|Add5~1_sumout ,!\Mult4~mult_ll_pl[0][8] }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,\Mult3~1_sumout ,\Mult3~21_sumout ,\Mult3~17_sumout ,\Mult3~13_sumout ,\Mult3~9_sumout ,\Mult3~5_sumout ,\Mult3~mult_ll_pl[0][17] ,\Mult3~mult_ll_pl[0][16] ,\Mult3~mult_ll_pl[0][15] ,\Mult3~mult_ll_pl[0][14] ,\Mult3~mult_ll_pl[0][13] ,\Mult3~mult_ll_pl[0][12] ,
\Mult3~mult_ll_pl[0][11] ,\Mult3~mult_ll_pl[0][10] ,\Mult3~mult_ll_pl[0][9] ,\Mult3~mult_ll_pl[0][8] }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_fetch|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_fetch|Mult1~mac .accumulate_clock = "none";
defparam \dsa_fetch|Mult1~mac .ax_clock = "none";
defparam \dsa_fetch|Mult1~mac .ax_width = 15;
defparam \dsa_fetch|Mult1~mac .ay_scan_in_clock = "none";
defparam \dsa_fetch|Mult1~mac .ay_scan_in_width = 17;
defparam \dsa_fetch|Mult1~mac .ay_use_scan_in = "false";
defparam \dsa_fetch|Mult1~mac .az_clock = "none";
defparam \dsa_fetch|Mult1~mac .bx_clock = "none";
defparam \dsa_fetch|Mult1~mac .bx_width = 14;
defparam \dsa_fetch|Mult1~mac .by_clock = "none";
defparam \dsa_fetch|Mult1~mac .by_use_scan_in = "false";
defparam \dsa_fetch|Mult1~mac .by_width = 18;
defparam \dsa_fetch|Mult1~mac .bz_clock = "none";
defparam \dsa_fetch|Mult1~mac .coef_a_0 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_1 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_2 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_3 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_4 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_5 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_6 = 0;
defparam \dsa_fetch|Mult1~mac .coef_a_7 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_0 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_1 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_2 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_3 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_4 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_5 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_6 = 0;
defparam \dsa_fetch|Mult1~mac .coef_b_7 = 0;
defparam \dsa_fetch|Mult1~mac .coef_sel_a_clock = "none";
defparam \dsa_fetch|Mult1~mac .coef_sel_b_clock = "none";
defparam \dsa_fetch|Mult1~mac .delay_scan_out_ay = "false";
defparam \dsa_fetch|Mult1~mac .delay_scan_out_by = "false";
defparam \dsa_fetch|Mult1~mac .enable_double_accum = "false";
defparam \dsa_fetch|Mult1~mac .load_const_clock = "none";
defparam \dsa_fetch|Mult1~mac .load_const_value = 0;
defparam \dsa_fetch|Mult1~mac .mode_sub_location = 0;
defparam \dsa_fetch|Mult1~mac .negate_clock = "none";
defparam \dsa_fetch|Mult1~mac .operand_source_max = "input";
defparam \dsa_fetch|Mult1~mac .operand_source_may = "input";
defparam \dsa_fetch|Mult1~mac .operand_source_mbx = "input";
defparam \dsa_fetch|Mult1~mac .operand_source_mby = "input";
defparam \dsa_fetch|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \dsa_fetch|Mult1~mac .output_clock = "none";
defparam \dsa_fetch|Mult1~mac .preadder_subtract_a = "false";
defparam \dsa_fetch|Mult1~mac .preadder_subtract_b = "false";
defparam \dsa_fetch|Mult1~mac .result_a_width = 64;
defparam \dsa_fetch|Mult1~mac .signed_max = "false";
defparam \dsa_fetch|Mult1~mac .signed_may = "false";
defparam \dsa_fetch|Mult1~mac .signed_mbx = "false";
defparam \dsa_fetch|Mult1~mac .signed_mby = "false";
defparam \dsa_fetch|Mult1~mac .sub_clock = "none";
defparam \dsa_fetch|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \dsa_fetch|Add8~13 (
// Equation(s):
// \dsa_fetch|Add8~13_sumout  = SUM(( \dsa_fetch|Mult1~309  ) + ( \dsa_fetch|Mult1~mac_resulta  ) + ( !VCC ))
// \dsa_fetch|Add8~14  = CARRY(( \dsa_fetch|Mult1~309  ) + ( \dsa_fetch|Mult1~mac_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~mac_resulta ),
	.datad(!\dsa_fetch|Mult1~309 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~13_sumout ),
	.cout(\dsa_fetch|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~13 .extended_lut = "off";
defparam \dsa_fetch|Add8~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \dsa_fetch|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \dsa_fetch|Add8~17 (
// Equation(s):
// \dsa_fetch|Add8~17_sumout  = SUM(( \dsa_fetch|Mult1~310  ) + ( GND ) + ( \dsa_fetch|Add8~14  ))
// \dsa_fetch|Add8~18  = CARRY(( \dsa_fetch|Mult1~310  ) + ( GND ) + ( \dsa_fetch|Add8~14  ))

	.dataa(!\dsa_fetch|Mult1~310 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~17_sumout ),
	.cout(\dsa_fetch|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~17 .extended_lut = "off";
defparam \dsa_fetch|Add8~17 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \dsa_fetch|Add8~21 (
// Equation(s):
// \dsa_fetch|Add8~21_sumout  = SUM(( \dsa_fetch|Mult1~311  ) + ( GND ) + ( \dsa_fetch|Add8~18  ))
// \dsa_fetch|Add8~22  = CARRY(( \dsa_fetch|Mult1~311  ) + ( GND ) + ( \dsa_fetch|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~311 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~21_sumout ),
	.cout(\dsa_fetch|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~21 .extended_lut = "off";
defparam \dsa_fetch|Add8~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \dsa_fetch|Add8~25 (
// Equation(s):
// \dsa_fetch|Add8~25_sumout  = SUM(( \dsa_fetch|Mult1~312  ) + ( GND ) + ( \dsa_fetch|Add8~22  ))
// \dsa_fetch|Add8~26  = CARRY(( \dsa_fetch|Mult1~312  ) + ( GND ) + ( \dsa_fetch|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~312 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~25_sumout ),
	.cout(\dsa_fetch|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~25 .extended_lut = "off";
defparam \dsa_fetch|Add8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \dsa_fetch|Add8~29 (
// Equation(s):
// \dsa_fetch|Add8~29_sumout  = SUM(( \dsa_fetch|Mult1~313  ) + ( GND ) + ( \dsa_fetch|Add8~26  ))
// \dsa_fetch|Add8~30  = CARRY(( \dsa_fetch|Mult1~313  ) + ( GND ) + ( \dsa_fetch|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~313 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~29_sumout ),
	.cout(\dsa_fetch|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~29 .extended_lut = "off";
defparam \dsa_fetch|Add8~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \dsa_fetch|Add8~33 (
// Equation(s):
// \dsa_fetch|Add8~33_sumout  = SUM(( \dsa_fetch|Mult1~314  ) + ( GND ) + ( \dsa_fetch|Add8~30  ))
// \dsa_fetch|Add8~34  = CARRY(( \dsa_fetch|Mult1~314  ) + ( GND ) + ( \dsa_fetch|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~314 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~33_sumout ),
	.cout(\dsa_fetch|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~33 .extended_lut = "off";
defparam \dsa_fetch|Add8~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \dsa_fetch|Add8~37 (
// Equation(s):
// \dsa_fetch|Add8~37_sumout  = SUM(( \dsa_fetch|Mult1~315  ) + ( GND ) + ( \dsa_fetch|Add8~34  ))
// \dsa_fetch|Add8~38  = CARRY(( \dsa_fetch|Mult1~315  ) + ( GND ) + ( \dsa_fetch|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~315 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~37_sumout ),
	.cout(\dsa_fetch|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~37 .extended_lut = "off";
defparam \dsa_fetch|Add8~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \dsa_fetch|Add8~41 (
// Equation(s):
// \dsa_fetch|Add8~41_sumout  = SUM(( \dsa_fetch|Mult1~316  ) + ( GND ) + ( \dsa_fetch|Add8~38  ))
// \dsa_fetch|Add8~42  = CARRY(( \dsa_fetch|Mult1~316  ) + ( GND ) + ( \dsa_fetch|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~316 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~41_sumout ),
	.cout(\dsa_fetch|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~41 .extended_lut = "off";
defparam \dsa_fetch|Add8~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \dsa_fetch|Add8~45 (
// Equation(s):
// \dsa_fetch|Add8~45_sumout  = SUM(( \dsa_fetch|Mult1~317  ) + ( GND ) + ( \dsa_fetch|Add8~42  ))
// \dsa_fetch|Add8~46  = CARRY(( \dsa_fetch|Mult1~317  ) + ( GND ) + ( \dsa_fetch|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult1~317 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~45_sumout ),
	.cout(\dsa_fetch|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~45 .extended_lut = "off";
defparam \dsa_fetch|Add8~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dsa_fetch|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \dsa_fetch|Add8~49 (
// Equation(s):
// \dsa_fetch|Add8~49_sumout  = SUM(( \dsa_fetch|Mult1~318  ) + ( GND ) + ( \dsa_fetch|Add8~46  ))
// \dsa_fetch|Add8~50  = CARRY(( \dsa_fetch|Mult1~318  ) + ( GND ) + ( \dsa_fetch|Add8~46  ))

	.dataa(!\dsa_fetch|Mult1~318 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~49_sumout ),
	.cout(\dsa_fetch|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~49 .extended_lut = "off";
defparam \dsa_fetch|Add8~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \dsa_fetch|Add8~53 (
// Equation(s):
// \dsa_fetch|Add8~53_sumout  = SUM(( \dsa_fetch|Mult1~319  ) + ( GND ) + ( \dsa_fetch|Add8~50  ))
// \dsa_fetch|Add8~54  = CARRY(( \dsa_fetch|Mult1~319  ) + ( GND ) + ( \dsa_fetch|Add8~50  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult1~319 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~53_sumout ),
	.cout(\dsa_fetch|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~53 .extended_lut = "off";
defparam \dsa_fetch|Add8~53 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fetch|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \dsa_fetch|Add8~57 (
// Equation(s):
// \dsa_fetch|Add8~57_sumout  = SUM(( \dsa_fetch|Mult1~320  ) + ( GND ) + ( \dsa_fetch|Add8~54  ))
// \dsa_fetch|Add8~58  = CARRY(( \dsa_fetch|Mult1~320  ) + ( GND ) + ( \dsa_fetch|Add8~54  ))

	.dataa(!\dsa_fetch|Mult1~320 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~57_sumout ),
	.cout(\dsa_fetch|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~57 .extended_lut = "off";
defparam \dsa_fetch|Add8~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \dsa_fetch|Add8~5 (
// Equation(s):
// \dsa_fetch|Add8~5_sumout  = SUM(( \dsa_fetch|Mult1~321  ) + ( GND ) + ( \dsa_fetch|Add8~58  ))
// \dsa_fetch|Add8~6  = CARRY(( \dsa_fetch|Mult1~321  ) + ( GND ) + ( \dsa_fetch|Add8~58  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult1~321 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~5_sumout ),
	.cout(\dsa_fetch|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~5 .extended_lut = "off";
defparam \dsa_fetch|Add8~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fetch|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \dsa_fetch|Add8~9 (
// Equation(s):
// \dsa_fetch|Add8~9_sumout  = SUM(( \dsa_fetch|Mult1~322  ) + ( GND ) + ( \dsa_fetch|Add8~6  ))
// \dsa_fetch|Add8~10  = CARRY(( \dsa_fetch|Mult1~322  ) + ( GND ) + ( \dsa_fetch|Add8~6  ))

	.dataa(!\dsa_fetch|Mult1~322 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~9_sumout ),
	.cout(\dsa_fetch|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~9 .extended_lut = "off";
defparam \dsa_fetch|Add8~9 .lut_mask = 64'h0000FFFF00005555;
defparam \dsa_fetch|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \dsa_fetch|Add8~1 (
// Equation(s):
// \dsa_fetch|Add8~1_sumout  = SUM(( \dsa_fetch|Mult1~323  ) + ( GND ) + ( \dsa_fetch|Add8~10  ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult1~323 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add8~1 .extended_lut = "off";
defparam \dsa_fetch|Add8~1 .lut_mask = 64'h0000FFFF00003333;
defparam \dsa_fetch|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N43
dffeas \dsa_fetch|addr_p11[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[15] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N26
dffeas \dsa_fetch|addr_p10[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~323 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[15] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \dsa_fetch|Add3~13 (
// Equation(s):
// \dsa_fetch|Add3~13_sumout  = SUM(( !\Mult3~mult_ll_pl[0][8]  $ (\dsa_fetch|Mult0~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \dsa_fetch|Add3~14  = CARRY(( !\Mult3~mult_ll_pl[0][8]  $ (\dsa_fetch|Mult0~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \dsa_fetch|Add3~15  = SHARE((\dsa_fetch|Mult0~8_resulta ) # (\Mult3~mult_ll_pl[0][8] ))

	.dataa(gnd),
	.datab(!\Mult3~mult_ll_pl[0][8] ),
	.datac(!\dsa_fetch|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_fetch|Add3~13_sumout ),
	.cout(\dsa_fetch|Add3~14 ),
	.shareout(\dsa_fetch|Add3~15 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~13 .extended_lut = "off";
defparam \dsa_fetch|Add3~13 .lut_mask = 64'h00003F3F0000C3C3;
defparam \dsa_fetch|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N3
cyclonev_lcell_comb \dsa_fetch|Add3~17 (
// Equation(s):
// \dsa_fetch|Add3~17_sumout  = SUM(( !\Mult3~mult_ll_pl[0][9]  $ (!\dsa_fetch|Mult0~9 ) ) + ( \dsa_fetch|Add3~15  ) + ( \dsa_fetch|Add3~14  ))
// \dsa_fetch|Add3~18  = CARRY(( !\Mult3~mult_ll_pl[0][9]  $ (!\dsa_fetch|Mult0~9 ) ) + ( \dsa_fetch|Add3~15  ) + ( \dsa_fetch|Add3~14  ))
// \dsa_fetch|Add3~19  = SHARE((\Mult3~mult_ll_pl[0][9]  & \dsa_fetch|Mult0~9 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][9] ),
	.datad(!\dsa_fetch|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~14 ),
	.sharein(\dsa_fetch|Add3~15 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~17_sumout ),
	.cout(\dsa_fetch|Add3~18 ),
	.shareout(\dsa_fetch|Add3~19 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~17 .extended_lut = "off";
defparam \dsa_fetch|Add3~17 .lut_mask = 64'h0000000F00000FF0;
defparam \dsa_fetch|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \dsa_fetch|Add3~21 (
// Equation(s):
// \dsa_fetch|Add3~21_sumout  = SUM(( !\dsa_fetch|Mult0~10  $ (!\Mult3~mult_ll_pl[0][10] ) ) + ( \dsa_fetch|Add3~19  ) + ( \dsa_fetch|Add3~18  ))
// \dsa_fetch|Add3~22  = CARRY(( !\dsa_fetch|Mult0~10  $ (!\Mult3~mult_ll_pl[0][10] ) ) + ( \dsa_fetch|Add3~19  ) + ( \dsa_fetch|Add3~18  ))
// \dsa_fetch|Add3~23  = SHARE((\dsa_fetch|Mult0~10  & \Mult3~mult_ll_pl[0][10] ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~10 ),
	.datac(!\Mult3~mult_ll_pl[0][10] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~18 ),
	.sharein(\dsa_fetch|Add3~19 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~21_sumout ),
	.cout(\dsa_fetch|Add3~22 ),
	.shareout(\dsa_fetch|Add3~23 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~21 .extended_lut = "off";
defparam \dsa_fetch|Add3~21 .lut_mask = 64'h0000030300003C3C;
defparam \dsa_fetch|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N9
cyclonev_lcell_comb \dsa_fetch|Add3~25 (
// Equation(s):
// \dsa_fetch|Add3~25_sumout  = SUM(( !\Mult3~mult_ll_pl[0][11]  $ (!\dsa_fetch|Mult0~11 ) ) + ( \dsa_fetch|Add3~23  ) + ( \dsa_fetch|Add3~22  ))
// \dsa_fetch|Add3~26  = CARRY(( !\Mult3~mult_ll_pl[0][11]  $ (!\dsa_fetch|Mult0~11 ) ) + ( \dsa_fetch|Add3~23  ) + ( \dsa_fetch|Add3~22  ))
// \dsa_fetch|Add3~27  = SHARE((\Mult3~mult_ll_pl[0][11]  & \dsa_fetch|Mult0~11 ))

	.dataa(!\Mult3~mult_ll_pl[0][11] ),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~22 ),
	.sharein(\dsa_fetch|Add3~23 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~25_sumout ),
	.cout(\dsa_fetch|Add3~26 ),
	.shareout(\dsa_fetch|Add3~27 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~25 .extended_lut = "off";
defparam \dsa_fetch|Add3~25 .lut_mask = 64'h0000050500005A5A;
defparam \dsa_fetch|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \dsa_fetch|Add3~29 (
// Equation(s):
// \dsa_fetch|Add3~29_sumout  = SUM(( !\dsa_fetch|Mult0~12  $ (!\Mult3~mult_ll_pl[0][12] ) ) + ( \dsa_fetch|Add3~27  ) + ( \dsa_fetch|Add3~26  ))
// \dsa_fetch|Add3~30  = CARRY(( !\dsa_fetch|Mult0~12  $ (!\Mult3~mult_ll_pl[0][12] ) ) + ( \dsa_fetch|Add3~27  ) + ( \dsa_fetch|Add3~26  ))
// \dsa_fetch|Add3~31  = SHARE((\dsa_fetch|Mult0~12  & \Mult3~mult_ll_pl[0][12] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~12 ),
	.datad(!\Mult3~mult_ll_pl[0][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~26 ),
	.sharein(\dsa_fetch|Add3~27 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~29_sumout ),
	.cout(\dsa_fetch|Add3~30 ),
	.shareout(\dsa_fetch|Add3~31 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~29 .extended_lut = "off";
defparam \dsa_fetch|Add3~29 .lut_mask = 64'h0000000F00000FF0;
defparam \dsa_fetch|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N15
cyclonev_lcell_comb \dsa_fetch|Add3~33 (
// Equation(s):
// \dsa_fetch|Add3~33_sumout  = SUM(( !\dsa_fetch|Mult0~13  $ (!\Mult3~mult_ll_pl[0][13] ) ) + ( \dsa_fetch|Add3~31  ) + ( \dsa_fetch|Add3~30  ))
// \dsa_fetch|Add3~34  = CARRY(( !\dsa_fetch|Mult0~13  $ (!\Mult3~mult_ll_pl[0][13] ) ) + ( \dsa_fetch|Add3~31  ) + ( \dsa_fetch|Add3~30  ))
// \dsa_fetch|Add3~35  = SHARE((\dsa_fetch|Mult0~13  & \Mult3~mult_ll_pl[0][13] ))

	.dataa(!\dsa_fetch|Mult0~13 ),
	.datab(!\Mult3~mult_ll_pl[0][13] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~30 ),
	.sharein(\dsa_fetch|Add3~31 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~33_sumout ),
	.cout(\dsa_fetch|Add3~34 ),
	.shareout(\dsa_fetch|Add3~35 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~33 .extended_lut = "off";
defparam \dsa_fetch|Add3~33 .lut_mask = 64'h0000111100006666;
defparam \dsa_fetch|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \dsa_fetch|Add3~37 (
// Equation(s):
// \dsa_fetch|Add3~37_sumout  = SUM(( !\Mult3~mult_ll_pl[0][14]  $ (!\dsa_fetch|Mult0~14 ) ) + ( \dsa_fetch|Add3~35  ) + ( \dsa_fetch|Add3~34  ))
// \dsa_fetch|Add3~38  = CARRY(( !\Mult3~mult_ll_pl[0][14]  $ (!\dsa_fetch|Mult0~14 ) ) + ( \dsa_fetch|Add3~35  ) + ( \dsa_fetch|Add3~34  ))
// \dsa_fetch|Add3~39  = SHARE((\Mult3~mult_ll_pl[0][14]  & \dsa_fetch|Mult0~14 ))

	.dataa(!\Mult3~mult_ll_pl[0][14] ),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~34 ),
	.sharein(\dsa_fetch|Add3~35 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~37_sumout ),
	.cout(\dsa_fetch|Add3~38 ),
	.shareout(\dsa_fetch|Add3~39 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~37 .extended_lut = "off";
defparam \dsa_fetch|Add3~37 .lut_mask = 64'h0000050500005A5A;
defparam \dsa_fetch|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \dsa_fetch|Add3~41 (
// Equation(s):
// \dsa_fetch|Add3~41_sumout  = SUM(( !\Mult3~mult_ll_pl[0][15]  $ (!\dsa_fetch|Mult0~15 ) ) + ( \dsa_fetch|Add3~39  ) + ( \dsa_fetch|Add3~38  ))
// \dsa_fetch|Add3~42  = CARRY(( !\Mult3~mult_ll_pl[0][15]  $ (!\dsa_fetch|Mult0~15 ) ) + ( \dsa_fetch|Add3~39  ) + ( \dsa_fetch|Add3~38  ))
// \dsa_fetch|Add3~43  = SHARE((\Mult3~mult_ll_pl[0][15]  & \dsa_fetch|Mult0~15 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][15] ),
	.datad(!\dsa_fetch|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~38 ),
	.sharein(\dsa_fetch|Add3~39 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~41_sumout ),
	.cout(\dsa_fetch|Add3~42 ),
	.shareout(\dsa_fetch|Add3~43 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~41 .extended_lut = "off";
defparam \dsa_fetch|Add3~41 .lut_mask = 64'h0000000F00000FF0;
defparam \dsa_fetch|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \dsa_fetch|Add3~45 (
// Equation(s):
// \dsa_fetch|Add3~45_sumout  = SUM(( !\dsa_fetch|Mult0~16  $ (!\Mult3~mult_ll_pl[0][16] ) ) + ( \dsa_fetch|Add3~43  ) + ( \dsa_fetch|Add3~42  ))
// \dsa_fetch|Add3~46  = CARRY(( !\dsa_fetch|Mult0~16  $ (!\Mult3~mult_ll_pl[0][16] ) ) + ( \dsa_fetch|Add3~43  ) + ( \dsa_fetch|Add3~42  ))
// \dsa_fetch|Add3~47  = SHARE((\dsa_fetch|Mult0~16  & \Mult3~mult_ll_pl[0][16] ))

	.dataa(!\dsa_fetch|Mult0~16 ),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][16] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~42 ),
	.sharein(\dsa_fetch|Add3~43 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~45_sumout ),
	.cout(\dsa_fetch|Add3~46 ),
	.shareout(\dsa_fetch|Add3~47 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~45 .extended_lut = "off";
defparam \dsa_fetch|Add3~45 .lut_mask = 64'h0000050500005A5A;
defparam \dsa_fetch|Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N27
cyclonev_lcell_comb \dsa_fetch|Add3~49 (
// Equation(s):
// \dsa_fetch|Add3~49_sumout  = SUM(( !\dsa_fetch|Mult0~17  $ (!\Mult3~mult_ll_pl[0][17] ) ) + ( \dsa_fetch|Add3~47  ) + ( \dsa_fetch|Add3~46  ))
// \dsa_fetch|Add3~50  = CARRY(( !\dsa_fetch|Mult0~17  $ (!\Mult3~mult_ll_pl[0][17] ) ) + ( \dsa_fetch|Add3~47  ) + ( \dsa_fetch|Add3~46  ))
// \dsa_fetch|Add3~51  = SHARE((\dsa_fetch|Mult0~17  & \Mult3~mult_ll_pl[0][17] ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~17 ),
	.datac(!\Mult3~mult_ll_pl[0][17] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~46 ),
	.sharein(\dsa_fetch|Add3~47 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~49_sumout ),
	.cout(\dsa_fetch|Add3~50 ),
	.shareout(\dsa_fetch|Add3~51 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~49 .extended_lut = "off";
defparam \dsa_fetch|Add3~49 .lut_mask = 64'h0000030300003C3C;
defparam \dsa_fetch|Add3~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N30
cyclonev_lcell_comb \dsa_fetch|Add3~53 (
// Equation(s):
// \dsa_fetch|Add3~53_sumout  = SUM(( !\Mult3~5_sumout  $ (!\dsa_fetch|Mult0~18 ) ) + ( \dsa_fetch|Add3~51  ) + ( \dsa_fetch|Add3~50  ))
// \dsa_fetch|Add3~54  = CARRY(( !\Mult3~5_sumout  $ (!\dsa_fetch|Mult0~18 ) ) + ( \dsa_fetch|Add3~51  ) + ( \dsa_fetch|Add3~50  ))
// \dsa_fetch|Add3~55  = SHARE((\Mult3~5_sumout  & \dsa_fetch|Mult0~18 ))

	.dataa(gnd),
	.datab(!\Mult3~5_sumout ),
	.datac(!\dsa_fetch|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~50 ),
	.sharein(\dsa_fetch|Add3~51 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~53_sumout ),
	.cout(\dsa_fetch|Add3~54 ),
	.shareout(\dsa_fetch|Add3~55 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~53 .extended_lut = "off";
defparam \dsa_fetch|Add3~53 .lut_mask = 64'h0000030300003C3C;
defparam \dsa_fetch|Add3~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N33
cyclonev_lcell_comb \dsa_fetch|Add3~57 (
// Equation(s):
// \dsa_fetch|Add3~57_sumout  = SUM(( !\dsa_fetch|Mult0~19  $ (!\Mult3~9_sumout ) ) + ( \dsa_fetch|Add3~55  ) + ( \dsa_fetch|Add3~54  ))
// \dsa_fetch|Add3~58  = CARRY(( !\dsa_fetch|Mult0~19  $ (!\Mult3~9_sumout ) ) + ( \dsa_fetch|Add3~55  ) + ( \dsa_fetch|Add3~54  ))
// \dsa_fetch|Add3~59  = SHARE((\dsa_fetch|Mult0~19  & \Mult3~9_sumout ))

	.dataa(!\dsa_fetch|Mult0~19 ),
	.datab(gnd),
	.datac(!\Mult3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~54 ),
	.sharein(\dsa_fetch|Add3~55 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~57_sumout ),
	.cout(\dsa_fetch|Add3~58 ),
	.shareout(\dsa_fetch|Add3~59 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~57 .extended_lut = "off";
defparam \dsa_fetch|Add3~57 .lut_mask = 64'h0000050500005A5A;
defparam \dsa_fetch|Add3~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N36
cyclonev_lcell_comb \dsa_fetch|Add3~61 (
// Equation(s):
// \dsa_fetch|Add3~61_sumout  = SUM(( !\Mult3~13_sumout  $ (!\dsa_fetch|Mult0~20 ) ) + ( \dsa_fetch|Add3~59  ) + ( \dsa_fetch|Add3~58  ))
// \dsa_fetch|Add3~62  = CARRY(( !\Mult3~13_sumout  $ (!\dsa_fetch|Mult0~20 ) ) + ( \dsa_fetch|Add3~59  ) + ( \dsa_fetch|Add3~58  ))
// \dsa_fetch|Add3~63  = SHARE((\Mult3~13_sumout  & \dsa_fetch|Mult0~20 ))

	.dataa(gnd),
	.datab(!\Mult3~13_sumout ),
	.datac(!\dsa_fetch|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~58 ),
	.sharein(\dsa_fetch|Add3~59 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~61_sumout ),
	.cout(\dsa_fetch|Add3~62 ),
	.shareout(\dsa_fetch|Add3~63 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~61 .extended_lut = "off";
defparam \dsa_fetch|Add3~61 .lut_mask = 64'h0000030300003C3C;
defparam \dsa_fetch|Add3~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \dsa_fetch|Add3~5 (
// Equation(s):
// \dsa_fetch|Add3~5_sumout  = SUM(( !\Mult3~17_sumout  $ (!\dsa_fetch|Mult0~21 ) ) + ( \dsa_fetch|Add3~63  ) + ( \dsa_fetch|Add3~62  ))
// \dsa_fetch|Add3~6  = CARRY(( !\Mult3~17_sumout  $ (!\dsa_fetch|Mult0~21 ) ) + ( \dsa_fetch|Add3~63  ) + ( \dsa_fetch|Add3~62  ))
// \dsa_fetch|Add3~7  = SHARE((\Mult3~17_sumout  & \dsa_fetch|Mult0~21 ))

	.dataa(!\Mult3~17_sumout ),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~62 ),
	.sharein(\dsa_fetch|Add3~63 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~5_sumout ),
	.cout(\dsa_fetch|Add3~6 ),
	.shareout(\dsa_fetch|Add3~7 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~5 .extended_lut = "off";
defparam \dsa_fetch|Add3~5 .lut_mask = 64'h0000050500005A5A;
defparam \dsa_fetch|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \dsa_fetch|Add3~9 (
// Equation(s):
// \dsa_fetch|Add3~9_sumout  = SUM(( !\dsa_fetch|Mult0~22  $ (!\Mult3~21_sumout ) ) + ( \dsa_fetch|Add3~7  ) + ( \dsa_fetch|Add3~6  ))
// \dsa_fetch|Add3~10  = CARRY(( !\dsa_fetch|Mult0~22  $ (!\Mult3~21_sumout ) ) + ( \dsa_fetch|Add3~7  ) + ( \dsa_fetch|Add3~6  ))
// \dsa_fetch|Add3~11  = SHARE((\dsa_fetch|Mult0~22  & \Mult3~21_sumout ))

	.dataa(gnd),
	.datab(!\dsa_fetch|Mult0~22 ),
	.datac(!\Mult3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~6 ),
	.sharein(\dsa_fetch|Add3~7 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~9_sumout ),
	.cout(\dsa_fetch|Add3~10 ),
	.shareout(\dsa_fetch|Add3~11 ));
// synopsys translate_off
defparam \dsa_fetch|Add3~9 .extended_lut = "off";
defparam \dsa_fetch|Add3~9 .lut_mask = 64'h0000030300003C3C;
defparam \dsa_fetch|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N45
cyclonev_lcell_comb \dsa_fetch|Add3~1 (
// Equation(s):
// \dsa_fetch|Add3~1_sumout  = SUM(( !\Mult3~1_sumout  $ (!\dsa_fetch|Mult0~23 ) ) + ( \dsa_fetch|Add3~11  ) + ( \dsa_fetch|Add3~10  ))

	.dataa(!\Mult3~1_sumout ),
	.datab(gnd),
	.datac(!\dsa_fetch|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_fetch|Add3~10 ),
	.sharein(\dsa_fetch|Add3~11 ),
	.combout(),
	.sumout(\dsa_fetch|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|Add3~1 .extended_lut = "off";
defparam \dsa_fetch|Add3~1 .lut_mask = 64'h0000000000005A5A;
defparam \dsa_fetch|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X30_Y7_N47
dffeas \dsa_fetch|addr_p01[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[15] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \ram_rdaddress[15]~0 (
// Equation(s):
// \ram_rdaddress[15]~0_combout  = ( \dsa_fetch|addr_p10 [15] & ( \dsa_fetch|addr_p01 [15] & ( (((!\dsa_fetch|state.ST_FETCH_3~q ) # (\dsa_fetch|addr_p11 [15])) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( 
// !\dsa_fetch|addr_p10 [15] & ( \dsa_fetch|addr_p01 [15] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q ) # ((!\dsa_fetch|state.ST_FETCH_1~q  & \dsa_fetch|addr_p11 [15])))) ) ) ) # ( \dsa_fetch|addr_p10 [15] & ( 
// !\dsa_fetch|addr_p01 [15] & ( ((\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [15]) # (\dsa_fetch|state.ST_FETCH_1~q )))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [15] & ( !\dsa_fetch|addr_p01 [15] & ( 
// (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (!\dsa_fetch|state.ST_FETCH_1~q  & (\dsa_fetch|state.ST_FETCH_3~q  & \dsa_fetch|addr_p11 [15]))) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datad(!\dsa_fetch|addr_p11 [15]),
	.datae(!\dsa_fetch|addr_p10 [15]),
	.dataf(!\dsa_fetch|addr_p01 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[15]~0 .extended_lut = "off";
defparam \ram_rdaddress[15]~0 .lut_mask = 64'h0008575FA0A8F7FF;
defparam \ram_rdaddress[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( manual_addr[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( manual_addr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!manual_addr[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \always1~1_combout  ) + ( manual_addr[8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \always1~1_combout  ) + ( manual_addr[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!manual_addr[8]),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( manual_addr[9] ) + ( \always1~1_combout  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( manual_addr[9] ) + ( \always1~1_combout  ) + ( \Add0~34  ))

	.dataa(!manual_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always1~1_combout ),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \manual_addr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[9] .is_wysiwyg = "true";
defparam \manual_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( manual_addr[10] ) + ( \always1~1_combout  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( manual_addr[10] ) + ( \always1~1_combout  ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!manual_addr[10]),
	.datac(!\always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \manual_addr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[10] .is_wysiwyg = "true";
defparam \manual_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( manual_addr[11] ) + ( \always1~1_combout  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( manual_addr[11] ) + ( \always1~1_combout  ) + ( \Add0~42  ))

	.dataa(!manual_addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always1~1_combout ),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N35
dffeas \manual_addr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[11] .is_wysiwyg = "true";
defparam \manual_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( manual_addr[12] ) + ( \always1~1_combout  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( manual_addr[12] ) + ( \always1~1_combout  ) + ( \Add0~46  ))

	.dataa(!\always1~1_combout ),
	.datab(gnd),
	.datac(!manual_addr[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \manual_addr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[12] .is_wysiwyg = "true";
defparam \manual_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( manual_addr[13] ) + ( \always1~1_combout  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( manual_addr[13] ) + ( \always1~1_combout  ) + ( \Add0~50  ))

	.dataa(!\always1~1_combout ),
	.datab(gnd),
	.datac(!manual_addr[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \manual_addr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[13] .is_wysiwyg = "true";
defparam \manual_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( manual_addr[14] ) + ( \always1~1_combout  ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( manual_addr[14] ) + ( \always1~1_combout  ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!manual_addr[14]),
	.datac(!\always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \manual_addr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[14] .is_wysiwyg = "true";
defparam \manual_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !manual_addr[15] & ( !manual_addr[10] & ( (!manual_addr[12] & (!manual_addr[14] & (!manual_addr[11] & !manual_addr[13]))) ) ) )

	.dataa(!manual_addr[12]),
	.datab(!manual_addr[14]),
	.datac(!manual_addr[11]),
	.datad(!manual_addr[13]),
	.datae(!manual_addr[15]),
	.dataf(!manual_addr[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \key_prev[0]~1 (
// Equation(s):
// \key_prev[0]~1_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_prev[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_prev[0]~1 .extended_lut = "off";
defparam \key_prev[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \key_prev[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \key_prev[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\key_prev[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[0] .is_wysiwyg = "true";
defparam \key_prev[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !key_prev[0] & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!key_prev[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \key_prev[1]~0 (
// Equation(s):
// \key_prev[1]~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_prev[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_prev[1]~0 .extended_lut = "off";
defparam \key_prev[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \key_prev[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \key_prev[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\key_prev[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[1] .is_wysiwyg = "true";
defparam \key_prev[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !manual_addr[2] & ( !manual_addr[0] & ( (!manual_addr[3] & !manual_addr[1]) ) ) )

	.dataa(!manual_addr[3]),
	.datab(gnd),
	.datac(!manual_addr[1]),
	.datad(gnd),
	.datae(!manual_addr[2]),
	.dataf(!manual_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hA0A0000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \manual_addr~0 (
// Equation(s):
// \manual_addr~0_combout  = ( key_prev[1] & ( \Equal0~0_combout  & ( \always1~0_combout  ) ) ) # ( !key_prev[1] & ( \Equal0~0_combout  & ( ((!\KEY[1]~input_o  & ((!\Equal0~2_combout ) # (!\Equal0~1_combout )))) # (\always1~0_combout ) ) ) ) # ( key_prev[1] 
// & ( !\Equal0~0_combout  & ( \always1~0_combout  ) ) ) # ( !key_prev[1] & ( !\Equal0~0_combout  & ( (!\KEY[1]~input_o ) # (\always1~0_combout ) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\always1~0_combout ),
	.datae(!key_prev[1]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\manual_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \manual_addr~0 .extended_lut = "off";
defparam \manual_addr~0 .lut_mask = 64'hF0FF00FFE0FF00FF;
defparam \manual_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \manual_addr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[0] .is_wysiwyg = "true";
defparam \manual_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( manual_addr[1] ) + ( \always1~1_combout  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( manual_addr[1] ) + ( \always1~1_combout  ) + ( \Add0~2  ))

	.dataa(!manual_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always1~1_combout ),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \manual_addr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[1] .is_wysiwyg = "true";
defparam \manual_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( manual_addr[2] ) + ( \always1~1_combout  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( manual_addr[2] ) + ( \always1~1_combout  ) + ( \Add0~6  ))

	.dataa(!\always1~1_combout ),
	.datab(!manual_addr[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000AAAA00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \manual_addr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[2] .is_wysiwyg = "true";
defparam \manual_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( manual_addr[3] ) + ( \always1~1_combout  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( manual_addr[3] ) + ( \always1~1_combout  ) + ( \Add0~10  ))

	.dataa(!\always1~1_combout ),
	.datab(gnd),
	.datac(!manual_addr[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \manual_addr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[3] .is_wysiwyg = "true";
defparam \manual_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( manual_addr[4] ) + ( \always1~1_combout  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( manual_addr[4] ) + ( \always1~1_combout  ) + ( \Add0~14  ))

	.dataa(!\always1~1_combout ),
	.datab(!manual_addr[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000AAAA00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \manual_addr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[4] .is_wysiwyg = "true";
defparam \manual_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( manual_addr[5] ) + ( \always1~1_combout  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( manual_addr[5] ) + ( \always1~1_combout  ) + ( \Add0~18  ))

	.dataa(!\always1~1_combout ),
	.datab(gnd),
	.datac(!manual_addr[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \manual_addr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[5] .is_wysiwyg = "true";
defparam \manual_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \always1~1_combout  ) + ( manual_addr[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \always1~1_combout  ) + ( manual_addr[6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!manual_addr[6]),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \manual_addr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[6] .is_wysiwyg = "true";
defparam \manual_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( manual_addr[7] ) + ( \always1~1_combout  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( manual_addr[7] ) + ( \always1~1_combout  ) + ( \Add0~26  ))

	.dataa(!manual_addr[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always1~1_combout ),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N23
dffeas \manual_addr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[7] .is_wysiwyg = "true";
defparam \manual_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \manual_addr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[8] .is_wysiwyg = "true";
defparam \manual_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !manual_addr[7] & ( !manual_addr[6] & ( (!manual_addr[8] & (!manual_addr[5] & (!manual_addr[9] & !manual_addr[4]))) ) ) )

	.dataa(!manual_addr[8]),
	.datab(!manual_addr[5]),
	.datac(!manual_addr[9]),
	.datad(!manual_addr[4]),
	.datae(!manual_addr[7]),
	.dataf(!manual_addr[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( !\KEY[1]~input_o  & ( (!key_prev[1] & ((!\Equal0~2_combout ) # ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!key_prev[1]),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'hFE00FE0000000000;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( manual_addr[15] ) + ( \always1~1_combout  ) + ( \Add0~58  ))

	.dataa(!\always1~1_combout ),
	.datab(gnd),
	.datac(!manual_addr[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N47
dffeas \manual_addr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\manual_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(manual_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \manual_addr[15] .is_wysiwyg = "true";
defparam \manual_addr[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCCCCCCCCFCCCFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h050505050F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0040000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hAAAAAAAAAFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000004000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h111111111F1F1F1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hAFAFAFAF5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF33FF33F33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'hA0A00000A0A00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h3F3F3F3FF3F3F3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h0CF30CF3FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000000005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h204C204C448C448C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\~QIC_CREATED_GND~I_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h353535350000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\~GND~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h000010150000BABF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h000A000A00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000015151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h02020202DA8ADA8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\~GND~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h00005555AAAAFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h0000000000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h00000080FFD5FFF7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h5050535350505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h3060306014501450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h3858385818301830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h50B850B880388038;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00C000C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0505050500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h00010F0100050F05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h8C8C8C8CCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h5A5A5A5A00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0505050505CD05CD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h000A000AAAA0AAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h3336333600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0000001070F0F0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'hAAAA00002AAA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h80FF80FF11001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h30303030F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h0F330F3300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h0537053705FF05FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h303F303F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00CC555500C05050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0055005500500050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h4303030343C30303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \vjtag_inst|DR1[7]~feeder (
// Equation(s):
// \vjtag_inst|DR1[7]~feeder_combout  = \altera_internal_jtag~TDIUTAP 

	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR1[7]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR1[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|DR1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h0054005403FF03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h55505550555F555F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h4474447400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000000070007;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \vjtag_inst|always1~0 (
// Equation(s):
// \vjtag_inst|always1~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|always1~0 .extended_lut = "off";
defparam \vjtag_inst|always1~0 .lut_mask = 64'h0000000002000200;
defparam \vjtag_inst|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \vjtag_inst|DR1[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[7] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \vjtag_inst|DR1[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[6] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \vjtag_inst|DR1[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[5] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \vjtag_inst|DR1[4]~feeder (
// Equation(s):
// \vjtag_inst|DR1[4]~feeder_combout  = \vjtag_inst|DR1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR1[4]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR1[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|DR1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \vjtag_inst|DR1[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[4] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \vjtag_inst|DR1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[3] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \vjtag_inst|DR1[2]~feeder (
// Equation(s):
// \vjtag_inst|DR1[2]~feeder_combout  = \vjtag_inst|DR1 [3]

	.dataa(!\vjtag_inst|DR1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR1[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR1[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \vjtag_inst|DR1[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[2] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \vjtag_inst|DR1[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[1] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \vjtag_inst|DR1[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR1[0] .is_wysiwyg = "true";
defparam \vjtag_inst|DR1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \vjtag_inst|DR_ADDR[15]~feeder (
// Equation(s):
// \vjtag_inst|DR_ADDR[15]~feeder_combout  = \altera_internal_jtag~TDIUTAP 

	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR_ADDR[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[15]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR_ADDR[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|DR_ADDR[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \vjtag_inst|always2~1 (
// Equation(s):
// \vjtag_inst|always2~1_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|always2~1 .extended_lut = "off";
defparam \vjtag_inst|always2~1 .lut_mask = 64'h0000000000040004;
defparam \vjtag_inst|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \vjtag_inst|DR_ADDR[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR_ADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[15] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \vjtag_inst|DR_ADDR[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[14] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \vjtag_inst|DR_ADDR[13]~feeder (
// Equation(s):
// \vjtag_inst|DR_ADDR[13]~feeder_combout  = \vjtag_inst|DR_ADDR [14]

	.dataa(gnd),
	.datab(!\vjtag_inst|DR_ADDR [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR_ADDR[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[13]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR_ADDR[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|DR_ADDR[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \vjtag_inst|DR_ADDR[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR_ADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[13] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \vjtag_inst|DR_ADDR[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [13]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[12] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \vjtag_inst|DR_ADDR[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [12]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[11] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \vjtag_inst|DR_ADDR[10]~feeder (
// Equation(s):
// \vjtag_inst|DR_ADDR[10]~feeder_combout  = \vjtag_inst|DR_ADDR [11]

	.dataa(!\vjtag_inst|DR_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR_ADDR[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[10]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR_ADDR[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR_ADDR[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \vjtag_inst|DR_ADDR[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR_ADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[10] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \vjtag_inst|DR_ADDR[9]~feeder (
// Equation(s):
// \vjtag_inst|DR_ADDR[9]~feeder_combout  = \vjtag_inst|DR_ADDR [10]

	.dataa(gnd),
	.datab(!\vjtag_inst|DR_ADDR [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR_ADDR[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[9]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR_ADDR[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|DR_ADDR[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N22
dffeas \vjtag_inst|DR_ADDR[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR_ADDR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[9] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \vjtag_inst|DR_ADDR[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[8] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \vjtag_inst|DR_ADDR[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[7] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \vjtag_inst|DR_ADDR[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[6] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \vjtag_inst|DR_ADDR[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[5] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \vjtag_inst|DR_ADDR[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[4] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \vjtag_inst|DR_ADDR[3]~feeder (
// Equation(s):
// \vjtag_inst|DR_ADDR[3]~feeder_combout  = \vjtag_inst|DR_ADDR [4]

	.dataa(!\vjtag_inst|DR_ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR_ADDR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[3]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR_ADDR[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR_ADDR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \vjtag_inst|DR_ADDR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR_ADDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[3] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \vjtag_inst|DR_ADDR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[2] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \vjtag_inst|DR_ADDR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[1] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \vjtag_inst|DR_ADDR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR_ADDR[0] .is_wysiwyg = "true";
defparam \vjtag_inst|DR_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({img_width_out[15],img_width_out[14],img_width_out[13],img_width_out[12],img_width_out[11],img_width_out[10],img_width_out[9],img_width_out[8],img_width_out[7],img_width_out[6],img_width_out[5],img_width_out[4],img_width_out[3],img_width_out[2],img_width_out[1],img_width_out[0]}),
	.ay({\dsa_fsm|y_reg[15]~SCLR_LUT_combout ,\dsa_fsm|y_reg[14]~SCLR_LUT_combout ,\dsa_fsm|y_reg[13]~SCLR_LUT_combout ,\dsa_fsm|y_reg[12]~SCLR_LUT_combout ,\dsa_fsm|y_reg[11]~SCLR_LUT_combout ,\dsa_fsm|y_reg[10]~SCLR_LUT_combout ,\dsa_fsm|y_reg[9]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[8]~SCLR_LUT_combout ,\dsa_fsm|y_reg[7]~SCLR_LUT_combout ,\dsa_fsm|y_reg[6]~SCLR_LUT_combout ,\dsa_fsm|y_reg[5]~SCLR_LUT_combout ,\dsa_fsm|y_reg[4]~SCLR_LUT_combout ,\dsa_fsm|y_reg[3]~SCLR_LUT_combout ,\dsa_fsm|y_reg[2]~SCLR_LUT_combout ,
\dsa_fsm|y_reg[1]~SCLR_LUT_combout ,\dsa_fsm|y_reg[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\comb~0_combout }),
	.ena({vcc,vcc,\dsa_fsm|y_reg[14]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mac .accumulate_clock = "none";
defparam \Mult2~mac .ax_clock = "none";
defparam \Mult2~mac .ax_width = 16;
defparam \Mult2~mac .ay_scan_in_clock = "0";
defparam \Mult2~mac .ay_scan_in_width = 16;
defparam \Mult2~mac .ay_use_scan_in = "false";
defparam \Mult2~mac .az_clock = "none";
defparam \Mult2~mac .bx_clock = "none";
defparam \Mult2~mac .bx_width = 14;
defparam \Mult2~mac .by_clock = "none";
defparam \Mult2~mac .by_use_scan_in = "false";
defparam \Mult2~mac .by_width = 18;
defparam \Mult2~mac .bz_clock = "none";
defparam \Mult2~mac .coef_a_0 = 0;
defparam \Mult2~mac .coef_a_1 = 0;
defparam \Mult2~mac .coef_a_2 = 0;
defparam \Mult2~mac .coef_a_3 = 0;
defparam \Mult2~mac .coef_a_4 = 0;
defparam \Mult2~mac .coef_a_5 = 0;
defparam \Mult2~mac .coef_a_6 = 0;
defparam \Mult2~mac .coef_a_7 = 0;
defparam \Mult2~mac .coef_b_0 = 0;
defparam \Mult2~mac .coef_b_1 = 0;
defparam \Mult2~mac .coef_b_2 = 0;
defparam \Mult2~mac .coef_b_3 = 0;
defparam \Mult2~mac .coef_b_4 = 0;
defparam \Mult2~mac .coef_b_5 = 0;
defparam \Mult2~mac .coef_b_6 = 0;
defparam \Mult2~mac .coef_b_7 = 0;
defparam \Mult2~mac .coef_sel_a_clock = "none";
defparam \Mult2~mac .coef_sel_b_clock = "none";
defparam \Mult2~mac .delay_scan_out_ay = "false";
defparam \Mult2~mac .delay_scan_out_by = "false";
defparam \Mult2~mac .enable_double_accum = "false";
defparam \Mult2~mac .load_const_clock = "none";
defparam \Mult2~mac .load_const_value = 0;
defparam \Mult2~mac .mode_sub_location = 0;
defparam \Mult2~mac .negate_clock = "none";
defparam \Mult2~mac .operand_source_max = "input";
defparam \Mult2~mac .operand_source_may = "input";
defparam \Mult2~mac .operand_source_mbx = "input";
defparam \Mult2~mac .operand_source_mby = "input";
defparam \Mult2~mac .operation_mode = "m18x18_plus36";
defparam \Mult2~mac .output_clock = "none";
defparam \Mult2~mac .preadder_subtract_a = "false";
defparam \Mult2~mac .preadder_subtract_b = "false";
defparam \Mult2~mac .result_a_width = 64;
defparam \Mult2~mac .signed_max = "false";
defparam \Mult2~mac .signed_may = "false";
defparam \Mult2~mac .signed_mbx = "false";
defparam \Mult2~mac .signed_mby = "false";
defparam \Mult2~mac .sub_clock = "none";
defparam \Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \Mult2~mac_resulta  ) + ( \dsa_fsm|x_reg[0]~_Duplicate_2_q  ) + ( !VCC ))
// \Add3~14  = CARRY(( \Mult2~mac_resulta  ) + ( \dsa_fsm|x_reg[0]~_Duplicate_2_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[0]~_Duplicate_2_q ),
	.datad(!\Mult2~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \Mult2~309  ) + ( \dsa_fsm|x_reg[1]~_Duplicate_2_q  ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \Mult2~309  ) + ( \dsa_fsm|x_reg[1]~_Duplicate_2_q  ) + ( \Add3~14  ))

	.dataa(!\dsa_fsm|x_reg[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~309 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \Mult2~310  ) + ( \dsa_fsm|x_reg[2]~_Duplicate_2_q  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \Mult2~310  ) + ( \dsa_fsm|x_reg[2]~_Duplicate_2_q  ) + ( \Add3~18  ))

	.dataa(!\Mult2~310 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|x_reg[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \dsa_fsm|x_reg[3]~_Duplicate_2_q  ) + ( \Mult2~311  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \dsa_fsm|x_reg[3]~_Duplicate_2_q  ) + ( \Mult2~311  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[3]~_Duplicate_2_q ),
	.datac(!\Mult2~311 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \dsa_fsm|x_reg[4]~_Duplicate_2_q  ) + ( \Mult2~312  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \dsa_fsm|x_reg[4]~_Duplicate_2_q  ) + ( \Mult2~312  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!\Mult2~312 ),
	.datac(!\dsa_fsm|x_reg[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \Mult2~313  ) + ( \dsa_fsm|x_reg[5]~_Duplicate_2_q  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \Mult2~313  ) + ( \dsa_fsm|x_reg[5]~_Duplicate_2_q  ) + ( \Add3~30  ))

	.dataa(!\dsa_fsm|x_reg[5]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~313 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \dsa_fsm|x_reg[6]~_Duplicate_2_q  ) + ( \Mult2~314  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \dsa_fsm|x_reg[6]~_Duplicate_2_q  ) + ( \Mult2~314  ) + ( \Add3~34  ))

	.dataa(!\dsa_fsm|x_reg[6]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\Mult2~314 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \dsa_fsm|x_reg[7]~_Duplicate_2_q  ) + ( \Mult2~315  ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \dsa_fsm|x_reg[7]~_Duplicate_2_q  ) + ( \Mult2~315  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[7]~_Duplicate_2_q ),
	.datac(!\Mult2~315 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \dsa_fsm|x_reg[8]~_Duplicate_2_q  ) + ( \Mult2~316  ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \dsa_fsm|x_reg[8]~_Duplicate_2_q  ) + ( \Mult2~316  ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[8]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~316 ),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \dsa_fsm|x_reg[9]~_Duplicate_2_q  ) + ( \Mult2~317  ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( \dsa_fsm|x_reg[9]~_Duplicate_2_q  ) + ( \Mult2~317  ) + ( \Add3~46  ))

	.dataa(!\dsa_fsm|x_reg[9]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\Mult2~317 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \Mult2~318  ) + ( \dsa_fsm|x_reg[10]~_Duplicate_2_q  ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \Mult2~318  ) + ( \dsa_fsm|x_reg[10]~_Duplicate_2_q  ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[10]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(!\Mult2~318 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( \dsa_fsm|x_reg[11]~_Duplicate_2_q  ) + ( \Mult2~319  ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( \dsa_fsm|x_reg[11]~_Duplicate_2_q  ) + ( \Mult2~319  ) + ( \Add3~54  ))

	.dataa(!\Mult2~319 ),
	.datab(gnd),
	.datac(!\dsa_fsm|x_reg[11]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \dsa_fsm|x_reg[12]~_Duplicate_2_q  ) + ( \Mult2~320  ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( \dsa_fsm|x_reg[12]~_Duplicate_2_q  ) + ( \Mult2~320  ) + ( \Add3~58  ))

	.dataa(!\Mult2~320 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dsa_fsm|x_reg[12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \dsa_fsm|x_reg[13]~_Duplicate_2_q  ) + ( \Mult2~321  ) + ( \Add3~62  ))
// \Add3~10  = CARRY(( \dsa_fsm|x_reg[13]~_Duplicate_2_q  ) + ( \Mult2~321  ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!\dsa_fsm|x_reg[13]~_Duplicate_2_q ),
	.datac(!\Mult2~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \dsa_fsm|x_reg[14]~_Duplicate_2_q  ) + ( \Mult2~322  ) + ( \Add3~10  ))
// \Add3~6  = CARRY(( \dsa_fsm|x_reg[14]~_Duplicate_2_q  ) + ( \Mult2~322  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!\Mult2~322 ),
	.datac(!\dsa_fsm|x_reg[14]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[13]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[13]~feeder_combout  = \vjtag_inst|DR_ADDR [13]

	.dataa(!\vjtag_inst|DR_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[13]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|addr_out_jtag[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \vjtag_inst|always5~0 (
// Equation(s):
// \vjtag_inst|always5~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|always5~0 .extended_lut = "off";
defparam \vjtag_inst|always5~0 .lut_mask = 64'h0000000000000300;
defparam \vjtag_inst|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \vjtag_inst|addr_out_jtag[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[13] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N5
dffeas \vjtag_inst|addr_sync1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [13]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[13] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \vjtag_inst|addr_sync2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [13]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[13] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \vjtag_inst|addr_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [13]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[13] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \vjtag_inst|always4~0 (
// Equation(s):
// \vjtag_inst|always4~0_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|always4~0 .extended_lut = "off";
defparam \vjtag_inst|always4~0 .lut_mask = 64'h0002000200000000;
defparam \vjtag_inst|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \vjtag_inst|data_out_jtag[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[7] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \vjtag_inst|data_sync1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out_jtag [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[7] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \vjtag_inst|data_sync2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[7] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \vjtag_inst|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync2 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[7] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \vjtag_inst|data_out_jtag[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[6] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N10
dffeas \vjtag_inst|data_sync1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out_jtag [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[6] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \vjtag_inst|data_sync2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[6] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N32
dffeas \vjtag_inst|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync2 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[6] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N45
cyclonev_lcell_comb \jtag_data_out_prev[6]~feeder (
// Equation(s):
// \jtag_data_out_prev[6]~feeder_combout  = ( \vjtag_inst|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_out_prev[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_out_prev[6]~feeder .extended_lut = "off";
defparam \jtag_data_out_prev[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_out_prev[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \jtag_data_out_prev[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jtag_data_out_prev[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[6] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N4
dffeas \jtag_data_out_prev[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[7] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( jtag_data_out_prev[7] & ( (\vjtag_inst|data_out [7] & (!\vjtag_inst|data_out [6] $ (jtag_data_out_prev[6]))) ) ) # ( !jtag_data_out_prev[7] & ( (!\vjtag_inst|data_out [7] & (!\vjtag_inst|data_out [6] $ (jtag_data_out_prev[6]))) ) )

	.dataa(!\vjtag_inst|data_out [7]),
	.datab(gnd),
	.datac(!\vjtag_inst|data_out [6]),
	.datad(!jtag_data_out_prev[6]),
	.datae(!jtag_data_out_prev[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'hA00A5005A00A5005;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \vjtag_inst|data_out_jtag[1]~feeder (
// Equation(s):
// \vjtag_inst|data_out_jtag[1]~feeder_combout  = \vjtag_inst|DR1 [1]

	.dataa(gnd),
	.datab(!\vjtag_inst|DR1 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out_jtag[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out_jtag[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|data_out_jtag[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \vjtag_inst|data_out_jtag[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|data_out_jtag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[1] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \vjtag_inst|data_sync1[1]~feeder (
// Equation(s):
// \vjtag_inst|data_sync1[1]~feeder_combout  = ( \vjtag_inst|data_out_jtag [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out_jtag [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync1[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \vjtag_inst|data_sync1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[1] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \vjtag_inst|data_sync2[1]~feeder (
// Equation(s):
// \vjtag_inst|data_sync2[1]~feeder_combout  = ( \vjtag_inst|data_sync1 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_sync1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync2[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N40
dffeas \vjtag_inst|data_sync2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[1] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \vjtag_inst|data_out[1]~feeder (
// Equation(s):
// \vjtag_inst|data_out[1]~feeder_combout  = ( \vjtag_inst|data_sync2 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_sync2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N4
dffeas \vjtag_inst|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[1] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \jtag_data_out_prev[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[1] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \vjtag_inst|data_out_jtag[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[0] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \vjtag_inst|data_sync1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out_jtag [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[0] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N4
dffeas \vjtag_inst|data_sync2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[0] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N49
dffeas \vjtag_inst|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync2 [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[0] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \jtag_data_out_prev[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[0] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \vjtag_inst|data_out_jtag[2]~feeder (
// Equation(s):
// \vjtag_inst|data_out_jtag[2]~feeder_combout  = \vjtag_inst|DR1 [2]

	.dataa(!\vjtag_inst|DR1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out_jtag[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out_jtag[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|data_out_jtag[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \vjtag_inst|data_out_jtag[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|data_out_jtag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[2] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \vjtag_inst|data_sync1[2]~feeder (
// Equation(s):
// \vjtag_inst|data_sync1[2]~feeder_combout  = ( \vjtag_inst|data_out_jtag [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out_jtag [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync1[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \vjtag_inst|data_sync1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[2] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \vjtag_inst|data_sync2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[2] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \vjtag_inst|data_out[2]~feeder (
// Equation(s):
// \vjtag_inst|data_out[2]~feeder_combout  = ( \vjtag_inst|data_sync2 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_sync2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N58
dffeas \vjtag_inst|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[2] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \jtag_data_out_prev[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[2] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \vjtag_inst|data_out [2] & ( \vjtag_inst|data_out [0] & ( (jtag_data_out_prev[0] & (jtag_data_out_prev[2] & (!jtag_data_out_prev[1] $ (\vjtag_inst|data_out [1])))) ) ) ) # ( !\vjtag_inst|data_out [2] & ( \vjtag_inst|data_out [0] & ( 
// (jtag_data_out_prev[0] & (!jtag_data_out_prev[2] & (!jtag_data_out_prev[1] $ (\vjtag_inst|data_out [1])))) ) ) ) # ( \vjtag_inst|data_out [2] & ( !\vjtag_inst|data_out [0] & ( (!jtag_data_out_prev[0] & (jtag_data_out_prev[2] & (!jtag_data_out_prev[1] $ 
// (\vjtag_inst|data_out [1])))) ) ) ) # ( !\vjtag_inst|data_out [2] & ( !\vjtag_inst|data_out [0] & ( (!jtag_data_out_prev[0] & (!jtag_data_out_prev[2] & (!jtag_data_out_prev[1] $ (\vjtag_inst|data_out [1])))) ) ) )

	.dataa(!jtag_data_out_prev[1]),
	.datab(!\vjtag_inst|data_out [1]),
	.datac(!jtag_data_out_prev[0]),
	.datad(!jtag_data_out_prev[2]),
	.datae(!\vjtag_inst|data_out [2]),
	.dataf(!\vjtag_inst|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h9000009009000009;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \vjtag_inst|data_out_jtag[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[4] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \vjtag_inst|data_sync1[4]~feeder (
// Equation(s):
// \vjtag_inst|data_sync1[4]~feeder_combout  = ( \vjtag_inst|data_out_jtag [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out_jtag [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync1[4]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N52
dffeas \vjtag_inst|data_sync1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[4] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \vjtag_inst|data_sync2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[4] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N33
cyclonev_lcell_comb \vjtag_inst|data_out[4]~feeder (
// Equation(s):
// \vjtag_inst|data_out[4]~feeder_combout  = ( \vjtag_inst|data_sync2 [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_sync2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out[4]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N35
dffeas \vjtag_inst|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[4] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \jtag_data_out_prev[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[4] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \vjtag_inst|data_out_jtag[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR1 [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[3] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \vjtag_inst|data_sync1[3]~feeder (
// Equation(s):
// \vjtag_inst|data_sync1[3]~feeder_combout  = ( \vjtag_inst|data_out_jtag [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out_jtag [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync1[3]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \vjtag_inst|data_sync1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[3] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N58
dffeas \vjtag_inst|data_sync2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[3] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N21
cyclonev_lcell_comb \vjtag_inst|data_out[3]~feeder (
// Equation(s):
// \vjtag_inst|data_out[3]~feeder_combout  = ( \vjtag_inst|data_sync2 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_sync2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out[3]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N22
dffeas \vjtag_inst|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[3] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N28
dffeas \jtag_data_out_prev[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[3] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N3
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( jtag_data_out_prev[3] & ( (\vjtag_inst|data_out [3] & (!jtag_data_out_prev[4] $ (\vjtag_inst|data_out [4]))) ) ) # ( !jtag_data_out_prev[3] & ( (!\vjtag_inst|data_out [3] & (!jtag_data_out_prev[4] $ (\vjtag_inst|data_out [4]))) ) )

	.dataa(!jtag_data_out_prev[4]),
	.datab(gnd),
	.datac(!\vjtag_inst|data_out [3]),
	.datad(!\vjtag_inst|data_out [4]),
	.datae(gnd),
	.dataf(!jtag_data_out_prev[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \vjtag_inst|data_out_jtag[5]~feeder (
// Equation(s):
// \vjtag_inst|data_out_jtag[5]~feeder_combout  = \vjtag_inst|DR1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_out_jtag[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[5]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_out_jtag[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|data_out_jtag[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \vjtag_inst|data_out_jtag[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|data_out_jtag[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out_jtag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out_jtag[5] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out_jtag[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \vjtag_inst|data_sync1[5]~feeder (
// Equation(s):
// \vjtag_inst|data_sync1[5]~feeder_combout  = ( \vjtag_inst|data_out_jtag [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out_jtag [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|data_sync1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|data_sync1[5]~feeder .extended_lut = "off";
defparam \vjtag_inst|data_sync1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|data_sync1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \vjtag_inst|data_sync1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|data_sync1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync1[5] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \vjtag_inst|data_sync2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync1 [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_sync2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_sync2[5] .is_wysiwyg = "true";
defparam \vjtag_inst|data_sync2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N41
dffeas \vjtag_inst|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_sync2 [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|data_out[5] .is_wysiwyg = "true";
defparam \vjtag_inst|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \jtag_data_out_prev[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|data_out [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_out_prev[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_out_prev[5] .is_wysiwyg = "true";
defparam \jtag_data_out_prev[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( jtag_data_out_prev[5] & ( \vjtag_inst|data_out [5] & ( (!\Equal1~2_combout ) # ((!\Equal1~0_combout ) # (!\Equal1~1_combout )) ) ) ) # ( !jtag_data_out_prev[5] & ( \vjtag_inst|data_out [5] ) ) # ( jtag_data_out_prev[5] & ( 
// !\vjtag_inst|data_out [5] ) ) # ( !jtag_data_out_prev[5] & ( !\vjtag_inst|data_out [5] & ( (!\Equal1~2_combout ) # ((!\Equal1~0_combout ) # (!\Equal1~1_combout )) ) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(gnd),
	.datae(!jtag_data_out_prev[5]),
	.dataf(!\vjtag_inst|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'hFEFEFFFFFFFFFEFE;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas jtag_write_strobe(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Equal1~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_write_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam jtag_write_strobe.is_wysiwyg = "true";
defparam jtag_write_strobe.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  = ( \dsa_fsm|busy~combout  & ( \SW[1]~input_o  & ( (!\vjtag_inst|addr_out [13] & \jtag_write_strobe~q ) ) ) ) # ( !\dsa_fsm|busy~combout  & ( \SW[1]~input_o  & ( 
// (!\Add3~9_sumout  & \dsa_fsm|state.ST_WRITE~q ) ) ) ) # ( \dsa_fsm|busy~combout  & ( !\SW[1]~input_o  & ( (!\vjtag_inst|addr_out [13] & \jtag_write_strobe~q ) ) ) ) # ( !\dsa_fsm|busy~combout  & ( !\SW[1]~input_o  & ( (!\vjtag_inst|addr_out [13] & 
// \jtag_write_strobe~q ) ) ) )

	.dataa(!\vjtag_inst|addr_out [13]),
	.datab(!\jtag_write_strobe~q ),
	.datac(!\Add3~9_sumout ),
	.datad(!\dsa_fsm|state.ST_WRITE~q ),
	.datae(!\dsa_fsm|busy~combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 .lut_mask = 64'h2222222200F02222;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Mult2~323  ) + ( \dsa_fsm|x_reg[15]~_Duplicate_2_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_fsm|x_reg[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \vjtag_inst|addr_out_jtag[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[14] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \vjtag_inst|addr_sync1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[14] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \vjtag_inst|addr_sync2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[14] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \vjtag_inst|addr_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[14] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \SW[1]~input_o  & ( \dsa_fsm|state.ST_IDLE~q  & ( !\dsa_fsm|state.ST_DONE~q  ) ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h000000000000AAAA;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3] = ( \vjtag_inst|addr_out [14] & ( \always3~0_combout  & ( (!\Add3~5_sumout  & (\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & !\Add3~1_sumout )) ) ) ) 
// # ( !\vjtag_inst|addr_out [14] & ( \always3~0_combout  & ( (!\Add3~5_sumout  & (\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & !\Add3~1_sumout )) ) ) ) # ( !\vjtag_inst|addr_out [14] & ( !\always3~0_combout  & ( 
// (!\vjtag_inst|addr_out [15] & \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ) ) ) )

	.dataa(!\vjtag_inst|addr_out [15]),
	.datab(!\Add3~5_sumout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\vjtag_inst|addr_out [14]),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3] .lut_mask = 64'h0A0A00000C000C00;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N43
dffeas \dsa_fetch|addr_p01[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[14] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \dsa_fetch|addr_p10[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~322 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[14] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \dsa_fetch|addr_p11[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[14] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \ram_rdaddress[14]~6 (
// Equation(s):
// \ram_rdaddress[14]~6_combout  = ( \dsa_fetch|addr_p10 [14] & ( \dsa_fetch|addr_p11 [14] & ( ((\dsa_fetch|addr_p01 [14]) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q )) # (\dsa_fetch|state.ST_FETCH_3~q ) ) ) ) # ( !\dsa_fetch|addr_p10 [14] & ( 
// \dsa_fetch|addr_p11 [14] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p01 [14]))) # (\dsa_fetch|state.ST_FETCH_3~q  & (!\dsa_fetch|state.ST_FETCH_1~q )))) ) ) ) # ( \dsa_fetch|addr_p10 [14] & ( 
// !\dsa_fetch|addr_p11 [14] & ( ((!\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p01 [14]))) # (\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|state.ST_FETCH_1~q ))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [14] & ( 
// !\dsa_fetch|addr_p11 [14] & ( (!\dsa_fetch|state.ST_FETCH_3~q  & (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [14])) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datab(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datac(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datad(!\dsa_fetch|addr_p01 [14]),
	.datae(!\dsa_fetch|addr_p10 [14]),
	.dataf(!\dsa_fetch|addr_p11 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[14]~6 .extended_lut = "off";
defparam \ram_rdaddress[14]~6 .lut_mask = 64'h008837BF40C877FF;
defparam \ram_rdaddress[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N43
dffeas \dsa_fetch|addr_p00[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[14] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N48
cyclonev_lcell_comb \ram_rdaddress[5]~1 (
// Equation(s):
// \ram_rdaddress[5]~1_combout  = ( !\dsa_fetch|state.ST_FETCH_1~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & !\dsa_fetch|state.ST_FETCH_3~q ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fetch|state.ST_FETCH_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[5]~1 .extended_lut = "off";
defparam \ram_rdaddress[5]~1 .lut_mask = 64'h8888000088880000;
defparam \ram_rdaddress[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N4
dffeas \vjtag_inst|addr_out[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N9
cyclonev_lcell_comb \hex5_val[2]~2 (
// Equation(s):
// \hex5_val[2]~2_combout  = ( \SW[0]~input_o  & ( manual_addr[14] ) ) # ( !\SW[0]~input_o  & ( \vjtag_inst|addr_out[14]~DUPLICATE_q  ) )

	.dataa(!manual_addr[14]),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5_val[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5_val[2]~2 .extended_lut = "off";
defparam \hex5_val[2]~2 .lut_mask = 64'h0F0F55550F0F5555;
defparam \hex5_val[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \ram_rdaddress[5]~2 (
// Equation(s):
// \ram_rdaddress[5]~2_combout  = ( !\dsa_fetch|state.ST_SETUP~q  & ( (\dsa_fetch|state.ST_IDLE~q  & !\dsa_fetch|state.ST_DONE~q ) ) )

	.dataa(!\dsa_fetch|state.ST_IDLE~q ),
	.datab(gnd),
	.datac(!\dsa_fetch|state.ST_DONE~q ),
	.datad(gnd),
	.datae(!\dsa_fetch|state.ST_SETUP~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[5]~2 .extended_lut = "off";
defparam \ram_rdaddress[5]~2 .lut_mask = 64'h5050000050500000;
defparam \ram_rdaddress[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \ram_rdaddress[14]~7 (
// Equation(s):
// \ram_rdaddress[14]~7_combout  = ( \hex5_val[2]~2_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout ) # ((!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[14]~6_combout )) # (\ram_rdaddress[5]~1_combout  & ((\dsa_fetch|addr_p00 [14])))) ) ) 
// ) # ( !\hex5_val[2]~2_combout  & ( \ram_rdaddress[5]~2_combout  & ( (\always3~0_combout  & ((!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[14]~6_combout )) # (\ram_rdaddress[5]~1_combout  & ((\dsa_fetch|addr_p00 [14]))))) ) ) ) # ( 
// \hex5_val[2]~2_combout  & ( !\ram_rdaddress[5]~2_combout  & ( !\always3~0_combout  ) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\ram_rdaddress[14]~6_combout ),
	.datac(!\dsa_fetch|addr_p00 [14]),
	.datad(!\ram_rdaddress[5]~1_combout ),
	.datae(!\hex5_val[2]~2_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[14]~7 .extended_lut = "off";
defparam \ram_rdaddress[14]~7 .lut_mask = 64'h0000AAAA1105BBAF;
defparam \ram_rdaddress[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N40
dffeas \dsa_fetch|addr_p00[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[13] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \hex5_val[1]~1 (
// Equation(s):
// \hex5_val[1]~1_combout  = ( \SW[0]~input_o  & ( manual_addr[13] ) ) # ( !\SW[0]~input_o  & ( \vjtag_inst|addr_out [13] ) )

	.dataa(!\vjtag_inst|addr_out [13]),
	.datab(gnd),
	.datac(!manual_addr[13]),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5_val[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5_val[1]~1 .extended_lut = "off";
defparam \hex5_val[1]~1 .lut_mask = 64'h55550F0F55550F0F;
defparam \hex5_val[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N37
dffeas \dsa_fetch|addr_p11[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[13] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N40
dffeas \dsa_fetch|addr_p01[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[13] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N8
dffeas \dsa_fetch|addr_p10[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~321 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[13] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \ram_rdaddress[13]~4 (
// Equation(s):
// \ram_rdaddress[13]~4_combout  = ( \dsa_fetch|addr_p10 [13] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|state.ST_FETCH_1~q ) # (\dsa_fetch|addr_p11 [13])) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [13] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (\dsa_fetch|addr_p11 [13] & !\dsa_fetch|state.ST_FETCH_1~q )) ) ) ) # ( \dsa_fetch|addr_p10 [13] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [13]) # 
// (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [13] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [13]) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|addr_p11 [13]),
	.datac(!\dsa_fetch|addr_p01 [13]),
	.datad(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datae(!\dsa_fetch|addr_p10 [13]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[13]~4 .extended_lut = "off";
defparam \ram_rdaddress[13]~4 .lut_mask = 64'h0A0A5F5F220077FF;
defparam \ram_rdaddress[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \ram_rdaddress[13]~5 (
// Equation(s):
// \ram_rdaddress[13]~5_combout  = ( \ram_rdaddress[13]~4_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex5_val[1]~1_combout )))) # (\always3~0_combout  & ((!\ram_rdaddress[5]~1_combout ) # ((\dsa_fetch|addr_p00 [13])))) ) ) ) # 
// ( !\ram_rdaddress[13]~4_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex5_val[1]~1_combout )))) # (\always3~0_combout  & (\ram_rdaddress[5]~1_combout  & (\dsa_fetch|addr_p00 [13]))) ) ) ) # ( \ram_rdaddress[13]~4_combout  & ( 
// !\ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & \hex5_val[1]~1_combout ) ) ) ) # ( !\ram_rdaddress[13]~4_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & \hex5_val[1]~1_combout ) ) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\ram_rdaddress[5]~1_combout ),
	.datac(!\dsa_fetch|addr_p00 [13]),
	.datad(!\hex5_val[1]~1_combout ),
	.datae(!\ram_rdaddress[13]~4_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[13]~5 .extended_lut = "off";
defparam \ram_rdaddress[13]~5 .lut_mask = 64'h00AA00AA01AB45EF;
defparam \ram_rdaddress[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3] = ( !\ram_rdaddress[13]~5_combout  & ( (!\ram_rdaddress[15]~3_combout  & !\ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3] .lut_mask = 64'h8888888800000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \dsa_fetch|state.ST_DONE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|state.ST_FETCH_3~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (!\always3~0_combout  & (\vjtag_inst|addr_out [14] & (!\vjtag_inst|addr_out 
// [15]))) # (\always3~0_combout  & (((!\Add3~1_sumout )))) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (\vjtag_inst|addr_out [14] & (!\vjtag_inst|addr_out [15] & !\always3~0_combout )) ) 
// ) )

	.dataa(!\vjtag_inst|addr_out [14]),
	.datab(!\vjtag_inst|addr_out [15]),
	.datac(!\Add3~1_sumout ),
	.datad(!\always3~0_combout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3] .lut_mask = 64'h00000000440044F0;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout  = ( !\ram_rdaddress[13]~5_combout  & ( (!\ram_rdaddress[15]~3_combout  & \ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(gnd),
	.datac(!\ram_rdaddress[14]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  = ( \dsa_fsm|busy~combout  & ( \SW[1]~input_o  & ( (\vjtag_inst|addr_out [13] & \jtag_write_strobe~q ) ) ) ) # ( !\dsa_fsm|busy~combout  & ( \SW[1]~input_o  & ( 
// (\Add3~9_sumout  & \dsa_fsm|state.ST_WRITE~q ) ) ) ) # ( \dsa_fsm|busy~combout  & ( !\SW[1]~input_o  & ( (\vjtag_inst|addr_out [13] & \jtag_write_strobe~q ) ) ) ) # ( !\dsa_fsm|busy~combout  & ( !\SW[1]~input_o  & ( (\vjtag_inst|addr_out [13] & 
// \jtag_write_strobe~q ) ) ) )

	.dataa(!\vjtag_inst|addr_out [13]),
	.datab(!\jtag_write_strobe~q ),
	.datac(!\Add3~9_sumout ),
	.datad(!\dsa_fsm|state.ST_WRITE~q ),
	.datae(!\dsa_fsm|busy~combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 .lut_mask = 64'h11111111000F1111;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3] = ( \vjtag_inst|addr_out [15] & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\Add3~1_sumout  & (\always3~0_combout  & !\Add3~5_sumout )) ) ) ) 
// # ( !\vjtag_inst|addr_out [15] & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\always3~0_combout  & (((!\vjtag_inst|addr_out [14])))) # (\always3~0_combout  & (!\Add3~1_sumout  & ((!\Add3~5_sumout )))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\always3~0_combout ),
	.datac(!\vjtag_inst|addr_out [14]),
	.datad(!\Add3~5_sumout ),
	.datae(!\vjtag_inst|addr_out [15]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3] .lut_mask = 64'h00000000E2C02200;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout  = ( \ram_rdaddress[13]~5_combout  & ( (!\ram_rdaddress[15]~3_combout  & !\ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_rdaddress[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (!\always3~0_combout  & (((\vjtag_inst|addr_out [14] & \vjtag_inst|addr_out 
// [15])))) # (\always3~0_combout  & (\Add3~1_sumout )) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (!\always3~0_combout  & (\vjtag_inst|addr_out [14] & \vjtag_inst|addr_out [15])) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\always3~0_combout ),
	.datac(!\vjtag_inst|addr_out [14]),
	.datad(!\vjtag_inst|addr_out [15]),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3] .lut_mask = 64'h00000000000C111D;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout  = ( !\ram_rdaddress[13]~5_combout  & ( (\ram_rdaddress[15]~3_combout  & \ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y12_N0
cyclonev_mac \dsa_dp|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult4~mult_ll_pl[0][7] ,\Mult4~mult_ll_pl[0][6] ,\Mult4~mult_ll_pl[0][5] ,\Mult4~mult_ll_pl[0][4] ,\Mult4~mult_ll_pl[0][3] ,\Mult4~mult_ll_pl[0][2] ,\Mult4~mult_ll_pl[0][1] ,\Mult4~mult_ll_pl[0][0] }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult3~mult_ll_pl[0][7] ,\Mult3~mult_ll_pl[0][6] ,\Mult3~mult_ll_pl[0][5] ,\Mult3~mult_ll_pl[0][4] ,\Mult3~mult_ll_pl[0][3] ,\Mult3~mult_ll_pl[0][2] ,\Mult3~mult_ll_pl[0][1] ,\Mult3~mult_ll_pl[0][0] }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult3~8 .accumulate_clock = "none";
defparam \dsa_dp|Mult3~8 .ax_clock = "none";
defparam \dsa_dp|Mult3~8 .ax_width = 15;
defparam \dsa_dp|Mult3~8 .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult3~8 .ay_scan_in_width = 15;
defparam \dsa_dp|Mult3~8 .ay_use_scan_in = "false";
defparam \dsa_dp|Mult3~8 .az_clock = "none";
defparam \dsa_dp|Mult3~8 .bx_clock = "none";
defparam \dsa_dp|Mult3~8 .by_clock = "none";
defparam \dsa_dp|Mult3~8 .by_use_scan_in = "false";
defparam \dsa_dp|Mult3~8 .bz_clock = "none";
defparam \dsa_dp|Mult3~8 .coef_a_0 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_1 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_2 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_3 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_4 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_5 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_6 = 0;
defparam \dsa_dp|Mult3~8 .coef_a_7 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_0 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_1 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_2 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_3 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_4 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_5 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_6 = 0;
defparam \dsa_dp|Mult3~8 .coef_b_7 = 0;
defparam \dsa_dp|Mult3~8 .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult3~8 .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult3~8 .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult3~8 .delay_scan_out_by = "false";
defparam \dsa_dp|Mult3~8 .enable_double_accum = "false";
defparam \dsa_dp|Mult3~8 .load_const_clock = "none";
defparam \dsa_dp|Mult3~8 .load_const_value = 0;
defparam \dsa_dp|Mult3~8 .mode_sub_location = 0;
defparam \dsa_dp|Mult3~8 .negate_clock = "none";
defparam \dsa_dp|Mult3~8 .operand_source_max = "input";
defparam \dsa_dp|Mult3~8 .operand_source_may = "input";
defparam \dsa_dp|Mult3~8 .operand_source_mbx = "input";
defparam \dsa_dp|Mult3~8 .operand_source_mby = "input";
defparam \dsa_dp|Mult3~8 .operation_mode = "m18x18_full";
defparam \dsa_dp|Mult3~8 .output_clock = "none";
defparam \dsa_dp|Mult3~8 .preadder_subtract_a = "false";
defparam \dsa_dp|Mult3~8 .preadder_subtract_b = "false";
defparam \dsa_dp|Mult3~8 .result_a_width = 64;
defparam \dsa_dp|Mult3~8 .signed_max = "false";
defparam \dsa_dp|Mult3~8 .signed_may = "false";
defparam \dsa_dp|Mult3~8 .signed_mbx = "false";
defparam \dsa_dp|Mult3~8 .signed_mby = "false";
defparam \dsa_dp|Mult3~8 .sub_clock = "none";
defparam \dsa_dp|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N0
cyclonev_lcell_comb \dsa_dp|Add1~1 (
// Equation(s):
// \dsa_dp|Add1~1_sumout  = SUM(( !\Mult4~mult_ll_pl[0][0]  ) + ( VCC ) + ( !VCC ))
// \dsa_dp|Add1~2  = CARRY(( !\Mult4~mult_ll_pl[0][0]  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][0] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~1_sumout ),
	.cout(\dsa_dp|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~1 .extended_lut = "off";
defparam \dsa_dp|Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \dsa_dp|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N3
cyclonev_lcell_comb \dsa_dp|Add1~5 (
// Equation(s):
// \dsa_dp|Add1~5_sumout  = SUM(( !\Mult4~mult_ll_pl[0][1]  ) + ( GND ) + ( \dsa_dp|Add1~2  ))
// \dsa_dp|Add1~6  = CARRY(( !\Mult4~mult_ll_pl[0][1]  ) + ( GND ) + ( \dsa_dp|Add1~2  ))

	.dataa(!\Mult4~mult_ll_pl[0][1] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~5_sumout ),
	.cout(\dsa_dp|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~5 .extended_lut = "off";
defparam \dsa_dp|Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dsa_dp|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N6
cyclonev_lcell_comb \dsa_dp|Add1~9 (
// Equation(s):
// \dsa_dp|Add1~9_sumout  = SUM(( !\Mult4~mult_ll_pl[0][2]  ) + ( GND ) + ( \dsa_dp|Add1~6  ))
// \dsa_dp|Add1~10  = CARRY(( !\Mult4~mult_ll_pl[0][2]  ) + ( GND ) + ( \dsa_dp|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][2] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~9_sumout ),
	.cout(\dsa_dp|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~9 .extended_lut = "off";
defparam \dsa_dp|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N9
cyclonev_lcell_comb \dsa_dp|Add1~13 (
// Equation(s):
// \dsa_dp|Add1~13_sumout  = SUM(( !\Mult4~mult_ll_pl[0][3]  ) + ( GND ) + ( \dsa_dp|Add1~10  ))
// \dsa_dp|Add1~14  = CARRY(( !\Mult4~mult_ll_pl[0][3]  ) + ( GND ) + ( \dsa_dp|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][3] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~13_sumout ),
	.cout(\dsa_dp|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~13 .extended_lut = "off";
defparam \dsa_dp|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N12
cyclonev_lcell_comb \dsa_dp|Add1~17 (
// Equation(s):
// \dsa_dp|Add1~17_sumout  = SUM(( !\Mult4~mult_ll_pl[0][4]  ) + ( GND ) + ( \dsa_dp|Add1~14  ))
// \dsa_dp|Add1~18  = CARRY(( !\Mult4~mult_ll_pl[0][4]  ) + ( GND ) + ( \dsa_dp|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~17_sumout ),
	.cout(\dsa_dp|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~17 .extended_lut = "off";
defparam \dsa_dp|Add1~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N15
cyclonev_lcell_comb \dsa_dp|Add1~21 (
// Equation(s):
// \dsa_dp|Add1~21_sumout  = SUM(( !\Mult4~mult_ll_pl[0][5]  ) + ( GND ) + ( \dsa_dp|Add1~18  ))
// \dsa_dp|Add1~22  = CARRY(( !\Mult4~mult_ll_pl[0][5]  ) + ( GND ) + ( \dsa_dp|Add1~18  ))

	.dataa(!\Mult4~mult_ll_pl[0][5] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~21_sumout ),
	.cout(\dsa_dp|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~21 .extended_lut = "off";
defparam \dsa_dp|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dsa_dp|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N18
cyclonev_lcell_comb \dsa_dp|Add1~25 (
// Equation(s):
// \dsa_dp|Add1~25_sumout  = SUM(( !\Mult4~mult_ll_pl[0][6]  ) + ( GND ) + ( \dsa_dp|Add1~22  ))
// \dsa_dp|Add1~26  = CARRY(( !\Mult4~mult_ll_pl[0][6]  ) + ( GND ) + ( \dsa_dp|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~mult_ll_pl[0][6] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~25_sumout ),
	.cout(\dsa_dp|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~25 .extended_lut = "off";
defparam \dsa_dp|Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N21
cyclonev_lcell_comb \dsa_dp|Add1~29 (
// Equation(s):
// \dsa_dp|Add1~29_sumout  = SUM(( !\Mult4~mult_ll_pl[0][7]  ) + ( GND ) + ( \dsa_dp|Add1~26  ))
// \dsa_dp|Add1~30  = CARRY(( !\Mult4~mult_ll_pl[0][7]  ) + ( GND ) + ( \dsa_dp|Add1~26  ))

	.dataa(!\Mult4~mult_ll_pl[0][7] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~29_sumout ),
	.cout(\dsa_dp|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~29 .extended_lut = "off";
defparam \dsa_dp|Add1~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dsa_dp|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N24
cyclonev_lcell_comb \dsa_dp|Add1~33 (
// Equation(s):
// \dsa_dp|Add1~33_sumout  = SUM(( VCC ) + ( VCC ) + ( \dsa_dp|Add1~30  ))
// \dsa_dp|Add1~34  = CARRY(( VCC ) + ( VCC ) + ( \dsa_dp|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~33_sumout ),
	.cout(\dsa_dp|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~33 .extended_lut = "off";
defparam \dsa_dp|Add1~33 .lut_mask = 64'h000000000000FFFF;
defparam \dsa_dp|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N27
cyclonev_lcell_comb \dsa_dp|Add1~37 (
// Equation(s):
// \dsa_dp|Add1~37_sumout  = SUM(( VCC ) + ( GND ) + ( \dsa_dp|Add1~34  ))
// \dsa_dp|Add1~38  = CARRY(( VCC ) + ( GND ) + ( \dsa_dp|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~37_sumout ),
	.cout(\dsa_dp|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~37 .extended_lut = "off";
defparam \dsa_dp|Add1~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dsa_dp|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N30
cyclonev_lcell_comb \dsa_dp|Add1~41 (
// Equation(s):
// \dsa_dp|Add1~41_sumout  = SUM(( VCC ) + ( GND ) + ( \dsa_dp|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add1~41 .extended_lut = "off";
defparam \dsa_dp|Add1~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dsa_dp|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \dsa_dp|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,
\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~37_sumout ,\dsa_dp|Add1~33_sumout ,\dsa_dp|Add1~29_sumout ,\dsa_dp|Add1~25_sumout ,\dsa_dp|Add1~21_sumout ,\dsa_dp|Add1~17_sumout ,\dsa_dp|Add1~13_sumout ,\dsa_dp|Add1~9_sumout ,
\dsa_dp|Add1~5_sumout ,\dsa_dp|Add1~1_sumout }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult3~mult_ll_pl[0][7] ,\Mult3~mult_ll_pl[0][6] ,\Mult3~mult_ll_pl[0][5] ,\Mult3~mult_ll_pl[0][4] ,\Mult3~mult_ll_pl[0][3] ,\Mult3~mult_ll_pl[0][2] ,\Mult3~mult_ll_pl[0][1] ,\Mult3~mult_ll_pl[0][0] }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult1~8 .accumulate_clock = "none";
defparam \dsa_dp|Mult1~8 .ax_clock = "none";
defparam \dsa_dp|Mult1~8 .ax_width = 24;
defparam \dsa_dp|Mult1~8 .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult1~8 .ay_scan_in_width = 15;
defparam \dsa_dp|Mult1~8 .ay_use_scan_in = "false";
defparam \dsa_dp|Mult1~8 .az_clock = "none";
defparam \dsa_dp|Mult1~8 .bx_clock = "none";
defparam \dsa_dp|Mult1~8 .by_clock = "none";
defparam \dsa_dp|Mult1~8 .by_use_scan_in = "false";
defparam \dsa_dp|Mult1~8 .bz_clock = "none";
defparam \dsa_dp|Mult1~8 .coef_a_0 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_1 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_2 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_3 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_4 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_5 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_6 = 0;
defparam \dsa_dp|Mult1~8 .coef_a_7 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_0 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_1 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_2 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_3 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_4 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_5 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_6 = 0;
defparam \dsa_dp|Mult1~8 .coef_b_7 = 0;
defparam \dsa_dp|Mult1~8 .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult1~8 .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult1~8 .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult1~8 .delay_scan_out_by = "false";
defparam \dsa_dp|Mult1~8 .enable_double_accum = "false";
defparam \dsa_dp|Mult1~8 .load_const_clock = "none";
defparam \dsa_dp|Mult1~8 .load_const_value = 0;
defparam \dsa_dp|Mult1~8 .mode_sub_location = 0;
defparam \dsa_dp|Mult1~8 .negate_clock = "none";
defparam \dsa_dp|Mult1~8 .operand_source_max = "input";
defparam \dsa_dp|Mult1~8 .operand_source_may = "input";
defparam \dsa_dp|Mult1~8 .operand_source_mbx = "input";
defparam \dsa_dp|Mult1~8 .operand_source_mby = "input";
defparam \dsa_dp|Mult1~8 .operation_mode = "m27x27";
defparam \dsa_dp|Mult1~8 .output_clock = "none";
defparam \dsa_dp|Mult1~8 .preadder_subtract_a = "false";
defparam \dsa_dp|Mult1~8 .preadder_subtract_b = "false";
defparam \dsa_dp|Mult1~8 .result_a_width = 64;
defparam \dsa_dp|Mult1~8 .signed_max = "false";
defparam \dsa_dp|Mult1~8 .signed_may = "false";
defparam \dsa_dp|Mult1~8 .signed_mbx = "false";
defparam \dsa_dp|Mult1~8 .signed_mby = "false";
defparam \dsa_dp|Mult1~8 .sub_clock = "none";
defparam \dsa_dp|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \dsa_dp|Add0~1 (
// Equation(s):
// \dsa_dp|Add0~1_sumout  = SUM(( !\Mult3~mult_ll_pl[0][0]  ) + ( VCC ) + ( !VCC ))
// \dsa_dp|Add0~2  = CARRY(( !\Mult3~mult_ll_pl[0][0]  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Mult3~mult_ll_pl[0][0] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~1_sumout ),
	.cout(\dsa_dp|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~1 .extended_lut = "off";
defparam \dsa_dp|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \dsa_dp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \dsa_dp|Add0~5 (
// Equation(s):
// \dsa_dp|Add0~5_sumout  = SUM(( !\Mult3~mult_ll_pl[0][1]  ) + ( GND ) + ( \dsa_dp|Add0~2  ))
// \dsa_dp|Add0~6  = CARRY(( !\Mult3~mult_ll_pl[0][1]  ) + ( GND ) + ( \dsa_dp|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][1] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~5_sumout ),
	.cout(\dsa_dp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~5 .extended_lut = "off";
defparam \dsa_dp|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \dsa_dp|Add0~9 (
// Equation(s):
// \dsa_dp|Add0~9_sumout  = SUM(( !\Mult3~mult_ll_pl[0][2]  ) + ( GND ) + ( \dsa_dp|Add0~6  ))
// \dsa_dp|Add0~10  = CARRY(( !\Mult3~mult_ll_pl[0][2]  ) + ( GND ) + ( \dsa_dp|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][2] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~9_sumout ),
	.cout(\dsa_dp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~9 .extended_lut = "off";
defparam \dsa_dp|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N9
cyclonev_lcell_comb \dsa_dp|Add0~13 (
// Equation(s):
// \dsa_dp|Add0~13_sumout  = SUM(( !\Mult3~mult_ll_pl[0][3]  ) + ( GND ) + ( \dsa_dp|Add0~10  ))
// \dsa_dp|Add0~14  = CARRY(( !\Mult3~mult_ll_pl[0][3]  ) + ( GND ) + ( \dsa_dp|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][3] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~13_sumout ),
	.cout(\dsa_dp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~13 .extended_lut = "off";
defparam \dsa_dp|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \dsa_dp|Add0~17 (
// Equation(s):
// \dsa_dp|Add0~17_sumout  = SUM(( !\Mult3~mult_ll_pl[0][4]  ) + ( GND ) + ( \dsa_dp|Add0~14  ))
// \dsa_dp|Add0~18  = CARRY(( !\Mult3~mult_ll_pl[0][4]  ) + ( GND ) + ( \dsa_dp|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~17_sumout ),
	.cout(\dsa_dp|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~17 .extended_lut = "off";
defparam \dsa_dp|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N15
cyclonev_lcell_comb \dsa_dp|Add0~21 (
// Equation(s):
// \dsa_dp|Add0~21_sumout  = SUM(( !\Mult3~mult_ll_pl[0][5]  ) + ( GND ) + ( \dsa_dp|Add0~18  ))
// \dsa_dp|Add0~22  = CARRY(( !\Mult3~mult_ll_pl[0][5]  ) + ( GND ) + ( \dsa_dp|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][5] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~21_sumout ),
	.cout(\dsa_dp|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~21 .extended_lut = "off";
defparam \dsa_dp|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \dsa_dp|Add0~25 (
// Equation(s):
// \dsa_dp|Add0~25_sumout  = SUM(( !\Mult3~mult_ll_pl[0][6]  ) + ( GND ) + ( \dsa_dp|Add0~22  ))
// \dsa_dp|Add0~26  = CARRY(( !\Mult3~mult_ll_pl[0][6]  ) + ( GND ) + ( \dsa_dp|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~mult_ll_pl[0][6] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~25_sumout ),
	.cout(\dsa_dp|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~25 .extended_lut = "off";
defparam \dsa_dp|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dsa_dp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \dsa_dp|Add0~29 (
// Equation(s):
// \dsa_dp|Add0~29_sumout  = SUM(( !\Mult3~mult_ll_pl[0][7]  ) + ( GND ) + ( \dsa_dp|Add0~26  ))
// \dsa_dp|Add0~30  = CARRY(( !\Mult3~mult_ll_pl[0][7]  ) + ( GND ) + ( \dsa_dp|Add0~26  ))

	.dataa(!\Mult3~mult_ll_pl[0][7] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~29_sumout ),
	.cout(\dsa_dp|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~29 .extended_lut = "off";
defparam \dsa_dp|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dsa_dp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \dsa_dp|Add0~33 (
// Equation(s):
// \dsa_dp|Add0~33_sumout  = SUM(( VCC ) + ( VCC ) + ( \dsa_dp|Add0~30  ))
// \dsa_dp|Add0~34  = CARRY(( VCC ) + ( VCC ) + ( \dsa_dp|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~33_sumout ),
	.cout(\dsa_dp|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~33 .extended_lut = "off";
defparam \dsa_dp|Add0~33 .lut_mask = 64'h000000000000FFFF;
defparam \dsa_dp|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N27
cyclonev_lcell_comb \dsa_dp|Add0~37 (
// Equation(s):
// \dsa_dp|Add0~37_sumout  = SUM(( VCC ) + ( GND ) + ( \dsa_dp|Add0~34  ))
// \dsa_dp|Add0~38  = CARRY(( VCC ) + ( GND ) + ( \dsa_dp|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~37_sumout ),
	.cout(\dsa_dp|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~37 .extended_lut = "off";
defparam \dsa_dp|Add0~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dsa_dp|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \dsa_dp|Add0~41 (
// Equation(s):
// \dsa_dp|Add0~41_sumout  = SUM(( VCC ) + ( GND ) + ( \dsa_dp|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dsa_dp|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dsa_dp|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|Add0~41 .extended_lut = "off";
defparam \dsa_dp|Add0~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dsa_dp|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \dsa_dp|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,
\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~37_sumout ,\dsa_dp|Add0~33_sumout ,\dsa_dp|Add0~29_sumout ,\dsa_dp|Add0~25_sumout ,\dsa_dp|Add0~21_sumout ,\dsa_dp|Add0~17_sumout ,\dsa_dp|Add0~13_sumout ,\dsa_dp|Add0~9_sumout ,
\dsa_dp|Add0~5_sumout ,\dsa_dp|Add0~1_sumout }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult4~mult_ll_pl[0][7] ,\Mult4~mult_ll_pl[0][6] ,\Mult4~mult_ll_pl[0][5] ,\Mult4~mult_ll_pl[0][4] ,\Mult4~mult_ll_pl[0][3] ,\Mult4~mult_ll_pl[0][2] ,\Mult4~mult_ll_pl[0][1] ,\Mult4~mult_ll_pl[0][0] }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult2~8 .accumulate_clock = "none";
defparam \dsa_dp|Mult2~8 .ax_clock = "none";
defparam \dsa_dp|Mult2~8 .ax_width = 24;
defparam \dsa_dp|Mult2~8 .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult2~8 .ay_scan_in_width = 15;
defparam \dsa_dp|Mult2~8 .ay_use_scan_in = "false";
defparam \dsa_dp|Mult2~8 .az_clock = "none";
defparam \dsa_dp|Mult2~8 .bx_clock = "none";
defparam \dsa_dp|Mult2~8 .by_clock = "none";
defparam \dsa_dp|Mult2~8 .by_use_scan_in = "false";
defparam \dsa_dp|Mult2~8 .bz_clock = "none";
defparam \dsa_dp|Mult2~8 .coef_a_0 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_1 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_2 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_3 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_4 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_5 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_6 = 0;
defparam \dsa_dp|Mult2~8 .coef_a_7 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_0 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_1 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_2 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_3 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_4 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_5 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_6 = 0;
defparam \dsa_dp|Mult2~8 .coef_b_7 = 0;
defparam \dsa_dp|Mult2~8 .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult2~8 .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult2~8 .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult2~8 .delay_scan_out_by = "false";
defparam \dsa_dp|Mult2~8 .enable_double_accum = "false";
defparam \dsa_dp|Mult2~8 .load_const_clock = "none";
defparam \dsa_dp|Mult2~8 .load_const_value = 0;
defparam \dsa_dp|Mult2~8 .mode_sub_location = 0;
defparam \dsa_dp|Mult2~8 .negate_clock = "none";
defparam \dsa_dp|Mult2~8 .operand_source_max = "input";
defparam \dsa_dp|Mult2~8 .operand_source_may = "input";
defparam \dsa_dp|Mult2~8 .operand_source_mbx = "input";
defparam \dsa_dp|Mult2~8 .operand_source_mby = "input";
defparam \dsa_dp|Mult2~8 .operation_mode = "m27x27";
defparam \dsa_dp|Mult2~8 .output_clock = "none";
defparam \dsa_dp|Mult2~8 .preadder_subtract_a = "false";
defparam \dsa_dp|Mult2~8 .preadder_subtract_b = "false";
defparam \dsa_dp|Mult2~8 .result_a_width = 64;
defparam \dsa_dp|Mult2~8 .signed_max = "false";
defparam \dsa_dp|Mult2~8 .signed_may = "false";
defparam \dsa_dp|Mult2~8 .signed_mbx = "false";
defparam \dsa_dp|Mult2~8 .signed_mby = "false";
defparam \dsa_dp|Mult2~8 .sub_clock = "none";
defparam \dsa_dp|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \dsa_dp|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,
\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~41_sumout ,\dsa_dp|Add0~37_sumout ,\dsa_dp|Add0~33_sumout ,\dsa_dp|Add0~29_sumout ,\dsa_dp|Add0~25_sumout ,\dsa_dp|Add0~21_sumout ,\dsa_dp|Add0~17_sumout ,\dsa_dp|Add0~13_sumout ,\dsa_dp|Add0~9_sumout ,
\dsa_dp|Add0~5_sumout ,\dsa_dp|Add0~1_sumout }),
	.ay({\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,
\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~41_sumout ,\dsa_dp|Add1~37_sumout ,\dsa_dp|Add1~33_sumout ,\dsa_dp|Add1~29_sumout ,\dsa_dp|Add1~25_sumout ,\dsa_dp|Add1~21_sumout ,\dsa_dp|Add1~17_sumout ,\dsa_dp|Add1~13_sumout ,\dsa_dp|Add1~9_sumout ,
\dsa_dp|Add1~5_sumout ,\dsa_dp|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult0~8 .accumulate_clock = "none";
defparam \dsa_dp|Mult0~8 .ax_clock = "none";
defparam \dsa_dp|Mult0~8 .ax_width = 24;
defparam \dsa_dp|Mult0~8 .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult0~8 .ay_scan_in_width = 24;
defparam \dsa_dp|Mult0~8 .ay_use_scan_in = "false";
defparam \dsa_dp|Mult0~8 .az_clock = "none";
defparam \dsa_dp|Mult0~8 .bx_clock = "none";
defparam \dsa_dp|Mult0~8 .by_clock = "none";
defparam \dsa_dp|Mult0~8 .by_use_scan_in = "false";
defparam \dsa_dp|Mult0~8 .bz_clock = "none";
defparam \dsa_dp|Mult0~8 .coef_a_0 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_1 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_2 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_3 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_4 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_5 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_6 = 0;
defparam \dsa_dp|Mult0~8 .coef_a_7 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_0 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_1 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_2 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_3 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_4 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_5 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_6 = 0;
defparam \dsa_dp|Mult0~8 .coef_b_7 = 0;
defparam \dsa_dp|Mult0~8 .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult0~8 .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult0~8 .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult0~8 .delay_scan_out_by = "false";
defparam \dsa_dp|Mult0~8 .enable_double_accum = "false";
defparam \dsa_dp|Mult0~8 .load_const_clock = "none";
defparam \dsa_dp|Mult0~8 .load_const_value = 0;
defparam \dsa_dp|Mult0~8 .mode_sub_location = 0;
defparam \dsa_dp|Mult0~8 .negate_clock = "none";
defparam \dsa_dp|Mult0~8 .operand_source_max = "input";
defparam \dsa_dp|Mult0~8 .operand_source_may = "input";
defparam \dsa_dp|Mult0~8 .operand_source_mbx = "input";
defparam \dsa_dp|Mult0~8 .operand_source_mby = "input";
defparam \dsa_dp|Mult0~8 .operation_mode = "m27x27";
defparam \dsa_dp|Mult0~8 .output_clock = "none";
defparam \dsa_dp|Mult0~8 .preadder_subtract_a = "false";
defparam \dsa_dp|Mult0~8 .preadder_subtract_b = "false";
defparam \dsa_dp|Mult0~8 .result_a_width = 64;
defparam \dsa_dp|Mult0~8 .signed_max = "false";
defparam \dsa_dp|Mult0~8 .signed_may = "false";
defparam \dsa_dp|Mult0~8 .signed_mbx = "false";
defparam \dsa_dp|Mult0~8 .signed_mby = "false";
defparam \dsa_dp|Mult0~8 .sub_clock = "none";
defparam \dsa_dp|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \dsa_dp|Add2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout }),
	.ay({\dsa_dp|Mult2~31 ,\dsa_dp|Mult2~30 ,\dsa_dp|Mult2~29 ,\dsa_dp|Mult2~28 ,\dsa_dp|Mult2~27 ,\dsa_dp|Mult2~26 ,\dsa_dp|Mult2~25 ,\dsa_dp|Mult2~24 ,\dsa_dp|Mult2~23 ,\dsa_dp|Mult2~22 ,\dsa_dp|Mult2~21 ,\dsa_dp|Mult2~20 ,\dsa_dp|Mult2~19 ,\dsa_dp|Mult2~18 ,\dsa_dp|Mult2~17 ,
\dsa_dp|Mult2~16 }),
	.az(26'b00000000000000000000000000),
	.bx({\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout }),
	.by({\dsa_dp|Mult0~31 ,\dsa_dp|Mult0~30 ,\dsa_dp|Mult0~29 ,\dsa_dp|Mult0~28 ,\dsa_dp|Mult0~27 ,\dsa_dp|Mult0~26 ,\dsa_dp|Mult0~25 ,\dsa_dp|Mult0~24 ,\dsa_dp|Mult0~23 ,\dsa_dp|Mult0~22 ,\dsa_dp|Mult0~21 ,\dsa_dp|Mult0~20 ,\dsa_dp|Mult0~19 ,\dsa_dp|Mult0~18 ,\dsa_dp|Mult0~17 ,
\dsa_dp|Mult0~16 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\comb~0_combout }),
	.ena({vcc,\dsa_fetch|state.ST_FETCH_1~q ,\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Add2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Add2~8 .accumulate_clock = "none";
defparam \dsa_dp|Add2~8 .ax_clock = "0";
defparam \dsa_dp|Add2~8 .ax_width = 8;
defparam \dsa_dp|Add2~8 .ay_scan_in_clock = "none";
defparam \dsa_dp|Add2~8 .ay_scan_in_width = 16;
defparam \dsa_dp|Add2~8 .ay_use_scan_in = "false";
defparam \dsa_dp|Add2~8 .az_clock = "none";
defparam \dsa_dp|Add2~8 .bx_clock = "1";
defparam \dsa_dp|Add2~8 .bx_width = 8;
defparam \dsa_dp|Add2~8 .by_clock = "none";
defparam \dsa_dp|Add2~8 .by_use_scan_in = "false";
defparam \dsa_dp|Add2~8 .by_width = 16;
defparam \dsa_dp|Add2~8 .bz_clock = "none";
defparam \dsa_dp|Add2~8 .coef_a_0 = 0;
defparam \dsa_dp|Add2~8 .coef_a_1 = 0;
defparam \dsa_dp|Add2~8 .coef_a_2 = 0;
defparam \dsa_dp|Add2~8 .coef_a_3 = 0;
defparam \dsa_dp|Add2~8 .coef_a_4 = 0;
defparam \dsa_dp|Add2~8 .coef_a_5 = 0;
defparam \dsa_dp|Add2~8 .coef_a_6 = 0;
defparam \dsa_dp|Add2~8 .coef_a_7 = 0;
defparam \dsa_dp|Add2~8 .coef_b_0 = 0;
defparam \dsa_dp|Add2~8 .coef_b_1 = 0;
defparam \dsa_dp|Add2~8 .coef_b_2 = 0;
defparam \dsa_dp|Add2~8 .coef_b_3 = 0;
defparam \dsa_dp|Add2~8 .coef_b_4 = 0;
defparam \dsa_dp|Add2~8 .coef_b_5 = 0;
defparam \dsa_dp|Add2~8 .coef_b_6 = 0;
defparam \dsa_dp|Add2~8 .coef_b_7 = 0;
defparam \dsa_dp|Add2~8 .coef_sel_a_clock = "none";
defparam \dsa_dp|Add2~8 .coef_sel_b_clock = "none";
defparam \dsa_dp|Add2~8 .delay_scan_out_ay = "false";
defparam \dsa_dp|Add2~8 .delay_scan_out_by = "false";
defparam \dsa_dp|Add2~8 .enable_double_accum = "false";
defparam \dsa_dp|Add2~8 .load_const_clock = "none";
defparam \dsa_dp|Add2~8 .load_const_value = 0;
defparam \dsa_dp|Add2~8 .mode_sub_location = 0;
defparam \dsa_dp|Add2~8 .negate_clock = "none";
defparam \dsa_dp|Add2~8 .operand_source_max = "input";
defparam \dsa_dp|Add2~8 .operand_source_may = "input";
defparam \dsa_dp|Add2~8 .operand_source_mbx = "input";
defparam \dsa_dp|Add2~8 .operand_source_mby = "input";
defparam \dsa_dp|Add2~8 .operation_mode = "m18x18_sumof2";
defparam \dsa_dp|Add2~8 .output_clock = "none";
defparam \dsa_dp|Add2~8 .preadder_subtract_a = "false";
defparam \dsa_dp|Add2~8 .preadder_subtract_b = "false";
defparam \dsa_dp|Add2~8 .result_a_width = 64;
defparam \dsa_dp|Add2~8 .signed_max = "false";
defparam \dsa_dp|Add2~8 .signed_may = "false";
defparam \dsa_dp|Add2~8 .signed_mbx = "false";
defparam \dsa_dp|Add2~8 .signed_mby = "false";
defparam \dsa_dp|Add2~8 .sub_clock = "none";
defparam \dsa_dp|Add2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y8_N0
cyclonev_mac \dsa_dp|Mult6~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout }),
	.ay({\dsa_dp|Mult1~31 ,\dsa_dp|Mult1~30 ,\dsa_dp|Mult1~29 ,\dsa_dp|Mult1~28 ,\dsa_dp|Mult1~27 ,\dsa_dp|Mult1~26 ,\dsa_dp|Mult1~25 ,\dsa_dp|Mult1~24 ,\dsa_dp|Mult1~23 ,\dsa_dp|Mult1~22 ,\dsa_dp|Mult1~21 ,\dsa_dp|Mult1~20 ,\dsa_dp|Mult1~19 ,\dsa_dp|Mult1~18 ,\dsa_dp|Mult1~17 ,
\dsa_dp|Mult1~16 }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\dsa_dp|Add2~32 ,\dsa_dp|Add2~31 ,\dsa_dp|Add2~30 ,\dsa_dp|Add2~29 ,\dsa_dp|Add2~28 ,\dsa_dp|Add2~27 ,\dsa_dp|Add2~26 }),
	.by({\dsa_dp|Add2~25 ,\dsa_dp|Add2~24 ,\dsa_dp|Add2~23 ,\dsa_dp|Add2~22 ,\dsa_dp|Add2~21 ,\dsa_dp|Add2~20 ,\dsa_dp|Add2~19 ,\dsa_dp|Add2~18 ,\dsa_dp|Add2~17 ,\dsa_dp|Add2~16 ,\dsa_dp|Add2~15 ,\dsa_dp|Add2~14 ,\dsa_dp|Add2~13 ,\dsa_dp|Add2~12 ,\dsa_dp|Add2~11 ,\dsa_dp|Add2~10 ,
\dsa_dp|Add2~9 ,\dsa_dp|Add2~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\comb~0_combout }),
	.ena({vcc,vcc,\dsa_fetch|state.ST_FETCH_3~q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult6~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult6~mac .accumulate_clock = "none";
defparam \dsa_dp|Mult6~mac .ax_clock = "0";
defparam \dsa_dp|Mult6~mac .ax_width = 8;
defparam \dsa_dp|Mult6~mac .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult6~mac .ay_scan_in_width = 16;
defparam \dsa_dp|Mult6~mac .ay_use_scan_in = "false";
defparam \dsa_dp|Mult6~mac .az_clock = "none";
defparam \dsa_dp|Mult6~mac .bx_clock = "none";
defparam \dsa_dp|Mult6~mac .bx_width = 8;
defparam \dsa_dp|Mult6~mac .by_clock = "none";
defparam \dsa_dp|Mult6~mac .by_use_scan_in = "false";
defparam \dsa_dp|Mult6~mac .by_width = 18;
defparam \dsa_dp|Mult6~mac .bz_clock = "none";
defparam \dsa_dp|Mult6~mac .coef_a_0 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_1 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_2 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_3 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_4 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_5 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_6 = 0;
defparam \dsa_dp|Mult6~mac .coef_a_7 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_0 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_1 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_2 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_3 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_4 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_5 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_6 = 0;
defparam \dsa_dp|Mult6~mac .coef_b_7 = 0;
defparam \dsa_dp|Mult6~mac .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult6~mac .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult6~mac .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult6~mac .delay_scan_out_by = "false";
defparam \dsa_dp|Mult6~mac .enable_double_accum = "false";
defparam \dsa_dp|Mult6~mac .load_const_clock = "none";
defparam \dsa_dp|Mult6~mac .load_const_value = 0;
defparam \dsa_dp|Mult6~mac .mode_sub_location = 0;
defparam \dsa_dp|Mult6~mac .negate_clock = "none";
defparam \dsa_dp|Mult6~mac .operand_source_max = "input";
defparam \dsa_dp|Mult6~mac .operand_source_may = "input";
defparam \dsa_dp|Mult6~mac .operand_source_mbx = "input";
defparam \dsa_dp|Mult6~mac .operand_source_mby = "input";
defparam \dsa_dp|Mult6~mac .operation_mode = "m18x18_plus36";
defparam \dsa_dp|Mult6~mac .output_clock = "none";
defparam \dsa_dp|Mult6~mac .preadder_subtract_a = "false";
defparam \dsa_dp|Mult6~mac .preadder_subtract_b = "false";
defparam \dsa_dp|Mult6~mac .result_a_width = 64;
defparam \dsa_dp|Mult6~mac .signed_max = "false";
defparam \dsa_dp|Mult6~mac .signed_may = "false";
defparam \dsa_dp|Mult6~mac .signed_mbx = "false";
defparam \dsa_dp|Mult6~mac .signed_mby = "false";
defparam \dsa_dp|Mult6~mac .sub_clock = "none";
defparam \dsa_dp|Mult6~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y10_N0
cyclonev_mac \dsa_dp|Mult7~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ,
\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ,\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout }),
	.ay({\dsa_dp|Mult3~31 ,\dsa_dp|Mult3~30 ,\dsa_dp|Mult3~29 ,\dsa_dp|Mult3~28 ,\dsa_dp|Mult3~27 ,\dsa_dp|Mult3~26 ,\dsa_dp|Mult3~25 ,\dsa_dp|Mult3~24 ,\dsa_dp|Mult3~23 ,\dsa_dp|Mult3~22 ,\dsa_dp|Mult3~21 ,\dsa_dp|Mult3~20 ,\dsa_dp|Mult3~19 ,\dsa_dp|Mult3~18 ,\dsa_dp|Mult3~17 ,
\dsa_dp|Mult3~16 }),
	.az(26'b00000000000000000000000000),
	.bx({\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~339 ,\dsa_dp|Mult6~338 ,\dsa_dp|Mult6~337 ,\dsa_dp|Mult6~336 ,
\dsa_dp|Mult6~335 ,\dsa_dp|Mult6~334 ,\dsa_dp|Mult6~333 ,\dsa_dp|Mult6~332 }),
	.by({\dsa_dp|Mult6~331 ,\dsa_dp|Mult6~330 ,\dsa_dp|Mult6~329 ,\dsa_dp|Mult6~328 ,\dsa_dp|Mult6~327 ,\dsa_dp|Mult6~326 ,\dsa_dp|Mult6~325 ,\dsa_dp|Mult6~324 ,\dsa_dp|Mult6~323 ,\dsa_dp|Mult6~322 ,\dsa_dp|Mult6~321 ,\dsa_dp|Mult6~320 ,\dsa_dp|Mult6~319 ,\dsa_dp|Mult6~318 ,
\dsa_dp|Mult6~317 ,\dsa_dp|Mult6~316 ,\dsa_dp|Mult6~315 ,\dsa_dp|Mult6~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\comb~0_combout }),
	.ena({vcc,vcc,\dsa_fetch|state.ST_DONE~DUPLICATE_q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dsa_dp|Mult7~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dsa_dp|Mult7~mac .accumulate_clock = "none";
defparam \dsa_dp|Mult7~mac .ax_clock = "0";
defparam \dsa_dp|Mult7~mac .ax_width = 8;
defparam \dsa_dp|Mult7~mac .ay_scan_in_clock = "none";
defparam \dsa_dp|Mult7~mac .ay_scan_in_width = 16;
defparam \dsa_dp|Mult7~mac .ay_use_scan_in = "false";
defparam \dsa_dp|Mult7~mac .az_clock = "none";
defparam \dsa_dp|Mult7~mac .bx_clock = "none";
defparam \dsa_dp|Mult7~mac .bx_width = 18;
defparam \dsa_dp|Mult7~mac .by_clock = "none";
defparam \dsa_dp|Mult7~mac .by_use_scan_in = "false";
defparam \dsa_dp|Mult7~mac .by_width = 18;
defparam \dsa_dp|Mult7~mac .bz_clock = "none";
defparam \dsa_dp|Mult7~mac .coef_a_0 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_1 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_2 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_3 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_4 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_5 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_6 = 0;
defparam \dsa_dp|Mult7~mac .coef_a_7 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_0 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_1 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_2 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_3 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_4 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_5 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_6 = 0;
defparam \dsa_dp|Mult7~mac .coef_b_7 = 0;
defparam \dsa_dp|Mult7~mac .coef_sel_a_clock = "none";
defparam \dsa_dp|Mult7~mac .coef_sel_b_clock = "none";
defparam \dsa_dp|Mult7~mac .delay_scan_out_ay = "false";
defparam \dsa_dp|Mult7~mac .delay_scan_out_by = "false";
defparam \dsa_dp|Mult7~mac .enable_double_accum = "false";
defparam \dsa_dp|Mult7~mac .load_const_clock = "none";
defparam \dsa_dp|Mult7~mac .load_const_value = 0;
defparam \dsa_dp|Mult7~mac .mode_sub_location = 0;
defparam \dsa_dp|Mult7~mac .negate_clock = "none";
defparam \dsa_dp|Mult7~mac .operand_source_max = "input";
defparam \dsa_dp|Mult7~mac .operand_source_may = "input";
defparam \dsa_dp|Mult7~mac .operand_source_mbx = "input";
defparam \dsa_dp|Mult7~mac .operand_source_mby = "input";
defparam \dsa_dp|Mult7~mac .operation_mode = "m18x18_plus36";
defparam \dsa_dp|Mult7~mac .output_clock = "none";
defparam \dsa_dp|Mult7~mac .preadder_subtract_a = "false";
defparam \dsa_dp|Mult7~mac .preadder_subtract_b = "false";
defparam \dsa_dp|Mult7~mac .result_a_width = 64;
defparam \dsa_dp|Mult7~mac .signed_max = "false";
defparam \dsa_dp|Mult7~mac .signed_may = "false";
defparam \dsa_dp|Mult7~mac .signed_mbx = "true";
defparam \dsa_dp|Mult7~mac .signed_mby = "false";
defparam \dsa_dp|Mult7~mac .sub_clock = "none";
defparam \dsa_dp|Mult7~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \dsa_dp|pixel_out~7 (
// Equation(s):
// \dsa_dp|pixel_out~7_combout  = ( \dsa_dp|Mult7~329  & ( \dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~329  & ( \dsa_dp|Mult7~337  ) ) # ( \dsa_dp|Mult7~329  & ( !\dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~329  & ( !\dsa_dp|Mult7~337  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|Mult7~335 ),
	.datad(!\dsa_dp|LessThan0~0_combout ),
	.datae(!\dsa_dp|Mult7~329 ),
	.dataf(!\dsa_dp|Mult7~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~7 .extended_lut = "off";
defparam \dsa_dp|pixel_out~7 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N17
dffeas \dsa_dp|pixel_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~7_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[7] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \ram_data[7]~7 (
// Equation(s):
// \ram_data[7]~7_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|data_out [7]))) # (\SW[1]~input_o  & (\dsa_dp|pixel_out [7])))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|data_out [7])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|data_out [7] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_dp|pixel_out [7]),
	.datad(!\vjtag_inst|data_out [7]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[7]~7 .extended_lut = "off";
defparam \ram_data[7]~7 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[0]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[0]~feeder_combout  = \vjtag_inst|DR_ADDR [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[0]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \vjtag_inst|addr_out_jtag[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[0] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \vjtag_inst|addr_sync1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[0] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N52
dffeas \vjtag_inst|addr_sync2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[0] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \vjtag_inst|addr_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[0] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \ram_wraddress[0]~0 (
// Equation(s):
// \ram_wraddress[0]~0_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [0]))) # (\SW[1]~input_o  & (\Add3~13_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [0])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [0] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Add3~13_sumout ),
	.datad(!\vjtag_inst|addr_out [0]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[0]~0 .extended_lut = "off";
defparam \ram_wraddress[0]~0 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[1]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[1]~feeder_combout  = \vjtag_inst|DR_ADDR [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N7
dffeas \vjtag_inst|addr_out_jtag[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[1] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \vjtag_inst|addr_sync1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[1] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \vjtag_inst|addr_sync2[1]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[1]~feeder_combout  = ( \vjtag_inst|addr_sync1 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N40
dffeas \vjtag_inst|addr_sync2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[1] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \vjtag_inst|addr_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[1] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \ram_wraddress[1]~1 (
// Equation(s):
// \ram_wraddress[1]~1_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [1]))) # (\SW[1]~input_o  & (\Add3~17_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [1])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [1] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Add3~17_sumout ),
	.datad(!\vjtag_inst|addr_out [1]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[1]~1 .extended_lut = "off";
defparam \ram_wraddress[1]~1 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[2]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[2]~feeder_combout  = \vjtag_inst|DR_ADDR [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N28
dffeas \vjtag_inst|addr_out_jtag[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[2] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N5
dffeas \vjtag_inst|addr_sync1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[2] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N28
dffeas \vjtag_inst|addr_sync2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[2] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N43
dffeas \vjtag_inst|addr_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[2] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \ram_wraddress[2]~2 (
// Equation(s):
// \ram_wraddress[2]~2_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [2]))) # (\SW[1]~input_o  & (\Add3~21_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [2])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [2] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Add3~21_sumout ),
	.datad(!\vjtag_inst|addr_out [2]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[2]~2 .extended_lut = "off";
defparam \ram_wraddress[2]~2 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[3]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[3]~feeder_combout  = ( \vjtag_inst|DR_ADDR [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|DR_ADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[3]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_out_jtag[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \vjtag_inst|addr_out_jtag[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[3] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N28
dffeas \vjtag_inst|addr_sync1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[3] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \vjtag_inst|addr_sync2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[3] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N46
dffeas \vjtag_inst|addr_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[3] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \ram_wraddress[3]~3 (
// Equation(s):
// \ram_wraddress[3]~3_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [3]))) # (\SW[1]~input_o  & (\Add3~25_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [3])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [3] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Add3~25_sumout ),
	.datad(!\vjtag_inst|addr_out [3]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[3]~3 .extended_lut = "off";
defparam \ram_wraddress[3]~3 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[4]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[4]~feeder_combout  = \vjtag_inst|DR_ADDR [4]

	.dataa(!\vjtag_inst|DR_ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[4]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|addr_out_jtag[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \vjtag_inst|addr_out_jtag[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[4] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \vjtag_inst|addr_sync1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[4] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N50
dffeas \vjtag_inst|addr_sync2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[4] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \vjtag_inst|addr_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[4] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \ram_wraddress[4]~4 (
// Equation(s):
// \ram_wraddress[4]~4_combout  = ( \vjtag_inst|addr_out [4] & ( ((!\SW[1]~input_o ) # ((!\dsa_fsm|state.ST_IDLE~q ) # (\Add3~29_sumout ))) # (\dsa_fsm|state.ST_DONE~q ) ) ) # ( !\vjtag_inst|addr_out [4] & ( (!\dsa_fsm|state.ST_DONE~q  & (\SW[1]~input_o  & 
// (\dsa_fsm|state.ST_IDLE~q  & \Add3~29_sumout ))) ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fsm|state.ST_IDLE~q ),
	.datad(!\Add3~29_sumout ),
	.datae(!\vjtag_inst|addr_out [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[4]~4 .extended_lut = "off";
defparam \ram_wraddress[4]~4 .lut_mask = 64'h0002FDFF0002FDFF;
defparam \ram_wraddress[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \vjtag_inst|addr_out_jtag[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[5] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \vjtag_inst|addr_sync1[5]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync1[5]~feeder_combout  = ( \vjtag_inst|addr_out_jtag [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out_jtag [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[5]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \vjtag_inst|addr_sync1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[5] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \vjtag_inst|addr_sync2[5]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[5]~feeder_combout  = ( \vjtag_inst|addr_sync1 [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[5]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N4
dffeas \vjtag_inst|addr_sync2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[5] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N34
dffeas \vjtag_inst|addr_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[5] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \ram_wraddress[5]~5 (
// Equation(s):
// \ram_wraddress[5]~5_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [5]))) # (\SW[1]~input_o  & (\Add3~33_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [5])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [5] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\Add3~33_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\vjtag_inst|addr_out [5]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[5]~5 .extended_lut = "off";
defparam \ram_wraddress[5]~5 .lut_mask = 64'h00FF00FF02F702F7;
defparam \ram_wraddress[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[6]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[6]~feeder_combout  = \vjtag_inst|DR_ADDR [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[6]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \vjtag_inst|addr_out_jtag[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[6] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \vjtag_inst|addr_sync1[6]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync1[6]~feeder_combout  = ( \vjtag_inst|addr_out_jtag [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out_jtag [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[6]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N52
dffeas \vjtag_inst|addr_sync1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[6] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \vjtag_inst|addr_sync2[6]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[6]~feeder_combout  = ( \vjtag_inst|addr_sync1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[6]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N38
dffeas \vjtag_inst|addr_sync2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[6] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N25
dffeas \vjtag_inst|addr_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[6] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \ram_wraddress[6]~6 (
// Equation(s):
// \ram_wraddress[6]~6_combout  = ( \Add3~37_sumout  & ( ((!\dsa_fsm|state.ST_DONE~q  & (\dsa_fsm|state.ST_IDLE~q  & \SW[1]~input_o ))) # (\vjtag_inst|addr_out [6]) ) ) # ( !\Add3~37_sumout  & ( (\vjtag_inst|addr_out [6] & (((!\dsa_fsm|state.ST_IDLE~q ) # 
// (!\SW[1]~input_o )) # (\dsa_fsm|state.ST_DONE~q ))) ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\dsa_fsm|state.ST_IDLE~q ),
	.datac(!\SW[1]~input_o ),
	.datad(!\vjtag_inst|addr_out [6]),
	.datae(gnd),
	.dataf(!\Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[6]~6 .extended_lut = "off";
defparam \ram_wraddress[6]~6 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \ram_wraddress[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \vjtag_inst|addr_out_jtag[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[7] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \vjtag_inst|addr_sync1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[7] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N56
dffeas \vjtag_inst|addr_sync2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[7] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \vjtag_inst|addr_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[7] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \ram_wraddress[7]~7 (
// Equation(s):
// \ram_wraddress[7]~7_combout  = ( \SW[1]~input_o  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\dsa_fsm|state.ST_IDLE~q  & ((\vjtag_inst|addr_out [7]))) # (\dsa_fsm|state.ST_IDLE~q  & (\Add3~41_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out 
// [7])))) ) ) # ( !\SW[1]~input_o  & ( \vjtag_inst|addr_out [7] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\dsa_fsm|state.ST_IDLE~q ),
	.datac(!\Add3~41_sumout ),
	.datad(!\vjtag_inst|addr_out [7]),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[7]~7 .extended_lut = "off";
defparam \ram_wraddress[7]~7 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[8]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[8]~feeder_combout  = \vjtag_inst|DR_ADDR [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[8]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \vjtag_inst|addr_out_jtag[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[8] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \vjtag_inst|addr_sync1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[8] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \vjtag_inst|addr_sync2[8]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[8]~feeder_combout  = ( \vjtag_inst|addr_sync1 [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[8]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N16
dffeas \vjtag_inst|addr_sync2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[8] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \vjtag_inst|addr_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[8] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \ram_wraddress[8]~8 (
// Equation(s):
// \ram_wraddress[8]~8_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\SW[1]~input_o  & (((\vjtag_inst|addr_out [8])))) # (\SW[1]~input_o  & ((!\dsa_fsm|state.ST_DONE~q  & (\Add3~45_sumout )) # (\dsa_fsm|state.ST_DONE~q  & ((\vjtag_inst|addr_out [8]))))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [8] ) )

	.dataa(!\Add3~45_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fsm|state.ST_DONE~q ),
	.datad(!\vjtag_inst|addr_out [8]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[8]~8 .extended_lut = "off";
defparam \ram_wraddress[8]~8 .lut_mask = 64'h00FF00FF10DF10DF;
defparam \ram_wraddress[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[9]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[9]~feeder_combout  = \vjtag_inst|DR_ADDR [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|DR_ADDR [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[9]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|addr_out_jtag[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \vjtag_inst|addr_out_jtag[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[9] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \vjtag_inst|addr_sync1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[9] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \vjtag_inst|addr_sync2[9]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[9]~feeder_combout  = ( \vjtag_inst|addr_sync1 [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[9]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N23
dffeas \vjtag_inst|addr_sync2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[9] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \vjtag_inst|addr_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[9] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \ram_wraddress[9]~9 (
// Equation(s):
// \ram_wraddress[9]~9_combout  = ( \Add3~49_sumout  & ( ((!\dsa_fsm|state.ST_DONE~q  & (\SW[1]~input_o  & \dsa_fsm|state.ST_IDLE~q ))) # (\vjtag_inst|addr_out [9]) ) ) # ( !\Add3~49_sumout  & ( (\vjtag_inst|addr_out [9] & (((!\SW[1]~input_o ) # 
// (!\dsa_fsm|state.ST_IDLE~q )) # (\dsa_fsm|state.ST_DONE~q ))) ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fsm|state.ST_IDLE~q ),
	.datad(!\vjtag_inst|addr_out [9]),
	.datae(gnd),
	.dataf(!\Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[9]~9 .extended_lut = "off";
defparam \ram_wraddress[9]~9 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \ram_wraddress[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N31
dffeas \vjtag_inst|addr_out_jtag[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [10]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[10] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N40
dffeas \vjtag_inst|addr_sync1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [10]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[10] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N34
dffeas \vjtag_inst|addr_sync2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [10]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[10] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N4
dffeas \vjtag_inst|addr_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [10]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[10] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \ram_wraddress[10]~10 (
// Equation(s):
// \ram_wraddress[10]~10_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|addr_out [10]))) # (\SW[1]~input_o  & (\Add3~53_sumout )))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|addr_out [10])))) ) 
// ) # ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [10] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Add3~53_sumout ),
	.datad(!\vjtag_inst|addr_out [10]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[10]~10 .extended_lut = "off";
defparam \ram_wraddress[10]~10 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_wraddress[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \vjtag_inst|addr_out_jtag[11]~feeder (
// Equation(s):
// \vjtag_inst|addr_out_jtag[11]~feeder_combout  = \vjtag_inst|DR_ADDR [11]

	.dataa(!\vjtag_inst|DR_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_out_jtag[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[11]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_out_jtag[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|addr_out_jtag[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N16
dffeas \vjtag_inst|addr_out_jtag[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|addr_out_jtag[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[11] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \vjtag_inst|addr_sync1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [11]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[11] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \vjtag_inst|addr_sync2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [11]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[11] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \vjtag_inst|addr_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [11]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[11] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N27
cyclonev_lcell_comb \ram_wraddress[11]~11 (
// Equation(s):
// \ram_wraddress[11]~11_combout  = ( \vjtag_inst|addr_out [11] & ( \dsa_fsm|state.ST_IDLE~q  & ( (!\SW[1]~input_o ) # ((\dsa_fsm|state.ST_DONE~q ) # (\Add3~57_sumout )) ) ) ) # ( !\vjtag_inst|addr_out [11] & ( \dsa_fsm|state.ST_IDLE~q  & ( (\SW[1]~input_o  
// & (\Add3~57_sumout  & !\dsa_fsm|state.ST_DONE~q )) ) ) ) # ( \vjtag_inst|addr_out [11] & ( !\dsa_fsm|state.ST_IDLE~q  ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Add3~57_sumout ),
	.datac(gnd),
	.datad(!\dsa_fsm|state.ST_DONE~q ),
	.datae(!\vjtag_inst|addr_out [11]),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[11]~11 .extended_lut = "off";
defparam \ram_wraddress[11]~11 .lut_mask = 64'h0000FFFF1100BBFF;
defparam \ram_wraddress[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \vjtag_inst|addr_out_jtag[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [12]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[12] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N40
dffeas \vjtag_inst|addr_sync1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [12]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[12] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \vjtag_inst|addr_sync2[12]~feeder (
// Equation(s):
// \vjtag_inst|addr_sync2[12]~feeder_combout  = ( \vjtag_inst|addr_sync1 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_sync1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|addr_sync2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[12]~feeder .extended_lut = "off";
defparam \vjtag_inst|addr_sync2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|addr_sync2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N1
dffeas \vjtag_inst|addr_sync2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vjtag_inst|addr_sync2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[12] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \vjtag_inst|addr_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [12]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[12] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N15
cyclonev_lcell_comb \ram_wraddress[12]~12 (
// Equation(s):
// \ram_wraddress[12]~12_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\SW[1]~input_o  & (((\vjtag_inst|addr_out [12])))) # (\SW[1]~input_o  & ((!\dsa_fsm|state.ST_DONE~q  & (\Add3~61_sumout )) # (\dsa_fsm|state.ST_DONE~q  & ((\vjtag_inst|addr_out [12]))))) ) 
// ) # ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|addr_out [12] ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\dsa_fsm|state.ST_DONE~q ),
	.datac(!\Add3~61_sumout ),
	.datad(!\vjtag_inst|addr_out [12]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_wraddress[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_wraddress[12]~12 .extended_lut = "off";
defparam \ram_wraddress[12]~12 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \ram_wraddress[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \hex2_val[0]~0 (
// Equation(s):
// \hex2_val[0]~0_combout  = ( manual_addr[0] & ( (\vjtag_inst|addr_out [0]) # (\SW[0]~input_o ) ) ) # ( !manual_addr[0] & ( (!\SW[0]~input_o  & \vjtag_inst|addr_out [0]) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!manual_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2_val[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2_val[0]~0 .extended_lut = "off";
defparam \hex2_val[0]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \hex2_val[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N1
dffeas \dsa_fetch|addr_p01[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[0] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N50
dffeas \dsa_fetch|addr_p10[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~mac_resulta ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[0] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \dsa_fetch|addr_p11[0]~0 (
// Equation(s):
// \dsa_fetch|addr_p11[0]~0_combout  = ( !\dsa_fetch|Mult1~mac_resulta  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dsa_fetch|Mult1~mac_resulta ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_fetch|addr_p11[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_fetch|addr_p11[0]~0 .extended_lut = "off";
defparam \dsa_fetch|addr_p11[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dsa_fetch|addr_p11[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N52
dffeas \dsa_fetch|addr_p11[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|addr_p11[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[0] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \ram_rdaddress[0]~8 (
// Equation(s):
// \ram_rdaddress[0]~8_combout  = ( \dsa_fetch|addr_p10 [0] & ( \dsa_fetch|addr_p11 [0] & ( ((\dsa_fetch|state.ST_FETCH_3~q ) # (\dsa_fetch|addr_p01 [0])) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [0] & ( \dsa_fetch|addr_p11 
// [0] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|addr_p01 [0])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((!\dsa_fetch|state.ST_FETCH_1~q ))))) ) ) ) # ( \dsa_fetch|addr_p10 [0] & ( !\dsa_fetch|addr_p11 [0] & 
// ( ((!\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|addr_p01 [0])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|state.ST_FETCH_1~q )))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [0] & ( !\dsa_fetch|addr_p11 [0] & ( 
// (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (\dsa_fetch|addr_p01 [0] & !\dsa_fetch|state.ST_FETCH_3~q )) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|addr_p01 [0]),
	.datac(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datad(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datae(!\dsa_fetch|addr_p10 [0]),
	.dataf(!\dsa_fetch|addr_p11 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[0]~8 .extended_lut = "off";
defparam \ram_rdaddress[0]~8 .lut_mask = 64'h2020757F2A207F7F;
defparam \ram_rdaddress[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N1
dffeas \dsa_fetch|addr_p00[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[0] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \ram_rdaddress[0]~9 (
// Equation(s):
// \ram_rdaddress[0]~9_combout  = ( \ram_rdaddress[5]~1_combout  & ( \dsa_fetch|addr_p00 [0] & ( (!\always3~0_combout  & (\hex2_val[0]~0_combout )) # (\always3~0_combout  & ((\ram_rdaddress[5]~2_combout ))) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( 
// \dsa_fetch|addr_p00 [0] & ( (!\always3~0_combout  & (\hex2_val[0]~0_combout )) # (\always3~0_combout  & (((\ram_rdaddress[0]~8_combout  & \ram_rdaddress[5]~2_combout )))) ) ) ) # ( \ram_rdaddress[5]~1_combout  & ( !\dsa_fetch|addr_p00 [0] & ( 
// (\hex2_val[0]~0_combout  & !\always3~0_combout ) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( !\dsa_fetch|addr_p00 [0] & ( (!\always3~0_combout  & (\hex2_val[0]~0_combout )) # (\always3~0_combout  & (((\ram_rdaddress[0]~8_combout  & 
// \ram_rdaddress[5]~2_combout )))) ) ) )

	.dataa(!\hex2_val[0]~0_combout ),
	.datab(!\ram_rdaddress[0]~8_combout ),
	.datac(!\always3~0_combout ),
	.datad(!\ram_rdaddress[5]~2_combout ),
	.datae(!\ram_rdaddress[5]~1_combout ),
	.dataf(!\dsa_fetch|addr_p00 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[0]~9 .extended_lut = "off";
defparam \ram_rdaddress[0]~9 .lut_mask = 64'h505350505053505F;
defparam \ram_rdaddress[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \hex2_val[1]~1 (
// Equation(s):
// \hex2_val[1]~1_combout  = ( \vjtag_inst|addr_out [1] & ( (!\SW[0]~input_o ) # (manual_addr[1]) ) ) # ( !\vjtag_inst|addr_out [1] & ( (\SW[0]~input_o  & manual_addr[1]) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!manual_addr[1]),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2_val[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2_val[1]~1 .extended_lut = "off";
defparam \hex2_val[1]~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \hex2_val[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \dsa_fetch|addr_p11[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[1] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N4
dffeas \dsa_fetch|addr_p01[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[1] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \dsa_fetch|state.ST_FETCH_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|state.ST_FETCH_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|state.ST_FETCH_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|state.ST_FETCH_2 .is_wysiwyg = "true";
defparam \dsa_fetch|state.ST_FETCH_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N40
dffeas \dsa_fetch|addr_p10[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~309 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[1] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \ram_rdaddress[1]~10 (
// Equation(s):
// \ram_rdaddress[1]~10_combout  = ( \dsa_fetch|addr_p10 [1] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|state.ST_FETCH_2~q ) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|addr_p11 [1]) ) ) ) # ( !\dsa_fetch|addr_p10 [1] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p11 [1] & (!\dsa_fetch|state.ST_FETCH_1~q  & !\dsa_fetch|state.ST_FETCH_2~q )) ) ) ) # ( \dsa_fetch|addr_p10 [1] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|state.ST_FETCH_2~q ) # 
// (\dsa_fetch|addr_p01 [1]) ) ) ) # ( !\dsa_fetch|addr_p10 [1] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [1] & !\dsa_fetch|state.ST_FETCH_2~q ) ) ) )

	.dataa(!\dsa_fetch|addr_p11 [1]),
	.datab(!\dsa_fetch|addr_p01 [1]),
	.datac(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datad(!\dsa_fetch|state.ST_FETCH_2~q ),
	.datae(!\dsa_fetch|addr_p10 [1]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[1]~10 .extended_lut = "off";
defparam \ram_rdaddress[1]~10 .lut_mask = 64'h330033FF50005FFF;
defparam \ram_rdaddress[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \dsa_fetch|addr_p00[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[1] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \ram_rdaddress[1]~11 (
// Equation(s):
// \ram_rdaddress[1]~11_combout  = ( \ram_rdaddress[5]~1_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (\hex2_val[1]~1_combout )) # (\always3~0_combout  & ((\dsa_fetch|addr_p00 [1]))) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( 
// \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (\hex2_val[1]~1_combout )) # (\always3~0_combout  & ((\ram_rdaddress[1]~10_combout ))) ) ) ) # ( \ram_rdaddress[5]~1_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex2_val[1]~1_combout  & 
// !\always3~0_combout ) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex2_val[1]~1_combout  & !\always3~0_combout ) ) ) )

	.dataa(!\hex2_val[1]~1_combout ),
	.datab(!\ram_rdaddress[1]~10_combout ),
	.datac(!\always3~0_combout ),
	.datad(!\dsa_fetch|addr_p00 [1]),
	.datae(!\ram_rdaddress[5]~1_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[1]~11 .extended_lut = "off";
defparam \ram_rdaddress[1]~11 .lut_mask = 64'h505050505353505F;
defparam \ram_rdaddress[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N7
dffeas \dsa_fetch|addr_p01[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[2] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \dsa_fetch|addr_p11[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[2] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N56
dffeas \dsa_fetch|addr_p10[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~310 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[2] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \ram_rdaddress[2]~12 (
// Equation(s):
// \ram_rdaddress[2]~12_combout  = ( \dsa_fetch|addr_p10 [2] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|addr_p11 [2]) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q )) # (\dsa_fetch|state.ST_FETCH_1~q ) ) ) ) # ( !\dsa_fetch|addr_p10 [2] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_1~q  & (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p11 [2])) ) ) ) # ( \dsa_fetch|addr_p10 [2] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q 
// ) # (\dsa_fetch|addr_p01 [2]) ) ) ) # ( !\dsa_fetch|addr_p10 [2] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [2] & !\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) )

	.dataa(!\dsa_fetch|addr_p01 [2]),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datad(!\dsa_fetch|addr_p11 [2]),
	.datae(!\dsa_fetch|addr_p10 [2]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[2]~12 .extended_lut = "off";
defparam \ram_rdaddress[2]~12 .lut_mask = 64'h50505F5F00C03FFF;
defparam \ram_rdaddress[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \hex2_val[2]~2 (
// Equation(s):
// \hex2_val[2]~2_combout  = (!\SW[0]~input_o  & (\vjtag_inst|addr_out [2])) # (\SW[0]~input_o  & ((manual_addr[2])))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out [2]),
	.datad(!manual_addr[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2_val[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2_val[2]~2 .extended_lut = "off";
defparam \hex2_val[2]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \hex2_val[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \dsa_fetch|addr_p00[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[2] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \ram_rdaddress[2]~13 (
// Equation(s):
// \ram_rdaddress[2]~13_combout  = ( \dsa_fetch|addr_p00 [2] & ( \always3~0_combout  & ( (\ram_rdaddress[5]~2_combout  & ((\ram_rdaddress[2]~12_combout ) # (\ram_rdaddress[5]~1_combout ))) ) ) ) # ( !\dsa_fetch|addr_p00 [2] & ( \always3~0_combout  & ( 
// (!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[2]~12_combout  & \ram_rdaddress[5]~2_combout )) ) ) ) # ( \dsa_fetch|addr_p00 [2] & ( !\always3~0_combout  & ( \hex2_val[2]~2_combout  ) ) ) # ( !\dsa_fetch|addr_p00 [2] & ( !\always3~0_combout  & ( 
// \hex2_val[2]~2_combout  ) ) )

	.dataa(!\ram_rdaddress[5]~1_combout ),
	.datab(!\ram_rdaddress[2]~12_combout ),
	.datac(!\ram_rdaddress[5]~2_combout ),
	.datad(!\hex2_val[2]~2_combout ),
	.datae(!\dsa_fetch|addr_p00 [2]),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[2]~13 .extended_lut = "off";
defparam \ram_rdaddress[2]~13 .lut_mask = 64'h00FF00FF02020707;
defparam \ram_rdaddress[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \dsa_fetch|addr_p00[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[3] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \hex2_val[3]~3 (
// Equation(s):
// \hex2_val[3]~3_combout  = (!\SW[0]~input_o  & ((\vjtag_inst|addr_out [3]))) # (\SW[0]~input_o  & (manual_addr[3]))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!manual_addr[3]),
	.datad(!\vjtag_inst|addr_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2_val[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2_val[3]~3 .extended_lut = "off";
defparam \hex2_val[3]~3 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \hex2_val[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N10
dffeas \dsa_fetch|addr_p01[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[3] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \dsa_fetch|addr_p11[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[3] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \dsa_fetch|addr_p10[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~311 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[3] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \ram_rdaddress[3]~14 (
// Equation(s):
// \ram_rdaddress[3]~14_combout  = ( \dsa_fetch|addr_p10 [3] & ( \dsa_fetch|state.ST_FETCH_1~q  & ( ((\dsa_fetch|state.ST_FETCH_2~q ) # (\dsa_fetch|state.ST_FETCH_3~q )) # (\dsa_fetch|addr_p01 [3]) ) ) ) # ( !\dsa_fetch|addr_p10 [3] & ( 
// \dsa_fetch|state.ST_FETCH_1~q  & ( (\dsa_fetch|addr_p01 [3] & (!\dsa_fetch|state.ST_FETCH_3~q  & !\dsa_fetch|state.ST_FETCH_2~q )) ) ) ) # ( \dsa_fetch|addr_p10 [3] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( ((!\dsa_fetch|state.ST_FETCH_3~q  & 
// (\dsa_fetch|addr_p01 [3])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [3])))) # (\dsa_fetch|state.ST_FETCH_2~q ) ) ) ) # ( !\dsa_fetch|addr_p10 [3] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( (!\dsa_fetch|state.ST_FETCH_2~q  & 
// ((!\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|addr_p01 [3])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [3]))))) ) ) )

	.dataa(!\dsa_fetch|addr_p01 [3]),
	.datab(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datac(!\dsa_fetch|addr_p11 [3]),
	.datad(!\dsa_fetch|state.ST_FETCH_2~q ),
	.datae(!\dsa_fetch|addr_p10 [3]),
	.dataf(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[3]~14 .extended_lut = "off";
defparam \ram_rdaddress[3]~14 .lut_mask = 64'h470047FF440077FF;
defparam \ram_rdaddress[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \ram_rdaddress[3]~15 (
// Equation(s):
// \ram_rdaddress[3]~15_combout  = ( \ram_rdaddress[3]~14_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex2_val[3]~3_combout )))) # (\always3~0_combout  & (((!\ram_rdaddress[5]~1_combout )) # (\dsa_fetch|addr_p00 [3]))) ) ) ) # ( 
// !\ram_rdaddress[3]~14_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex2_val[3]~3_combout )))) # (\always3~0_combout  & (\dsa_fetch|addr_p00 [3] & ((\ram_rdaddress[5]~1_combout )))) ) ) ) # ( \ram_rdaddress[3]~14_combout  & ( 
// !\ram_rdaddress[5]~2_combout  & ( (\hex2_val[3]~3_combout  & !\always3~0_combout ) ) ) ) # ( !\ram_rdaddress[3]~14_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex2_val[3]~3_combout  & !\always3~0_combout ) ) ) )

	.dataa(!\dsa_fetch|addr_p00 [3]),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\always3~0_combout ),
	.datad(!\ram_rdaddress[5]~1_combout ),
	.datae(!\ram_rdaddress[3]~14_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[3]~15 .extended_lut = "off";
defparam \ram_rdaddress[3]~15 .lut_mask = 64'h3030303030353F35;
defparam \ram_rdaddress[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \hex3_val[0]~0 (
// Equation(s):
// \hex3_val[0]~0_combout  = ( manual_addr[4] & ( (\vjtag_inst|addr_out [4]) # (\SW[0]~input_o ) ) ) # ( !manual_addr[4] & ( (!\SW[0]~input_o  & \vjtag_inst|addr_out [4]) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!manual_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3_val[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3_val[0]~0 .extended_lut = "off";
defparam \hex3_val[0]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \hex3_val[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \dsa_fetch|addr_p00[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[4] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N13
dffeas \dsa_fetch|addr_p01[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[4] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N11
dffeas \dsa_fetch|addr_p11[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[4] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N14
dffeas \dsa_fetch|addr_p10[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~312 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[4] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \ram_rdaddress[4]~16 (
// Equation(s):
// \ram_rdaddress[4]~16_combout  = ( \dsa_fetch|addr_p10 [4] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|state.ST_FETCH_1~q ) # (\dsa_fetch|addr_p11 [4])) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [4] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (\dsa_fetch|addr_p11 [4] & !\dsa_fetch|state.ST_FETCH_1~q )) ) ) ) # ( \dsa_fetch|addr_p10 [4] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [4]) # 
// (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [4] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [4]) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|addr_p01 [4]),
	.datac(!\dsa_fetch|addr_p11 [4]),
	.datad(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datae(!\dsa_fetch|addr_p10 [4]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[4]~16 .extended_lut = "off";
defparam \ram_rdaddress[4]~16 .lut_mask = 64'h222277770A005FFF;
defparam \ram_rdaddress[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \ram_rdaddress[4]~17 (
// Equation(s):
// \ram_rdaddress[4]~17_combout  = ( \always3~0_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\ram_rdaddress[5]~1_combout  & ((\ram_rdaddress[4]~16_combout ))) # (\ram_rdaddress[5]~1_combout  & (\dsa_fetch|addr_p00 [4])) ) ) ) # ( !\always3~0_combout  & ( 
// \ram_rdaddress[5]~2_combout  & ( \hex3_val[0]~0_combout  ) ) ) # ( !\always3~0_combout  & ( !\ram_rdaddress[5]~2_combout  & ( \hex3_val[0]~0_combout  ) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\dsa_fetch|addr_p00 [4]),
	.datac(!\ram_rdaddress[4]~16_combout ),
	.datad(!\ram_rdaddress[5]~1_combout ),
	.datae(!\always3~0_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[4]~17 .extended_lut = "off";
defparam \ram_rdaddress[4]~17 .lut_mask = 64'h5555000055550F33;
defparam \ram_rdaddress[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \dsa_fetch|addr_p11[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[5] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N59
dffeas \dsa_fetch|addr_p10[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~313 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[5] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N17
dffeas \dsa_fetch|addr_p01[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[5] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N57
cyclonev_lcell_comb \ram_rdaddress[5]~18 (
// Equation(s):
// \ram_rdaddress[5]~18_combout  = ( \dsa_fetch|addr_p10 [5] & ( \dsa_fetch|addr_p01 [5] & ( ((!\dsa_fetch|state.ST_FETCH_3~q ) # ((\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) # (\dsa_fetch|state.ST_FETCH_1~q ))) # (\dsa_fetch|addr_p11 [5]) ) ) ) # ( 
// !\dsa_fetch|addr_p10 [5] & ( \dsa_fetch|addr_p01 [5] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q ) # ((\dsa_fetch|addr_p11 [5] & !\dsa_fetch|state.ST_FETCH_1~q )))) ) ) ) # ( \dsa_fetch|addr_p10 [5] & ( 
// !\dsa_fetch|addr_p01 [5] & ( ((\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|state.ST_FETCH_1~q ) # (\dsa_fetch|addr_p11 [5])))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [5] & ( !\dsa_fetch|addr_p01 [5] & ( 
// (\dsa_fetch|addr_p11 [5] & (\dsa_fetch|state.ST_FETCH_3~q  & (!\dsa_fetch|state.ST_FETCH_1~q  & !\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ))) ) ) )

	.dataa(!\dsa_fetch|addr_p11 [5]),
	.datab(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datac(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datad(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datae(!\dsa_fetch|addr_p10 [5]),
	.dataf(!\dsa_fetch|addr_p01 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[5]~18 .extended_lut = "off";
defparam \ram_rdaddress[5]~18 .lut_mask = 64'h100013FFDC00DFFF;
defparam \ram_rdaddress[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N16
dffeas \dsa_fetch|addr_p00[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[5] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \hex3_val[1]~1 (
// Equation(s):
// \hex3_val[1]~1_combout  = (!\SW[0]~input_o  & (\vjtag_inst|addr_out [5])) # (\SW[0]~input_o  & ((manual_addr[5])))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out [5]),
	.datad(!manual_addr[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3_val[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3_val[1]~1 .extended_lut = "off";
defparam \hex3_val[1]~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \hex3_val[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \ram_rdaddress[5]~19 (
// Equation(s):
// \ram_rdaddress[5]~19_combout  = ( \always3~0_combout  & ( \hex3_val[1]~1_combout  & ( (\ram_rdaddress[5]~2_combout  & ((!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[5]~18_combout )) # (\ram_rdaddress[5]~1_combout  & ((\dsa_fetch|addr_p00 [5]))))) ) ) ) 
// # ( !\always3~0_combout  & ( \hex3_val[1]~1_combout  ) ) # ( \always3~0_combout  & ( !\hex3_val[1]~1_combout  & ( (\ram_rdaddress[5]~2_combout  & ((!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[5]~18_combout )) # (\ram_rdaddress[5]~1_combout  & 
// ((\dsa_fetch|addr_p00 [5]))))) ) ) )

	.dataa(!\ram_rdaddress[5]~2_combout ),
	.datab(!\ram_rdaddress[5]~18_combout ),
	.datac(!\dsa_fetch|addr_p00 [5]),
	.datad(!\ram_rdaddress[5]~1_combout ),
	.datae(!\always3~0_combout ),
	.dataf(!\hex3_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[5]~19 .extended_lut = "off";
defparam \ram_rdaddress[5]~19 .lut_mask = 64'h00001105FFFF1105;
defparam \ram_rdaddress[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \hex3_val[2]~2 (
// Equation(s):
// \hex3_val[2]~2_combout  = ( manual_addr[6] & ( (\SW[0]~input_o ) # (\vjtag_inst|addr_out [6]) ) ) # ( !manual_addr[6] & ( (\vjtag_inst|addr_out [6] & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag_inst|addr_out [6]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!manual_addr[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3_val[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3_val[2]~2 .extended_lut = "off";
defparam \hex3_val[2]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \hex3_val[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N19
dffeas \dsa_fetch|addr_p00[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[6] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N19
dffeas \dsa_fetch|addr_p01[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[6] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N56
dffeas \dsa_fetch|addr_p10[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~314 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[6] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N17
dffeas \dsa_fetch|addr_p11[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[6] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \ram_rdaddress[6]~20 (
// Equation(s):
// \ram_rdaddress[6]~20_combout  = ( \dsa_fetch|addr_p10 [6] & ( \dsa_fetch|addr_p11 [6] & ( ((\dsa_fetch|addr_p01 [6]) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q )) # (\dsa_fetch|state.ST_FETCH_3~q ) ) ) ) # ( !\dsa_fetch|addr_p10 [6] & ( 
// \dsa_fetch|addr_p11 [6] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p01 [6]))) # (\dsa_fetch|state.ST_FETCH_3~q  & (!\dsa_fetch|state.ST_FETCH_1~q )))) ) ) ) # ( \dsa_fetch|addr_p10 [6] & ( 
// !\dsa_fetch|addr_p11 [6] & ( ((!\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p01 [6]))) # (\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|state.ST_FETCH_1~q ))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [6] & ( 
// !\dsa_fetch|addr_p11 [6] & ( (!\dsa_fetch|state.ST_FETCH_3~q  & (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [6])) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datab(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datac(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datad(!\dsa_fetch|addr_p01 [6]),
	.datae(!\dsa_fetch|addr_p10 [6]),
	.dataf(!\dsa_fetch|addr_p11 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[6]~20 .extended_lut = "off";
defparam \ram_rdaddress[6]~20 .lut_mask = 64'h008837BF40C877FF;
defparam \ram_rdaddress[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \ram_rdaddress[6]~21 (
// Equation(s):
// \ram_rdaddress[6]~21_combout  = ( \ram_rdaddress[6]~20_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (\hex3_val[2]~2_combout )) # (\always3~0_combout  & (((!\ram_rdaddress[5]~1_combout ) # (\dsa_fetch|addr_p00 [6])))) ) ) ) # ( 
// !\ram_rdaddress[6]~20_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (\hex3_val[2]~2_combout )) # (\always3~0_combout  & (((\ram_rdaddress[5]~1_combout  & \dsa_fetch|addr_p00 [6])))) ) ) ) # ( \ram_rdaddress[6]~20_combout  & ( 
// !\ram_rdaddress[5]~2_combout  & ( (\hex3_val[2]~2_combout  & !\always3~0_combout ) ) ) ) # ( !\ram_rdaddress[6]~20_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex3_val[2]~2_combout  & !\always3~0_combout ) ) ) )

	.dataa(!\hex3_val[2]~2_combout ),
	.datab(!\ram_rdaddress[5]~1_combout ),
	.datac(!\always3~0_combout ),
	.datad(!\dsa_fetch|addr_p00 [6]),
	.datae(!\ram_rdaddress[6]~20_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[6]~21 .extended_lut = "off";
defparam \ram_rdaddress[6]~21 .lut_mask = 64'h5050505050535C5F;
defparam \ram_rdaddress[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \hex3_val[3]~3 (
// Equation(s):
// \hex3_val[3]~3_combout  = ( \SW[0]~input_o  & ( manual_addr[7] ) ) # ( !\SW[0]~input_o  & ( \vjtag_inst|addr_out [7] ) )

	.dataa(!\vjtag_inst|addr_out [7]),
	.datab(gnd),
	.datac(!manual_addr[7]),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3_val[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3_val[3]~3 .extended_lut = "off";
defparam \hex3_val[3]~3 .lut_mask = 64'h55550F0F55550F0F;
defparam \hex3_val[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N22
dffeas \dsa_fetch|addr_p01[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[7] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \dsa_fetch|addr_p11[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[7] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \dsa_fetch|addr_p10[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~315 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[7] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \ram_rdaddress[7]~22 (
// Equation(s):
// \ram_rdaddress[7]~22_combout  = ( \dsa_fetch|addr_p10 [7] & ( \dsa_fetch|state.ST_FETCH_1~q  & ( ((\dsa_fetch|state.ST_FETCH_3~q ) # (\dsa_fetch|addr_p01 [7])) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [7] & ( 
// \dsa_fetch|state.ST_FETCH_1~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (\dsa_fetch|addr_p01 [7] & !\dsa_fetch|state.ST_FETCH_3~q )) ) ) ) # ( \dsa_fetch|addr_p10 [7] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( ((!\dsa_fetch|state.ST_FETCH_3~q  & 
// (\dsa_fetch|addr_p01 [7])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [7])))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [7] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  
// & ((!\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|addr_p01 [7])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [7]))))) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|addr_p01 [7]),
	.datac(!\dsa_fetch|addr_p11 [7]),
	.datad(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datae(!\dsa_fetch|addr_p10 [7]),
	.dataf(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[7]~22 .extended_lut = "off";
defparam \ram_rdaddress[7]~22 .lut_mask = 64'h220A775F220077FF;
defparam \ram_rdaddress[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N22
dffeas \dsa_fetch|addr_p00[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[7] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \ram_rdaddress[7]~23 (
// Equation(s):
// \ram_rdaddress[7]~23_combout  = ( \always3~0_combout  & ( \ram_rdaddress[5]~1_combout  & ( (\ram_rdaddress[5]~2_combout  & \dsa_fetch|addr_p00 [7]) ) ) ) # ( !\always3~0_combout  & ( \ram_rdaddress[5]~1_combout  & ( \hex3_val[3]~3_combout  ) ) ) # ( 
// \always3~0_combout  & ( !\ram_rdaddress[5]~1_combout  & ( (\ram_rdaddress[5]~2_combout  & \ram_rdaddress[7]~22_combout ) ) ) ) # ( !\always3~0_combout  & ( !\ram_rdaddress[5]~1_combout  & ( \hex3_val[3]~3_combout  ) ) )

	.dataa(!\ram_rdaddress[5]~2_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\ram_rdaddress[7]~22_combout ),
	.datad(!\dsa_fetch|addr_p00 [7]),
	.datae(!\always3~0_combout ),
	.dataf(!\ram_rdaddress[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[7]~23 .extended_lut = "off";
defparam \ram_rdaddress[7]~23 .lut_mask = 64'h3333050533330055;
defparam \ram_rdaddress[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N22
dffeas \dsa_fetch|addr_p11[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[8] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \dsa_fetch|addr_p01[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[8] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N20
dffeas \dsa_fetch|addr_p10[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~316 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[8] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \ram_rdaddress[8]~24 (
// Equation(s):
// \ram_rdaddress[8]~24_combout  = ( \dsa_fetch|addr_p10 [8] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|addr_p11 [8]) ) ) ) # ( !\dsa_fetch|addr_p10 [8] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p11 [8] & (!\dsa_fetch|state.ST_FETCH_1~q  & !\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q )) ) ) ) # ( \dsa_fetch|addr_p10 [8] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [8]) # 
// (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [8] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [8]) ) ) )

	.dataa(!\dsa_fetch|addr_p11 [8]),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datad(!\dsa_fetch|addr_p01 [8]),
	.datae(!\dsa_fetch|addr_p10 [8]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[8]~24 .extended_lut = "off";
defparam \ram_rdaddress[8]~24 .lut_mask = 64'h00F00FFF40407F7F;
defparam \ram_rdaddress[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \hex4_val[0]~0 (
// Equation(s):
// \hex4_val[0]~0_combout  = ( \vjtag_inst|addr_out [8] & ( (!\SW[0]~input_o ) # (manual_addr[8]) ) ) # ( !\vjtag_inst|addr_out [8] & ( (manual_addr[8] & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!manual_addr[8]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4_val[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4_val[0]~0 .extended_lut = "off";
defparam \hex4_val[0]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hex4_val[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N25
dffeas \dsa_fetch|addr_p00[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[8] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \ram_rdaddress[8]~25 (
// Equation(s):
// \ram_rdaddress[8]~25_combout  = ( \dsa_fetch|addr_p00 [8] & ( \ram_rdaddress[5]~1_combout  & ( (!\always3~0_combout  & (\hex4_val[0]~0_combout )) # (\always3~0_combout  & ((\ram_rdaddress[5]~2_combout ))) ) ) ) # ( !\dsa_fetch|addr_p00 [8] & ( 
// \ram_rdaddress[5]~1_combout  & ( (!\always3~0_combout  & \hex4_val[0]~0_combout ) ) ) ) # ( \dsa_fetch|addr_p00 [8] & ( !\ram_rdaddress[5]~1_combout  & ( (!\always3~0_combout  & (((\hex4_val[0]~0_combout )))) # (\always3~0_combout  & 
// (\ram_rdaddress[8]~24_combout  & ((\ram_rdaddress[5]~2_combout )))) ) ) ) # ( !\dsa_fetch|addr_p00 [8] & ( !\ram_rdaddress[5]~1_combout  & ( (!\always3~0_combout  & (((\hex4_val[0]~0_combout )))) # (\always3~0_combout  & (\ram_rdaddress[8]~24_combout  & 
// ((\ram_rdaddress[5]~2_combout )))) ) ) )

	.dataa(!\ram_rdaddress[8]~24_combout ),
	.datab(!\always3~0_combout ),
	.datac(!\hex4_val[0]~0_combout ),
	.datad(!\ram_rdaddress[5]~2_combout ),
	.datae(!\dsa_fetch|addr_p00 [8]),
	.dataf(!\ram_rdaddress[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[8]~25 .extended_lut = "off";
defparam \ram_rdaddress[8]~25 .lut_mask = 64'h0C1D0C1D0C0C0C3F;
defparam \ram_rdaddress[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N28
dffeas \dsa_fetch|addr_p01[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[9] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \dsa_fetch|addr_p11[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[9] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N2
dffeas \dsa_fetch|addr_p10[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~317 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[9] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \ram_rdaddress[9]~26 (
// Equation(s):
// \ram_rdaddress[9]~26_combout  = ( \dsa_fetch|addr_p10 [9] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|addr_p11 [9]) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [9] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (!\dsa_fetch|state.ST_FETCH_1~q  & \dsa_fetch|addr_p11 [9])) ) ) ) # ( \dsa_fetch|addr_p10 [9] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [9]) # 
// (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [9] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [9]) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|addr_p01 [9]),
	.datad(!\dsa_fetch|addr_p11 [9]),
	.datae(!\dsa_fetch|addr_p10 [9]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[9]~26 .extended_lut = "off";
defparam \ram_rdaddress[9]~26 .lut_mask = 64'h0A0A5F5F008877FF;
defparam \ram_rdaddress[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \hex4_val[1]~1 (
// Equation(s):
// \hex4_val[1]~1_combout  = ( manual_addr[9] & ( (\vjtag_inst|addr_out [9]) # (\SW[0]~input_o ) ) ) # ( !manual_addr[9] & ( (!\SW[0]~input_o  & \vjtag_inst|addr_out [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\vjtag_inst|addr_out [9]),
	.datae(gnd),
	.dataf(!manual_addr[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4_val[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4_val[1]~1 .extended_lut = "off";
defparam \hex4_val[1]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \hex4_val[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N28
dffeas \dsa_fetch|addr_p00[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[9] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \ram_rdaddress[9]~27 (
// Equation(s):
// \ram_rdaddress[9]~27_combout  = ( \dsa_fetch|addr_p00 [9] & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex4_val[1]~1_combout )))) # (\always3~0_combout  & (((\ram_rdaddress[5]~1_combout )) # (\ram_rdaddress[9]~26_combout ))) ) ) ) # ( 
// !\dsa_fetch|addr_p00 [9] & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & (((\hex4_val[1]~1_combout )))) # (\always3~0_combout  & (\ram_rdaddress[9]~26_combout  & (!\ram_rdaddress[5]~1_combout ))) ) ) ) # ( \dsa_fetch|addr_p00 [9] & ( 
// !\ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & \hex4_val[1]~1_combout ) ) ) ) # ( !\dsa_fetch|addr_p00 [9] & ( !\ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & \hex4_val[1]~1_combout ) ) ) )

	.dataa(!\ram_rdaddress[9]~26_combout ),
	.datab(!\always3~0_combout ),
	.datac(!\ram_rdaddress[5]~1_combout ),
	.datad(!\hex4_val[1]~1_combout ),
	.datae(!\dsa_fetch|addr_p00 [9]),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[9]~27 .extended_lut = "off";
defparam \ram_rdaddress[9]~27 .lut_mask = 64'h00CC00CC10DC13DF;
defparam \ram_rdaddress[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \dsa_fetch|addr_p00[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[10] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N27
cyclonev_lcell_comb \hex4_val[2]~2 (
// Equation(s):
// \hex4_val[2]~2_combout  = ( \vjtag_inst|addr_out [10] & ( (!\SW[0]~input_o ) # (manual_addr[10]) ) ) # ( !\vjtag_inst|addr_out [10] & ( (\SW[0]~input_o  & manual_addr[10]) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!manual_addr[10]),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4_val[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4_val[2]~2 .extended_lut = "off";
defparam \hex4_val[2]~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \hex4_val[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N32
dffeas \dsa_fetch|addr_p01[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[10] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N28
dffeas \dsa_fetch|addr_p11[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[10] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N44
dffeas \dsa_fetch|addr_p10[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~318 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[10] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \ram_rdaddress[10]~28 (
// Equation(s):
// \ram_rdaddress[10]~28_combout  = ( \dsa_fetch|addr_p10 [10] & ( \dsa_fetch|state.ST_FETCH_1~q  & ( ((\dsa_fetch|state.ST_FETCH_3~q ) # (\dsa_fetch|addr_p01 [10])) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [10] & ( 
// \dsa_fetch|state.ST_FETCH_1~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (\dsa_fetch|addr_p01 [10] & !\dsa_fetch|state.ST_FETCH_3~q )) ) ) ) # ( \dsa_fetch|addr_p10 [10] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( ((!\dsa_fetch|state.ST_FETCH_3~q  & 
// (\dsa_fetch|addr_p01 [10])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [10])))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [10] & ( !\dsa_fetch|state.ST_FETCH_1~q  & ( 
// (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q  & (\dsa_fetch|addr_p01 [10])) # (\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|addr_p11 [10]))))) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|addr_p01 [10]),
	.datac(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datad(!\dsa_fetch|addr_p11 [10]),
	.datae(!\dsa_fetch|addr_p10 [10]),
	.dataf(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[10]~28 .extended_lut = "off";
defparam \ram_rdaddress[10]~28 .lut_mask = 64'h202A757F20207F7F;
defparam \ram_rdaddress[10]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \ram_rdaddress[10]~29 (
// Equation(s):
// \ram_rdaddress[10]~29_combout  = ( \hex4_val[2]~2_combout  & ( \ram_rdaddress[10]~28_combout  & ( (!\always3~0_combout ) # ((\ram_rdaddress[5]~2_combout  & ((!\ram_rdaddress[5]~1_combout ) # (\dsa_fetch|addr_p00 [10])))) ) ) ) # ( !\hex4_val[2]~2_combout  
// & ( \ram_rdaddress[10]~28_combout  & ( (\always3~0_combout  & (\ram_rdaddress[5]~2_combout  & ((!\ram_rdaddress[5]~1_combout ) # (\dsa_fetch|addr_p00 [10])))) ) ) ) # ( \hex4_val[2]~2_combout  & ( !\ram_rdaddress[10]~28_combout  & ( (!\always3~0_combout ) 
// # ((\dsa_fetch|addr_p00 [10] & (\ram_rdaddress[5]~1_combout  & \ram_rdaddress[5]~2_combout ))) ) ) ) # ( !\hex4_val[2]~2_combout  & ( !\ram_rdaddress[10]~28_combout  & ( (\dsa_fetch|addr_p00 [10] & (\always3~0_combout  & (\ram_rdaddress[5]~1_combout  & 
// \ram_rdaddress[5]~2_combout ))) ) ) )

	.dataa(!\dsa_fetch|addr_p00 [10]),
	.datab(!\always3~0_combout ),
	.datac(!\ram_rdaddress[5]~1_combout ),
	.datad(!\ram_rdaddress[5]~2_combout ),
	.datae(!\hex4_val[2]~2_combout ),
	.dataf(!\ram_rdaddress[10]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[10]~29 .extended_lut = "off";
defparam \ram_rdaddress[10]~29 .lut_mask = 64'h0001CCCD0031CCFD;
defparam \ram_rdaddress[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N9
cyclonev_lcell_comb \hex4_val[3]~3 (
// Equation(s):
// \hex4_val[3]~3_combout  = ( \vjtag_inst|addr_out [11] & ( (!\SW[0]~input_o ) # (manual_addr[11]) ) ) # ( !\vjtag_inst|addr_out [11] & ( (manual_addr[11] & \SW[0]~input_o ) ) )

	.dataa(!manual_addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\vjtag_inst|addr_out [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4_val[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4_val[3]~3 .extended_lut = "off";
defparam \hex4_val[3]~3 .lut_mask = 64'h0055FF550055FF55;
defparam \hex4_val[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N35
dffeas \dsa_fetch|addr_p01[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[11] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \dsa_fetch|addr_p11[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~53_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[11] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N38
dffeas \dsa_fetch|addr_p10[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~319 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[11] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \ram_rdaddress[11]~30 (
// Equation(s):
// \ram_rdaddress[11]~30_combout  = ( \dsa_fetch|addr_p10 [11] & ( \dsa_fetch|state.ST_FETCH_3~q  & ( ((\dsa_fetch|addr_p11 [11]) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [11] & ( 
// \dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & (!\dsa_fetch|state.ST_FETCH_1~q  & \dsa_fetch|addr_p11 [11])) ) ) ) # ( \dsa_fetch|addr_p10 [11] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (\dsa_fetch|addr_p01 [11]) # 
// (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [11] & ( !\dsa_fetch|state.ST_FETCH_3~q  & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & \dsa_fetch|addr_p01 [11]) ) ) )

	.dataa(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|addr_p01 [11]),
	.datad(!\dsa_fetch|addr_p11 [11]),
	.datae(!\dsa_fetch|addr_p10 [11]),
	.dataf(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[11]~30 .extended_lut = "off";
defparam \ram_rdaddress[11]~30 .lut_mask = 64'h0A0A5F5F008877FF;
defparam \ram_rdaddress[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N34
dffeas \dsa_fetch|addr_p00[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[11] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \ram_rdaddress[11]~31 (
// Equation(s):
// \ram_rdaddress[11]~31_combout  = ( \dsa_fetch|addr_p00 [11] & ( \always3~0_combout  & ( (\ram_rdaddress[5]~2_combout  & ((\ram_rdaddress[11]~30_combout ) # (\ram_rdaddress[5]~1_combout ))) ) ) ) # ( !\dsa_fetch|addr_p00 [11] & ( \always3~0_combout  & ( 
// (\ram_rdaddress[5]~2_combout  & (!\ram_rdaddress[5]~1_combout  & \ram_rdaddress[11]~30_combout )) ) ) ) # ( \dsa_fetch|addr_p00 [11] & ( !\always3~0_combout  & ( \hex4_val[3]~3_combout  ) ) ) # ( !\dsa_fetch|addr_p00 [11] & ( !\always3~0_combout  & ( 
// \hex4_val[3]~3_combout  ) ) )

	.dataa(!\hex4_val[3]~3_combout ),
	.datab(!\ram_rdaddress[5]~2_combout ),
	.datac(!\ram_rdaddress[5]~1_combout ),
	.datad(!\ram_rdaddress[11]~30_combout ),
	.datae(!\dsa_fetch|addr_p00 [11]),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[11]~31 .extended_lut = "off";
defparam \ram_rdaddress[11]~31 .lut_mask = 64'h5555555500300333;
defparam \ram_rdaddress[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N35
dffeas \dsa_fetch|addr_p11[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add8~57_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p11 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p11[12] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p11[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N32
dffeas \dsa_fetch|addr_p10[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dsa_fetch|Mult1~320 ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p10 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p10[12] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p10[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N38
dffeas \dsa_fetch|addr_p01[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p01 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p01[12] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p01[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \ram_rdaddress[12]~32 (
// Equation(s):
// \ram_rdaddress[12]~32_combout  = ( \dsa_fetch|addr_p10 [12] & ( \dsa_fetch|addr_p01 [12] & ( (((!\dsa_fetch|state.ST_FETCH_3~q ) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q )) # (\dsa_fetch|state.ST_FETCH_1~q )) # (\dsa_fetch|addr_p11 [12]) ) ) ) # ( 
// !\dsa_fetch|addr_p10 [12] & ( \dsa_fetch|addr_p01 [12] & ( (!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q  & ((!\dsa_fetch|state.ST_FETCH_3~q ) # ((\dsa_fetch|addr_p11 [12] & !\dsa_fetch|state.ST_FETCH_1~q )))) ) ) ) # ( \dsa_fetch|addr_p10 [12] & ( 
// !\dsa_fetch|addr_p01 [12] & ( ((\dsa_fetch|state.ST_FETCH_3~q  & ((\dsa_fetch|state.ST_FETCH_1~q ) # (\dsa_fetch|addr_p11 [12])))) # (\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ) ) ) ) # ( !\dsa_fetch|addr_p10 [12] & ( !\dsa_fetch|addr_p01 [12] & ( 
// (\dsa_fetch|addr_p11 [12] & (!\dsa_fetch|state.ST_FETCH_1~q  & (\dsa_fetch|state.ST_FETCH_3~q  & !\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ))) ) ) )

	.dataa(!\dsa_fetch|addr_p11 [12]),
	.datab(!\dsa_fetch|state.ST_FETCH_1~q ),
	.datac(!\dsa_fetch|state.ST_FETCH_3~q ),
	.datad(!\dsa_fetch|state.ST_FETCH_2~DUPLICATE_q ),
	.datae(!\dsa_fetch|addr_p10 [12]),
	.dataf(!\dsa_fetch|addr_p01 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[12]~32 .extended_lut = "off";
defparam \ram_rdaddress[12]~32 .lut_mask = 64'h040007FFF400F7FF;
defparam \ram_rdaddress[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N12
cyclonev_lcell_comb \hex5_val[0]~0 (
// Equation(s):
// \hex5_val[0]~0_combout  = ( \vjtag_inst|addr_out [12] & ( (!\SW[0]~input_o ) # (manual_addr[12]) ) ) # ( !\vjtag_inst|addr_out [12] & ( (manual_addr[12] & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!manual_addr[12]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\vjtag_inst|addr_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5_val[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5_val[0]~0 .extended_lut = "off";
defparam \hex5_val[0]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hex5_val[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \dsa_fetch|addr_p00[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_fetch|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fetch|state.ST_SETUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_fetch|addr_p00 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_fetch|addr_p00[12] .is_wysiwyg = "true";
defparam \dsa_fetch|addr_p00[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \ram_rdaddress[12]~33 (
// Equation(s):
// \ram_rdaddress[12]~33_combout  = ( \hex5_val[0]~0_combout  & ( \dsa_fetch|addr_p00 [12] & ( (!\always3~0_combout ) # ((\ram_rdaddress[5]~2_combout  & ((\ram_rdaddress[12]~32_combout ) # (\ram_rdaddress[5]~1_combout )))) ) ) ) # ( !\hex5_val[0]~0_combout  
// & ( \dsa_fetch|addr_p00 [12] & ( (\always3~0_combout  & (\ram_rdaddress[5]~2_combout  & ((\ram_rdaddress[12]~32_combout ) # (\ram_rdaddress[5]~1_combout )))) ) ) ) # ( \hex5_val[0]~0_combout  & ( !\dsa_fetch|addr_p00 [12] & ( (!\always3~0_combout ) # 
// ((!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[12]~32_combout  & \ram_rdaddress[5]~2_combout ))) ) ) ) # ( !\hex5_val[0]~0_combout  & ( !\dsa_fetch|addr_p00 [12] & ( (\always3~0_combout  & (!\ram_rdaddress[5]~1_combout  & (\ram_rdaddress[12]~32_combout 
//  & \ram_rdaddress[5]~2_combout ))) ) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\ram_rdaddress[5]~1_combout ),
	.datac(!\ram_rdaddress[12]~32_combout ),
	.datad(!\ram_rdaddress[5]~2_combout ),
	.datae(!\hex5_val[0]~0_combout ),
	.dataf(!\dsa_fetch|addr_p00 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[12]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[12]~33 .extended_lut = "off";
defparam \ram_rdaddress[12]~33 .lut_mask = 64'h0004AAAE0015AABF;
defparam \ram_rdaddress[12]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (\vjtag_inst|addr_out [15] & (!\always3~0_combout  & !\vjtag_inst|addr_out 
// [14])) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\always3~0_combout  & (((\vjtag_inst|addr_out [15] & !\vjtag_inst|addr_out [14])))) # (\always3~0_combout  & (\Add3~1_sumout )) ) ) 
// )

	.dataa(!\Add3~1_sumout ),
	.datab(!\vjtag_inst|addr_out [15]),
	.datac(!\always3~0_combout ),
	.datad(!\vjtag_inst|addr_out [14]),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3] .lut_mask = 64'h0000000035053000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout  = ( \ram_rdaddress[13]~5_combout  & ( (\ram_rdaddress[15]~3_combout  & !\ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\always3~0_combout  & (((\vjtag_inst|addr_out [15] & \vjtag_inst|addr_out 
// [14])))) # (\always3~0_combout  & (\Add3~1_sumout )) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\always3~0_combout  & (\vjtag_inst|addr_out [15] & \vjtag_inst|addr_out [14])) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\always3~0_combout ),
	.datac(!\vjtag_inst|addr_out [15]),
	.datad(!\vjtag_inst|addr_out [14]),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3] .lut_mask = 64'h00000000000C111D;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout  = ( \ram_rdaddress[13]~5_combout  & ( (\ram_rdaddress[15]~3_combout  & \ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (\vjtag_inst|addr_out [15] & (!\vjtag_inst|addr_out [14] & 
// !\always3~0_combout )) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  & ( (!\always3~0_combout  & (((\vjtag_inst|addr_out [15] & !\vjtag_inst|addr_out [14])))) # (\always3~0_combout  & 
// (\Add3~1_sumout )) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\vjtag_inst|addr_out [15]),
	.datac(!\vjtag_inst|addr_out [14]),
	.datad(!\always3~0_combout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3] .lut_mask = 64'h0000000030553000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout  = ( !\ram_rdaddress[13]~5_combout  & ( (\ram_rdaddress[15]~3_combout  & !\ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y7_N47
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_rdaddress[13]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3] = ( \Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (!\always3~0_combout  & (\vjtag_inst|addr_out [14] & (!\vjtag_inst|addr_out 
// [15]))) # (\always3~0_combout  & (((!\Add3~1_sumout )))) ) ) ) # ( !\Add3~5_sumout  & ( \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  & ( (\vjtag_inst|addr_out [14] & (!\vjtag_inst|addr_out [15] & !\always3~0_combout )) ) 
// ) )

	.dataa(!\vjtag_inst|addr_out [14]),
	.datab(!\vjtag_inst|addr_out [15]),
	.datac(!\always3~0_combout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3] .lut_mask = 64'h0000000040404F40;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout  = ( \ram_rdaddress[13]~5_combout  & ( (!\ram_rdaddress[15]~3_combout  & \ram_rdaddress[14]~7_combout ) ) )

	.dataa(!\ram_rdaddress[15]~3_combout ),
	.datab(!\ram_rdaddress[14]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_rdaddress[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[7]~7_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \dsa_dp|pixel_out~6 (
// Equation(s):
// \dsa_dp|pixel_out~6_combout  = ( \dsa_dp|Mult7~328  & ( \dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~328  & ( \dsa_dp|Mult7~337  ) ) # ( \dsa_dp|Mult7~328  & ( !\dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~328  & ( !\dsa_dp|Mult7~337  & ( 
// (!\dsa_dp|LessThan0~0_combout ) # (((\dsa_dp|Mult7~335 ) # (\dsa_dp|Mult7~336 )) # (\dsa_dp|Mult7~334 )) ) ) )

	.dataa(!\dsa_dp|LessThan0~0_combout ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|Mult7~336 ),
	.datad(!\dsa_dp|Mult7~335 ),
	.datae(!\dsa_dp|Mult7~328 ),
	.dataf(!\dsa_dp|Mult7~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~6 .extended_lut = "off";
defparam \dsa_dp|pixel_out~6 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \dsa_dp|pixel_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~6_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[6] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \ram_data[6]~6 (
// Equation(s):
// \ram_data[6]~6_combout  = ( \dsa_fsm|state.ST_IDLE~q  & ( (!\dsa_fsm|state.ST_DONE~q  & ((!\SW[1]~input_o  & ((\vjtag_inst|data_out [6]))) # (\SW[1]~input_o  & (\dsa_dp|pixel_out [6])))) # (\dsa_fsm|state.ST_DONE~q  & (((\vjtag_inst|data_out [6])))) ) ) # 
// ( !\dsa_fsm|state.ST_IDLE~q  & ( \vjtag_inst|data_out [6] ) )

	.dataa(!\dsa_fsm|state.ST_DONE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_dp|pixel_out [6]),
	.datad(!\vjtag_inst|data_out [6]),
	.datae(gnd),
	.dataf(!\dsa_fsm|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[6]~6 .extended_lut = "off";
defparam \ram_data[6]~6 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \ram_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h270027AA275527FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[6]~6_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \dsa_dp|pixel_out~5 (
// Equation(s):
// \dsa_dp|pixel_out~5_combout  = ( \dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~327  ) ) # ( !\dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~327  ) ) # ( \dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~327  ) ) # ( !\dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~327  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|LessThan0~0_combout ),
	.datad(!\dsa_dp|Mult7~335 ),
	.datae(!\dsa_dp|Mult7~337 ),
	.dataf(!\dsa_dp|Mult7~327 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~5 .extended_lut = "off";
defparam \dsa_dp|pixel_out~5 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \dsa_dp|pixel_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~5_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[5] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \ram_data[5]~5 (
// Equation(s):
// \ram_data[5]~5_combout  = ( \vjtag_inst|data_out [5] & ( (!\dsa_fsm|state.ST_IDLE~q ) # ((!\SW[1]~input_o ) # ((\dsa_fsm|state.ST_DONE~q ) # (\dsa_dp|pixel_out [5]))) ) ) # ( !\vjtag_inst|data_out [5] & ( (\dsa_fsm|state.ST_IDLE~q  & (\SW[1]~input_o  & 
// (\dsa_dp|pixel_out [5] & !\dsa_fsm|state.ST_DONE~q ))) ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_dp|pixel_out [5]),
	.datad(!\dsa_fsm|state.ST_DONE~q ),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[5]~5 .extended_lut = "off";
defparam \ram_data[5]~5 .lut_mask = 64'h01000100EFFFEFFF;
defparam \ram_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002200";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[5]~5_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \dsa_dp|pixel_out~4 (
// Equation(s):
// \dsa_dp|pixel_out~4_combout  = ( \dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~326  ) ) # ( !\dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~326  ) ) # ( \dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~326  ) ) # ( !\dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~326  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|Mult7~335 ),
	.datad(!\dsa_dp|LessThan0~0_combout ),
	.datae(!\dsa_dp|Mult7~337 ),
	.dataf(!\dsa_dp|Mult7~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~4 .extended_lut = "off";
defparam \dsa_dp|pixel_out~4 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \dsa_dp|pixel_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[4] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N54
cyclonev_lcell_comb \ram_data[4]~4 (
// Equation(s):
// \ram_data[4]~4_combout  = ( \vjtag_inst|data_out [4] & ( (!\dsa_fsm|state.ST_IDLE~q ) # (((!\SW[1]~input_o ) # (\dsa_dp|pixel_out [4])) # (\dsa_fsm|state.ST_DONE~q )) ) ) # ( !\vjtag_inst|data_out [4] & ( (\dsa_fsm|state.ST_IDLE~q  & 
// (!\dsa_fsm|state.ST_DONE~q  & (\SW[1]~input_o  & \dsa_dp|pixel_out [4]))) ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\dsa_fsm|state.ST_DONE~q ),
	.datac(!\SW[1]~input_o ),
	.datad(!\dsa_dp|pixel_out [4]),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[4]~4 .extended_lut = "off";
defparam \ram_data[4]~4 .lut_mask = 64'h00040004FBFFFBFF;
defparam \ram_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0055FF55330F330F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[4]~4_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h000FFF0F33553355;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N9
cyclonev_lcell_comb \dsa_dp|pixel_out~2 (
// Equation(s):
// \dsa_dp|pixel_out~2_combout  = ( \dsa_dp|Mult7~324  & ( \dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~324  & ( \dsa_dp|Mult7~337  ) ) # ( \dsa_dp|Mult7~324  & ( !\dsa_dp|Mult7~337  ) ) # ( !\dsa_dp|Mult7~324  & ( !\dsa_dp|Mult7~337  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|Mult7~335 ),
	.datad(!\dsa_dp|LessThan0~0_combout ),
	.datae(!\dsa_dp|Mult7~324 ),
	.dataf(!\dsa_dp|Mult7~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~2 .extended_lut = "off";
defparam \dsa_dp|pixel_out~2 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \dsa_dp|pixel_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[2] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \ram_data[2]~2 (
// Equation(s):
// \ram_data[2]~2_combout  = ( \dsa_dp|pixel_out [2] & ( ((\dsa_fsm|state.ST_IDLE~q  & (\SW[1]~input_o  & !\dsa_fsm|state.ST_DONE~q ))) # (\vjtag_inst|data_out [2]) ) ) # ( !\dsa_dp|pixel_out [2] & ( (\vjtag_inst|data_out [2] & ((!\dsa_fsm|state.ST_IDLE~q ) 
// # ((!\SW[1]~input_o ) # (\dsa_fsm|state.ST_DONE~q )))) ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fsm|state.ST_DONE~q ),
	.datad(!\vjtag_inst|data_out [2]),
	.datae(gnd),
	.dataf(!\dsa_dp|pixel_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[2]~2 .extended_lut = "off";
defparam \ram_data[2]~2 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \ram_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A022";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h04C434F407C737F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[2]~2_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \dsa_dp|pixel_out~1 (
// Equation(s):
// \dsa_dp|pixel_out~1_combout  = ( \dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~323  ) ) # ( !\dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~323  ) ) # ( \dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~323  ) ) # ( !\dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~323  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|LessThan0~0_combout ),
	.datad(!\dsa_dp|Mult7~335 ),
	.datae(!\dsa_dp|Mult7~337 ),
	.dataf(!\dsa_dp|Mult7~323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~1 .extended_lut = "off";
defparam \dsa_dp|pixel_out~1 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N8
dffeas \dsa_dp|pixel_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[1] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \ram_data[1]~1 (
// Equation(s):
// \ram_data[1]~1_combout  = ( \vjtag_inst|data_out [1] & ( (!\dsa_fsm|state.ST_IDLE~q ) # ((!\SW[1]~input_o ) # ((\dsa_fsm|state.ST_DONE~q ) # (\dsa_dp|pixel_out [1]))) ) ) # ( !\vjtag_inst|data_out [1] & ( (\dsa_fsm|state.ST_IDLE~q  & (\SW[1]~input_o  & 
// (\dsa_dp|pixel_out [1] & !\dsa_fsm|state.ST_DONE~q ))) ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_dp|pixel_out [1]),
	.datad(!\dsa_fsm|state.ST_DONE~q ),
	.datae(gnd),
	.dataf(!\vjtag_inst|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[1]~1 .extended_lut = "off";
defparam \ram_data[1]~1 .lut_mask = 64'h01000100EFFFEFFF;
defparam \ram_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA0";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0530F530053FF53F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[1]~1_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0303505FF3F3505F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N51
cyclonev_lcell_comb \dsa_dp|LessThan0~0 (
// Equation(s):
// \dsa_dp|LessThan0~0_combout  = ( !\dsa_dp|Mult7~330  & ( (!\dsa_dp|Mult7~331  & (!\dsa_dp|Mult7~332  & !\dsa_dp|Mult7~333 )) ) )

	.dataa(!\dsa_dp|Mult7~331 ),
	.datab(!\dsa_dp|Mult7~332 ),
	.datac(!\dsa_dp|Mult7~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dsa_dp|Mult7~330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|LessThan0~0 .extended_lut = "off";
defparam \dsa_dp|LessThan0~0 .lut_mask = 64'h8080808000000000;
defparam \dsa_dp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \dsa_dp|pixel_out~0 (
// Equation(s):
// \dsa_dp|pixel_out~0_combout  = ( \dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~322  ) ) # ( !\dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~322  ) ) # ( \dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~322  ) ) # ( !\dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~322  & ( 
// (!\dsa_dp|LessThan0~0_combout ) # (((\dsa_dp|Mult7~336 ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) ) ) )

	.dataa(!\dsa_dp|LessThan0~0_combout ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|Mult7~335 ),
	.datad(!\dsa_dp|Mult7~336 ),
	.datae(!\dsa_dp|Mult7~337 ),
	.dataf(!\dsa_dp|Mult7~322 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~0 .extended_lut = "off";
defparam \dsa_dp|pixel_out~0 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N58
dffeas \dsa_dp|pixel_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[0] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \ram_data[0]~0 (
// Equation(s):
// \ram_data[0]~0_combout  = ( \dsa_dp|pixel_out [0] & ( ((\dsa_fsm|state.ST_IDLE~q  & (\SW[1]~input_o  & !\dsa_fsm|state.ST_DONE~q ))) # (\vjtag_inst|data_out [0]) ) ) # ( !\dsa_dp|pixel_out [0] & ( (\vjtag_inst|data_out [0] & ((!\dsa_fsm|state.ST_IDLE~q ) 
// # ((!\SW[1]~input_o ) # (\dsa_fsm|state.ST_DONE~q )))) ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\dsa_fsm|state.ST_DONE~q ),
	.datad(!\vjtag_inst|data_out [0]),
	.datae(gnd),
	.dataf(!\dsa_dp|pixel_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[0]~0 .extended_lut = "off";
defparam \ram_data[0]~0 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \ram_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002022";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h505003F35F5F03F3;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[0]~0_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  = (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout )))

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~1_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \vjtag_inst|DR2[0]~feeder (
// Equation(s):
// \vjtag_inst|DR2[0]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout 

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[0]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \vjtag_inst|DR2[1]~feeder (
// Equation(s):
// \vjtag_inst|DR2[1]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[1]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|DR2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \vjtag_inst|DR2[2]~feeder (
// Equation(s):
// \vjtag_inst|DR2[2]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout 

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[2]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \vjtag_inst|DR2[3]~feeder (
// Equation(s):
// \vjtag_inst|DR2[3]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[3]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtag_inst|DR2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \vjtag_inst|DR2[4]~feeder (
// Equation(s):
// \vjtag_inst|DR2[4]~feeder_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[4]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|DR2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \vjtag_inst|DR2[5]~feeder (
// Equation(s):
// \vjtag_inst|DR2[5]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[5]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtag_inst|DR2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \vjtag_inst|DR2[6]~feeder (
// Equation(s):
// \vjtag_inst|DR2[6]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout 

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[6]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtag_inst|DR2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \vjtag_inst|DR2[7]~feeder (
// Equation(s):
// \vjtag_inst|DR2[7]~feeder_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[7]~feeder .extended_lut = "off";
defparam \vjtag_inst|DR2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtag_inst|DR2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr (
// Equation(s):
// \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  = 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .extended_lut = "off";
defparam \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .lut_mask = 64'hFFDDFFDDFFDDFFDD;
defparam \vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \vjtag_inst|DR2[0]~0 (
// Equation(s):
// \vjtag_inst|DR2[0]~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR2[0]~0 .extended_lut = "off";
defparam \vjtag_inst|DR2[0]~0 .lut_mask = 64'h0002000A00000000;
defparam \vjtag_inst|DR2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \vjtag_inst|DR2[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[7]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[7] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \vjtag_inst|DR2[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[6]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[6] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N19
dffeas \vjtag_inst|DR2[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[5]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[5] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \vjtag_inst|DR2[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[4]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[4] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \vjtag_inst|DR2[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[3]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[3] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \vjtag_inst|DR2[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[2]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[2] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N55
dffeas \vjtag_inst|DR2[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[1]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[1] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \vjtag_inst|DR2[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtag_inst|DR2[0]~feeder_combout ),
	.asdata(\vjtag_inst|DR2 [1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\vjtag_inst|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR2[0] .is_wysiwyg = "true";
defparam \vjtag_inst|DR2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \vjtag_inst|always2~0 (
// Equation(s):
// \vjtag_inst|always2~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|always2~0 .extended_lut = "off";
defparam \vjtag_inst|always2~0 .lut_mask = 64'h0000000022222222;
defparam \vjtag_inst|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \vjtag_inst|DR0_bypass_reg~0 (
// Equation(s):
// \vjtag_inst|DR0_bypass_reg~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \altera_internal_jtag~TDIUTAP  & ( \vjtag_inst|DR0_bypass_reg~q  ) ) ) # ( !\aut
// o_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( \altera_internal_jtag~TDIUTAP  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ((\vjtag_inst|always2~0_combout ) # (\vjtag_inst|DR0_bypass_reg~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (((\vjtag_inst|DR0_bypass_reg~q )))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( !\altera_internal_jtag~TDIUTAP  & ( 
// \vjtag_inst|DR0_bypass_reg~q  ) ) ) # ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// !\altera_internal_jtag~TDIUTAP  & ( (\vjtag_inst|DR0_bypass_reg~q  & (((\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & !\vjtag_inst|always2~0_combout )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) )

	.dataa(!\vjtag_inst|vjtag_ip|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\vjtag_inst|DR0_bypass_reg~q ),
	.datad(!\vjtag_inst|always2~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|DR0_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|DR0_bypass_reg~0 .extended_lut = "off";
defparam \vjtag_inst|DR0_bypass_reg~0 .lut_mask = 64'h07030F0F07470F0F;
defparam \vjtag_inst|DR0_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \vjtag_inst|DR0_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR0_bypass_reg~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|DR0_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|DR0_bypass_reg .is_wysiwyg = "true";
defparam \vjtag_inst|DR0_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \vjtag_inst|Selector0~0 (
// Equation(s):
// \vjtag_inst|Selector0~0_combout  = ( \vjtag_inst|DR0_bypass_reg~q  & ( \auto_hub
// |instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ((\vjtag_inst|DR2 [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (\vjtag_inst|DR_ADDR [0])) ) ) ) # ( 
// !\vjtag_inst|DR0_bypass_reg~q  & ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ((\vjtag_inst|DR2 [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (\vjtag_inst|DR_ADDR [0])) ) ) ) # ( 
// \vjtag_inst|DR0_bypass_reg~q  & ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\vjtag_inst|DR1 [0]) ) ) ) # ( 
// !\vjtag_inst|DR0_bypass_reg~q  & ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\vjtag_inst|DR1 [0] & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) ) ) )

	.dataa(!\vjtag_inst|DR1 [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\vjtag_inst|DR_ADDR [0]),
	.datad(!\vjtag_inst|DR2 [0]),
	.datae(!\vjtag_inst|DR0_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag_inst|Selector0~0 .extended_lut = "off";
defparam \vjtag_inst|Selector0~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \vjtag_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h3300330033FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\vjtag_inst|Selector0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hF3F7F3F7F3F3F7F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \vjtag_inst|addr_out_jtag[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtag_inst|DR_ADDR [15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtag_inst|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out_jtag [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out_jtag[15] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out_jtag[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N47
dffeas \vjtag_inst|addr_sync1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_out_jtag [15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync1[15] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \vjtag_inst|addr_sync2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync1 [15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_sync2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_sync2[15] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_sync2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \vjtag_inst|addr_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtag_inst|addr_sync2 [15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtag_inst|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtag_inst|addr_out[15] .is_wysiwyg = "true";
defparam \vjtag_inst|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \hex5_val[3]~3 (
// Equation(s):
// \hex5_val[3]~3_combout  = (!\SW[0]~input_o  & ((\vjtag_inst|addr_out [15]))) # (\SW[0]~input_o  & (manual_addr[15]))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!manual_addr[15]),
	.datad(!\vjtag_inst|addr_out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5_val[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5_val[3]~3 .extended_lut = "off";
defparam \hex5_val[3]~3 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \hex5_val[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \ram_rdaddress[15]~3 (
// Equation(s):
// \ram_rdaddress[15]~3_combout  = ( \ram_rdaddress[5]~1_combout  & ( \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & ((\hex5_val[3]~3_combout ))) # (\always3~0_combout  & (\dsa_fetch|addr_p00 [15])) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( 
// \ram_rdaddress[5]~2_combout  & ( (!\always3~0_combout  & ((\hex5_val[3]~3_combout ))) # (\always3~0_combout  & (\ram_rdaddress[15]~0_combout )) ) ) ) # ( \ram_rdaddress[5]~1_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex5_val[3]~3_combout  & 
// !\always3~0_combout ) ) ) ) # ( !\ram_rdaddress[5]~1_combout  & ( !\ram_rdaddress[5]~2_combout  & ( (\hex5_val[3]~3_combout  & !\always3~0_combout ) ) ) )

	.dataa(!\dsa_fetch|addr_p00 [15]),
	.datab(!\ram_rdaddress[15]~0_combout ),
	.datac(!\hex5_val[3]~3_combout ),
	.datad(!\always3~0_combout ),
	.datae(!\ram_rdaddress[5]~1_combout ),
	.dataf(!\ram_rdaddress[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_rdaddress[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_rdaddress[15]~3 .extended_lut = "off";
defparam \ram_rdaddress[15]~3 .lut_mask = 64'h0F000F000F330F55;
defparam \ram_rdaddress[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_rdaddress[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \dsa_dp|pixel_out~3 (
// Equation(s):
// \dsa_dp|pixel_out~3_combout  = ( \dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~325  ) ) # ( !\dsa_dp|Mult7~337  & ( \dsa_dp|Mult7~325  ) ) # ( \dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~325  ) ) # ( !\dsa_dp|Mult7~337  & ( !\dsa_dp|Mult7~325  & ( 
// (((!\dsa_dp|LessThan0~0_combout ) # (\dsa_dp|Mult7~335 )) # (\dsa_dp|Mult7~334 )) # (\dsa_dp|Mult7~336 ) ) ) )

	.dataa(!\dsa_dp|Mult7~336 ),
	.datab(!\dsa_dp|Mult7~334 ),
	.datac(!\dsa_dp|LessThan0~0_combout ),
	.datad(!\dsa_dp|Mult7~335 ),
	.datae(!\dsa_dp|Mult7~337 ),
	.dataf(!\dsa_dp|Mult7~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dsa_dp|pixel_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dsa_dp|pixel_out~3 .extended_lut = "off";
defparam \dsa_dp|pixel_out~3 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \dsa_dp|pixel_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \dsa_dp|pixel_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dsa_dp|pixel_out~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dsa_fsm|state.ST_INTERPOLATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsa_dp|pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsa_dp|pixel_out[3] .is_wysiwyg = "true";
defparam \dsa_dp|pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N39
cyclonev_lcell_comb \ram_data[3]~3 (
// Equation(s):
// \ram_data[3]~3_combout  = ( \SW[1]~input_o  & ( (!\dsa_fsm|state.ST_IDLE~q  & (((\vjtag_inst|data_out [3])))) # (\dsa_fsm|state.ST_IDLE~q  & ((!\dsa_fsm|state.ST_DONE~q  & (\dsa_dp|pixel_out [3])) # (\dsa_fsm|state.ST_DONE~q  & ((\vjtag_inst|data_out 
// [3]))))) ) ) # ( !\SW[1]~input_o  & ( \vjtag_inst|data_out [3] ) )

	.dataa(!\dsa_fsm|state.ST_IDLE~q ),
	.datab(!\dsa_dp|pixel_out [3]),
	.datac(!\vjtag_inst|data_out [3]),
	.datad(!\dsa_fsm|state.ST_DONE~q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_data[3]~3 .extended_lut = "off";
defparam \ram_data[3]~3 .lut_mask = 64'h0F0F0F0F1B0F1B0F;
defparam \ram_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h330033FF550F550F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_data[3]~3_combout }),
	.portaaddr({\ram_wraddress[12]~12_combout ,\ram_wraddress[11]~11_combout ,\ram_wraddress[10]~10_combout ,\ram_wraddress[9]~9_combout ,\ram_wraddress[8]~8_combout ,\ram_wraddress[7]~7_combout ,\ram_wraddress[6]~6_combout ,\ram_wraddress[5]~5_combout ,
\ram_wraddress[4]~4_combout ,\ram_wraddress[3]~3_combout ,\ram_wraddress[2]~2_combout ,\ram_wraddress[1]~1_combout ,\ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ram_rdaddress[12]~33_combout ,\ram_rdaddress[11]~31_combout ,\ram_rdaddress[10]~29_combout ,\ram_rdaddress[9]~27_combout ,\ram_rdaddress[8]~25_combout ,\ram_rdaddress[7]~23_combout ,\ram_rdaddress[6]~21_combout ,\ram_rdaddress[5]~19_combout ,
\ram_rdaddress[4]~17_combout ,\ram_rdaddress[3]~15_combout ,\ram_rdaddress[2]~13_combout ,\ram_rdaddress[1]~11_combout ,\ram_rdaddress[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./mem/image.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a032:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \hex7seg_0|WideOr6~0 (
// Equation(s):
// \hex7seg_0|WideOr6~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr6~0 .lut_mask = 64'h2211221199009900;
defparam \hex7seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \hex7seg_0|WideOr5~0 (
// Equation(s):
// \hex7seg_0|WideOr5~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  $ (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout 
// )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr5~0 .lut_mask = 64'h000500055AF55AF5;
defparam \hex7seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \hex7seg_0|WideOr4~0 (
// Equation(s):
// \hex7seg_0|WideOr4~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr4~0 .lut_mask = 64'h0088008844554455;
defparam \hex7seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \hex7seg_0|WideOr3~0 (
// Equation(s):
// \hex7seg_0|WideOr3~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout 
// )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr3~0 .lut_mask = 64'h2244224488338833;
defparam \hex7seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N9
cyclonev_lcell_comb \hex7seg_0|WideOr2~0 (
// Equation(s):
// \hex7seg_0|WideOr2~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ) # (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr2~0 .lut_mask = 64'h0F0A0F0AAA0AAA0A;
defparam \hex7seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \hex7seg_0|WideOr1~0 (
// Equation(s):
// \hex7seg_0|WideOr1~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout  & ( 
// \ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout 
// ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr1~0 .lut_mask = 64'h0000A0A0A5A5F0F0;
defparam \hex7seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \hex7seg_0|WideOr0~0 (
// Equation(s):
// \hex7seg_0|WideOr0~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ) # (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ))) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w3_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_0|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_0|WideOr0~0 .lut_mask = 64'h55FF55FFAFF5AFF5;
defparam \hex7seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N48
cyclonev_lcell_comb \hex7seg_1|WideOr6~0 (
// Equation(s):
// \hex7seg_1|WideOr6~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr6~0 .lut_mask = 64'h4141414190909090;
defparam \hex7seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N18
cyclonev_lcell_comb \hex7seg_1|WideOr5~0 (
// Equation(s):
// \hex7seg_1|WideOr5~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  $ (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout 
// ))) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \hex7seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N36
cyclonev_lcell_comb \hex7seg_1|WideOr4~0 (
// Equation(s):
// \hex7seg_1|WideOr4~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \hex7seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N45
cyclonev_lcell_comb \hex7seg_1|WideOr3~0 (
// Equation(s):
// \hex7seg_1|WideOr3~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout 
// )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr3~0 .lut_mask = 64'h1818181885858585;
defparam \hex7seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N12
cyclonev_lcell_comb \hex7seg_1|WideOr2~0 (
// Equation(s):
// \hex7seg_1|WideOr2~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ) # (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr2~0 .lut_mask = 64'h54545454C4C4C4C4;
defparam \hex7seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N33
cyclonev_lcell_comb \hex7seg_1|WideOr1~0 (
// Equation(s):
// \hex7seg_1|WideOr1~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  $ 
// (((!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & \ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout )) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr1~0 .lut_mask = 64'h40404040C6C6C6C6;
defparam \hex7seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N27
cyclonev_lcell_comb \hex7seg_1|WideOr0~0 (
// Equation(s):
// \hex7seg_1|WideOr0~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout  $ 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout )) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout  $ 
// (!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout )) # (\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux3|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_1|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_1|WideOr0~0 .lut_mask = 64'h7D7D7D7D7B7B7B7B;
defparam \hex7seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \hex7seg_2|WideOr6~0 (
// Equation(s):
// \hex7seg_2|WideOr6~0_combout  = ( \hex2_val[2]~2_combout  & ( (!\hex2_val[1]~1_combout  & (!\hex2_val[3]~3_combout  $ (\hex2_val[0]~0_combout ))) ) ) # ( !\hex2_val[2]~2_combout  & ( (\hex2_val[0]~0_combout  & (!\hex2_val[1]~1_combout  $ 
// (\hex2_val[3]~3_combout ))) ) )

	.dataa(!\hex2_val[1]~1_combout ),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\hex2_val[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex2_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr6~0 .lut_mask = 64'h0909090982828282;
defparam \hex7seg_2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \hex7seg_2|WideOr5~0 (
// Equation(s):
// \hex7seg_2|WideOr5~0_combout  = ( \hex2_val[1]~1_combout  & ( (!\hex2_val[0]~0_combout  & ((\hex2_val[2]~2_combout ))) # (\hex2_val[0]~0_combout  & (\hex2_val[3]~3_combout )) ) ) # ( !\hex2_val[1]~1_combout  & ( (\hex2_val[2]~2_combout  & 
// (!\hex2_val[3]~3_combout  $ (!\hex2_val[0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\hex2_val[2]~2_combout ),
	.datad(!\hex2_val[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hex2_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr5~0 .lut_mask = 64'h030C030C0F330F33;
defparam \hex7seg_2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \hex7seg_2|WideOr4~0 (
// Equation(s):
// \hex7seg_2|WideOr4~0_combout  = ( \hex2_val[2]~2_combout  & ( (\hex2_val[3]~3_combout  & ((!\hex2_val[0]~0_combout ) # (\hex2_val[1]~1_combout ))) ) ) # ( !\hex2_val[2]~2_combout  & ( (\hex2_val[1]~1_combout  & (!\hex2_val[3]~3_combout  & 
// !\hex2_val[0]~0_combout )) ) )

	.dataa(!\hex2_val[1]~1_combout ),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\hex2_val[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex2_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr4~0 .lut_mask = 64'h4040404031313131;
defparam \hex7seg_2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \hex7seg_2|WideOr3~0 (
// Equation(s):
// \hex7seg_2|WideOr3~0_combout  = ( \hex2_val[2]~2_combout  & ( (!\hex2_val[1]~1_combout  & (!\hex2_val[3]~3_combout  & !\hex2_val[0]~0_combout )) # (\hex2_val[1]~1_combout  & ((\hex2_val[0]~0_combout ))) ) ) # ( !\hex2_val[2]~2_combout  & ( 
// (!\hex2_val[1]~1_combout  & (!\hex2_val[3]~3_combout  & \hex2_val[0]~0_combout )) # (\hex2_val[1]~1_combout  & (\hex2_val[3]~3_combout  & !\hex2_val[0]~0_combout )) ) )

	.dataa(!\hex2_val[1]~1_combout ),
	.datab(gnd),
	.datac(!\hex2_val[3]~3_combout ),
	.datad(!\hex2_val[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hex2_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr3~0 .lut_mask = 64'h05A005A0A055A055;
defparam \hex7seg_2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \hex7seg_2|WideOr2~0 (
// Equation(s):
// \hex7seg_2|WideOr2~0_combout  = ( \hex2_val[2]~2_combout  & ( (!\hex2_val[3]~3_combout  & ((!\hex2_val[1]~1_combout ) # (\hex2_val[0]~0_combout ))) ) ) # ( !\hex2_val[2]~2_combout  & ( (\hex2_val[0]~0_combout  & ((!\hex2_val[3]~3_combout ) # 
// (!\hex2_val[1]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\hex2_val[1]~1_combout ),
	.datad(!\hex2_val[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hex2_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr2~0 .lut_mask = 64'h00FC00FCC0CCC0CC;
defparam \hex7seg_2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \hex7seg_2|WideOr1~0 (
// Equation(s):
// \hex7seg_2|WideOr1~0_combout  = ( \hex2_val[1]~1_combout  & ( (!\hex2_val[3]~3_combout  & ((!\hex2_val[2]~2_combout ) # (\hex2_val[0]~0_combout ))) ) ) # ( !\hex2_val[1]~1_combout  & ( (\hex2_val[0]~0_combout  & (!\hex2_val[3]~3_combout  $ 
// (\hex2_val[2]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\hex2_val[3]~3_combout ),
	.datac(!\hex2_val[2]~2_combout ),
	.datad(!\hex2_val[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hex2_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr1~0 .lut_mask = 64'h00C300C3C0CCC0CC;
defparam \hex7seg_2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \hex7seg_2|WideOr0~0 (
// Equation(s):
// \hex7seg_2|WideOr0~0_combout  = ( \hex2_val[2]~2_combout  & ( (!\hex2_val[1]~1_combout  & ((!\hex2_val[3]~3_combout ) # (\hex2_val[0]~0_combout ))) # (\hex2_val[1]~1_combout  & ((!\hex2_val[0]~0_combout ) # (\hex2_val[3]~3_combout ))) ) ) # ( 
// !\hex2_val[2]~2_combout  & ( (\hex2_val[3]~3_combout ) # (\hex2_val[1]~1_combout ) ) )

	.dataa(!\hex2_val[1]~1_combout ),
	.datab(gnd),
	.datac(!\hex2_val[3]~3_combout ),
	.datad(!\hex2_val[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hex2_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_2|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_2|WideOr0~0 .lut_mask = 64'h5F5F5F5FF5AFF5AF;
defparam \hex7seg_2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \hex7seg_3|WideOr6~0 (
// Equation(s):
// \hex7seg_3|WideOr6~0_combout  = ( \hex3_val[1]~1_combout  & ( (\hex3_val[0]~0_combout  & (\hex3_val[3]~3_combout  & !\hex3_val[2]~2_combout )) ) ) # ( !\hex3_val[1]~1_combout  & ( (!\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  & 
// \hex3_val[2]~2_combout )) # (\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  $ (\hex3_val[2]~2_combout ))) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr6~0 .lut_mask = 64'h4949494910101010;
defparam \hex7seg_3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \hex7seg_3|WideOr5~0 (
// Equation(s):
// \hex7seg_3|WideOr5~0_combout  = ( \hex3_val[2]~2_combout  & ( (!\hex3_val[0]~0_combout  & ((\hex3_val[1]~1_combout ) # (\hex3_val[3]~3_combout ))) # (\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  $ (\hex3_val[1]~1_combout ))) ) ) # ( 
// !\hex3_val[2]~2_combout  & ( (\hex3_val[0]~0_combout  & (\hex3_val[3]~3_combout  & \hex3_val[1]~1_combout )) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \hex7seg_3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \hex7seg_3|WideOr4~0 (
// Equation(s):
// \hex7seg_3|WideOr4~0_combout  = ( \hex3_val[1]~1_combout  & ( (!\hex3_val[3]~3_combout  & (!\hex3_val[0]~0_combout  & !\hex3_val[2]~2_combout )) # (\hex3_val[3]~3_combout  & ((\hex3_val[2]~2_combout ))) ) ) # ( !\hex3_val[1]~1_combout  & ( 
// (!\hex3_val[0]~0_combout  & (\hex3_val[3]~3_combout  & \hex3_val[2]~2_combout )) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr4~0 .lut_mask = 64'h0202020283838383;
defparam \hex7seg_3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \hex7seg_3|WideOr3~0 (
// Equation(s):
// \hex7seg_3|WideOr3~0_combout  = ( \hex3_val[2]~2_combout  & ( (!\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  & !\hex3_val[1]~1_combout )) # (\hex3_val[0]~0_combout  & ((\hex3_val[1]~1_combout ))) ) ) # ( !\hex3_val[2]~2_combout  & ( 
// (!\hex3_val[0]~0_combout  & (\hex3_val[3]~3_combout  & \hex3_val[1]~1_combout )) # (\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  & !\hex3_val[1]~1_combout )) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr3~0 .lut_mask = 64'h4242424285858585;
defparam \hex7seg_3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \hex7seg_3|WideOr2~0 (
// Equation(s):
// \hex7seg_3|WideOr2~0_combout  = ( \hex3_val[1]~1_combout  & ( (\hex3_val[0]~0_combout  & !\hex3_val[3]~3_combout ) ) ) # ( !\hex3_val[1]~1_combout  & ( (!\hex3_val[2]~2_combout  & (\hex3_val[0]~0_combout )) # (\hex3_val[2]~2_combout  & 
// ((!\hex3_val[3]~3_combout ))) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr2~0 .lut_mask = 64'h5C5C5C5C44444444;
defparam \hex7seg_3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \hex7seg_3|WideOr1~0 (
// Equation(s):
// \hex7seg_3|WideOr1~0_combout  = ( \hex3_val[2]~2_combout  & ( (\hex3_val[0]~0_combout  & (!\hex3_val[3]~3_combout  $ (!\hex3_val[1]~1_combout ))) ) ) # ( !\hex3_val[2]~2_combout  & ( (!\hex3_val[3]~3_combout  & ((\hex3_val[1]~1_combout ) # 
// (\hex3_val[0]~0_combout ))) ) )

	.dataa(!\hex3_val[0]~0_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr1~0 .lut_mask = 64'h4C4C4C4C14141414;
defparam \hex7seg_3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \hex7seg_3|WideOr0~0 (
// Equation(s):
// \hex7seg_3|WideOr0~0_combout  = ( \hex3_val[2]~2_combout  & ( (!\hex3_val[1]~1_combout  & ((!\hex3_val[3]~3_combout ) # (\hex3_val[0]~0_combout ))) # (\hex3_val[1]~1_combout  & ((!\hex3_val[0]~0_combout ) # (\hex3_val[3]~3_combout ))) ) ) # ( 
// !\hex3_val[2]~2_combout  & ( (\hex3_val[3]~3_combout ) # (\hex3_val[1]~1_combout ) ) )

	.dataa(!\hex3_val[1]~1_combout ),
	.datab(!\hex3_val[3]~3_combout ),
	.datac(!\hex3_val[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex3_val[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_3|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_3|WideOr0~0 .lut_mask = 64'h77777777DBDBDBDB;
defparam \hex7seg_3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N21
cyclonev_lcell_comb \hex7seg_4|WideOr6~0 (
// Equation(s):
// \hex7seg_4|WideOr6~0_combout  = ( \hex4_val[0]~0_combout  & ( (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  $ (\hex4_val[2]~2_combout ))) # (\hex4_val[1]~1_combout  & (\hex4_val[3]~3_combout  & !\hex4_val[2]~2_combout )) ) ) # ( 
// !\hex4_val[0]~0_combout  & ( (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & \hex4_val[2]~2_combout )) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex4_val[2]~2_combout ),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr6~0 .lut_mask = 64'h0088008899229922;
defparam \hex7seg_4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \hex7seg_4|WideOr5~0 (
// Equation(s):
// \hex7seg_4|WideOr5~0_combout  = ( \hex4_val[0]~0_combout  & ( (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & \hex4_val[2]~2_combout )) # (\hex4_val[1]~1_combout  & (\hex4_val[3]~3_combout )) ) ) # ( !\hex4_val[0]~0_combout  & ( 
// (\hex4_val[2]~2_combout  & ((\hex4_val[3]~3_combout ) # (\hex4_val[1]~1_combout ))) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(!\hex4_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \hex7seg_4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N18
cyclonev_lcell_comb \hex7seg_4|WideOr4~0 (
// Equation(s):
// \hex7seg_4|WideOr4~0_combout  = ( \hex4_val[0]~0_combout  & ( (\hex4_val[1]~1_combout  & (\hex4_val[3]~3_combout  & \hex4_val[2]~2_combout )) ) ) # ( !\hex4_val[0]~0_combout  & ( (!\hex4_val[3]~3_combout  & (\hex4_val[1]~1_combout  & 
// !\hex4_val[2]~2_combout )) # (\hex4_val[3]~3_combout  & ((\hex4_val[2]~2_combout ))) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(!\hex4_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \hex7seg_4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \hex7seg_4|WideOr3~0 (
// Equation(s):
// \hex7seg_4|WideOr3~0_combout  = ( \hex4_val[0]~0_combout  & ( (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & !\hex4_val[2]~2_combout )) # (\hex4_val[1]~1_combout  & ((\hex4_val[2]~2_combout ))) ) ) # ( !\hex4_val[0]~0_combout  & ( 
// (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & \hex4_val[2]~2_combout )) # (\hex4_val[1]~1_combout  & (\hex4_val[3]~3_combout  & !\hex4_val[2]~2_combout )) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex4_val[2]~2_combout ),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr3~0 .lut_mask = 64'h1188118888558855;
defparam \hex7seg_4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \hex7seg_4|WideOr2~0 (
// Equation(s):
// \hex7seg_4|WideOr2~0_combout  = ( \hex4_val[0]~0_combout  & ( (!\hex4_val[3]~3_combout ) # ((!\hex4_val[1]~1_combout  & !\hex4_val[2]~2_combout )) ) ) # ( !\hex4_val[0]~0_combout  & ( (!\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & 
// \hex4_val[2]~2_combout )) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(!\hex4_val[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr2~0 .lut_mask = 64'h08080808ECECECEC;
defparam \hex7seg_4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N45
cyclonev_lcell_comb \hex7seg_4|WideOr1~0 (
// Equation(s):
// \hex7seg_4|WideOr1~0_combout  = ( \hex4_val[0]~0_combout  & ( !\hex4_val[3]~3_combout  $ (((!\hex4_val[1]~1_combout  & \hex4_val[2]~2_combout ))) ) ) # ( !\hex4_val[0]~0_combout  & ( (\hex4_val[1]~1_combout  & (!\hex4_val[3]~3_combout  & 
// !\hex4_val[2]~2_combout )) ) )

	.dataa(!\hex4_val[1]~1_combout ),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex4_val[2]~2_combout ),
	.datae(gnd),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr1~0 .lut_mask = 64'h44004400CC66CC66;
defparam \hex7seg_4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N48
cyclonev_lcell_comb \hex7seg_4|WideOr0~0 (
// Equation(s):
// \hex7seg_4|WideOr0~0_combout  = ( \hex4_val[1]~1_combout  & ( \hex4_val[0]~0_combout  & ( (!\hex4_val[2]~2_combout ) # (\hex4_val[3]~3_combout ) ) ) ) # ( !\hex4_val[1]~1_combout  & ( \hex4_val[0]~0_combout  & ( (\hex4_val[2]~2_combout ) # 
// (\hex4_val[3]~3_combout ) ) ) ) # ( \hex4_val[1]~1_combout  & ( !\hex4_val[0]~0_combout  ) ) # ( !\hex4_val[1]~1_combout  & ( !\hex4_val[0]~0_combout  & ( !\hex4_val[3]~3_combout  $ (!\hex4_val[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hex4_val[3]~3_combout ),
	.datac(!\hex4_val[2]~2_combout ),
	.datad(gnd),
	.datae(!\hex4_val[1]~1_combout ),
	.dataf(!\hex4_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_4|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_4|WideOr0~0 .lut_mask = 64'h3C3CFFFF3F3FF3F3;
defparam \hex7seg_4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \hex7seg_5|WideOr6~0 (
// Equation(s):
// \hex7seg_5|WideOr6~0_combout  = ( \hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  $ (\hex5_val[1]~1_combout ))) # (\hex5_val[2]~2_combout  & (\hex5_val[3]~3_combout  & !\hex5_val[1]~1_combout )) ) ) # ( 
// !\hex5_val[0]~0_combout  & ( (\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  & !\hex5_val[1]~1_combout )) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex5_val[1]~1_combout ),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr6~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr6~0 .lut_mask = 64'h4400440099229922;
defparam \hex7seg_5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \hex7seg_5|WideOr5~0 (
// Equation(s):
// \hex7seg_5|WideOr5~0_combout  = ( \hex5_val[0]~0_combout  & ( (!\hex5_val[3]~3_combout  & (\hex5_val[2]~2_combout  & !\hex5_val[1]~1_combout )) # (\hex5_val[3]~3_combout  & ((\hex5_val[1]~1_combout ))) ) ) # ( !\hex5_val[0]~0_combout  & ( 
// (\hex5_val[2]~2_combout  & ((\hex5_val[1]~1_combout ) # (\hex5_val[3]~3_combout ))) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(!\hex5_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr5~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \hex7seg_5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \hex7seg_5|WideOr4~0 (
// Equation(s):
// \hex7seg_5|WideOr4~0_combout  = ( \hex5_val[0]~0_combout  & ( (\hex5_val[2]~2_combout  & (\hex5_val[3]~3_combout  & \hex5_val[1]~1_combout )) ) ) # ( !\hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  & 
// \hex5_val[1]~1_combout )) # (\hex5_val[2]~2_combout  & (\hex5_val[3]~3_combout )) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(!\hex5_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr4~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \hex7seg_5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \hex7seg_5|WideOr3~0 (
// Equation(s):
// \hex7seg_5|WideOr3~0_combout  = ( \hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  & !\hex5_val[1]~1_combout )) # (\hex5_val[2]~2_combout  & ((\hex5_val[1]~1_combout ))) ) ) # ( !\hex5_val[0]~0_combout  & ( 
// (!\hex5_val[3]~3_combout  & (\hex5_val[2]~2_combout  & !\hex5_val[1]~1_combout )) # (\hex5_val[3]~3_combout  & (!\hex5_val[2]~2_combout  & \hex5_val[1]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(!\hex5_val[2]~2_combout ),
	.datad(!\hex5_val[1]~1_combout ),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr3~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr3~0 .lut_mask = 64'h0C300C30C00FC00F;
defparam \hex7seg_5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \hex7seg_5|WideOr2~0 (
// Equation(s):
// \hex7seg_5|WideOr2~0_combout  = ( \hex5_val[0]~0_combout  & ( (!\hex5_val[3]~3_combout ) # ((!\hex5_val[2]~2_combout  & !\hex5_val[1]~1_combout )) ) ) # ( !\hex5_val[0]~0_combout  & ( (\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  & 
// !\hex5_val[1]~1_combout )) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(!\hex5_val[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr2~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr2~0 .lut_mask = 64'h40404040ECECECEC;
defparam \hex7seg_5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \hex7seg_5|WideOr1~0 (
// Equation(s):
// \hex7seg_5|WideOr1~0_combout  = ( \hex5_val[0]~0_combout  & ( !\hex5_val[3]~3_combout  $ (((\hex5_val[2]~2_combout  & !\hex5_val[1]~1_combout ))) ) ) # ( !\hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  & (!\hex5_val[3]~3_combout  & 
// \hex5_val[1]~1_combout )) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex5_val[1]~1_combout ),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr1~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr1~0 .lut_mask = 64'h0088008899CC99CC;
defparam \hex7seg_5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \hex7seg_5|WideOr0~0 (
// Equation(s):
// \hex7seg_5|WideOr0~0_combout  = ( \hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  $ (!\hex5_val[1]~1_combout )) # (\hex5_val[3]~3_combout ) ) ) # ( !\hex5_val[0]~0_combout  & ( (!\hex5_val[2]~2_combout  $ (!\hex5_val[3]~3_combout )) # 
// (\hex5_val[1]~1_combout ) ) )

	.dataa(!\hex5_val[2]~2_combout ),
	.datab(!\hex5_val[3]~3_combout ),
	.datac(gnd),
	.datad(!\hex5_val[1]~1_combout ),
	.datae(gnd),
	.dataf(!\hex5_val[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_5|WideOr0~0 .extended_lut = "off";
defparam \hex7seg_5|WideOr0~0 .lut_mask = 64'h66FF66FF77BB77BB;
defparam \hex7seg_5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
