// Seed: 3219527515
module module_0;
  logic id_1;
  ;
  logic id_2;
  logic id_3 = id_3;
  assign module_1.id_4 = 0;
  assign id_3 = 1;
  assign id_2 = id_2 == id_1;
  logic id_4 = id_4;
  wire  id_5;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1
    , id_10,
    input  tri0 id_2,
    input  tri0 id_3,
    output wand id_4,
    input  tri1 id_5,
    output tri0 id_6,
    input  tri  id_7,
    output tri0 id_8
);
  logic id_11;
  ;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
