#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Dec 04 09:35:07 2014
# Process ID: 91652
# Log file: D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/histogram_axis_tmi_c_counter_binary_v12_0_0.rds
# Journal file: D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source histogram_axis_tmi_c_counter_binary_v12_0_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k160tfbg676-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2013.4/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.data/wt [current_project]
# set_property parent.project_dir D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist [current_project]
# synth_design -top histogram_axis_tmi_c_counter_binary_v12_0_0 -part xc7k160tfbg676-1 -mode out_of_context
Command: synth_design -top histogram_axis_tmi_c_counter_binary_v12_0_0 -part xc7k160tfbg676-1 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'histogram_axis_tmi_c_counter_binary_v12_0_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 245.098 ; gain = 92.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_axis_tmi_c_counter_binary_v12_0_0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:106' bound to instance 'U0' of component 'c_counter_binary_v12_0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_viv' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:122' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_viv' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:174]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_legacy' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:114' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_legacy' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:300]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:171]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'the_addsub' of component 'c_addsub_v12_0_legacy' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:890]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:134' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:791]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
WARNING: [Synth 8-63] RTL assertion: "WARNING - reg : sinit_val will be padded with 0's or truncated to match c_width" [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (1#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1115]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1123]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1135]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (2#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (3#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (4#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' (5#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' (6#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0__parameterized0' (7#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'histogram_axis_tmi_c_counter_binary_v12_0_0' (8#1) [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 285.223 ; gain = 132.957
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/fbg676/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 497.578 ; gain = 345.313
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 497.578 ; gain = 345.313
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 563.641 ; gain = 411.375
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 563.641 ; gain = 411.375
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |MUXCY |     6|
|3     |XORCY |     7|
|4     |FDRE  |     7|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
Parsing XDC File [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1013.449 ; gain = 816.613
# rename_ref -prefix_all histogram_axis_tmi_c_counter_binary_v12_0_0
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
# write_checkpoint -noxdef histogram_axis_tmi_c_counter_binary_v12_0_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file histogram_axis_tmi_c_counter_binary_v12_0_0_utilization_synth.rpt -pb histogram_axis_tmi_c_counter_binary_v12_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1013.449 ; gain = 0.000
# if { [catch {
#   file copy -force D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/histogram_axis_tmi_c_counter_binary_v12_0_0.dcp D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0.dcp
#   write_verilog -force -mode synth_stub D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_stub.v
#   write_verilog -force -mode funcsim D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_funcsim.v
#   write_vhdl -force -mode funcsim D:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Thu Dec 04 09:36:06 2014...
