$date
	Tue Sep  5 19:55:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module keypad_test $end
$var wire 7 ! inputs [6:0] $end
$var wire 4 " number [3:0] $end
$var wire 1 # valid $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 1 ( e $end
$var reg 1 ) f $end
$var reg 1 * g $end
$scope module kp $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c $end
$var wire 1 . d $end
$var wire 1 / e $end
$var wire 1 0 f $end
$var wire 1 1 g $end
$var wire 4 2 number [3:0] $end
$var wire 1 # valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz 2
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
z#
bz "
b0 !
$end
#10
1'
1.
1$
b1001000 !
1+
#20
1%
1,
0$
b101000 !
0+
#30
1&
1-
0%
b11000 !
0,
#40
1(
1/
1$
1+
0'
0.
0&
b1000100 !
0-
#50
1%
1,
0$
b100100 !
0+
#60
1&
1-
0%
b10100 !
0,
#70
1)
10
1$
1+
0(
0/
0&
b1000010 !
0-
#80
1%
1,
0$
b100010 !
0+
#90
1&
1-
0%
b10010 !
0,
#100
1*
11
1%
1,
0)
00
0&
b100001 !
0-
#110
0*
01
0%
b0 !
0,
#120
