// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT [arm64_const.rs]

// ARM64 registers

pub const ARM64_REG_INVALID : u32 = 0;
pub const ARM64_REG_X29 : u32 = 1;
pub const ARM64_REG_X30 : u32 = 2;
pub const ARM64_REG_NZCV : u32 = 3;
pub const ARM64_REG_SP : u32 = 4;
pub const ARM64_REG_WSP : u32 = 5;
pub const ARM64_REG_WZR : u32 = 6;
pub const ARM64_REG_XZR : u32 = 7;
pub const ARM64_REG_B0 : u32 = 8;
pub const ARM64_REG_B1 : u32 = 9;
pub const ARM64_REG_B2 : u32 = 10;
pub const ARM64_REG_B3 : u32 = 11;
pub const ARM64_REG_B4 : u32 = 12;
pub const ARM64_REG_B5 : u32 = 13;
pub const ARM64_REG_B6 : u32 = 14;
pub const ARM64_REG_B7 : u32 = 15;
pub const ARM64_REG_B8 : u32 = 16;
pub const ARM64_REG_B9 : u32 = 17;
pub const ARM64_REG_B10 : u32 = 18;
pub const ARM64_REG_B11 : u32 = 19;
pub const ARM64_REG_B12 : u32 = 20;
pub const ARM64_REG_B13 : u32 = 21;
pub const ARM64_REG_B14 : u32 = 22;
pub const ARM64_REG_B15 : u32 = 23;
pub const ARM64_REG_B16 : u32 = 24;
pub const ARM64_REG_B17 : u32 = 25;
pub const ARM64_REG_B18 : u32 = 26;
pub const ARM64_REG_B19 : u32 = 27;
pub const ARM64_REG_B20 : u32 = 28;
pub const ARM64_REG_B21 : u32 = 29;
pub const ARM64_REG_B22 : u32 = 30;
pub const ARM64_REG_B23 : u32 = 31;
pub const ARM64_REG_B24 : u32 = 32;
pub const ARM64_REG_B25 : u32 = 33;
pub const ARM64_REG_B26 : u32 = 34;
pub const ARM64_REG_B27 : u32 = 35;
pub const ARM64_REG_B28 : u32 = 36;
pub const ARM64_REG_B29 : u32 = 37;
pub const ARM64_REG_B30 : u32 = 38;
pub const ARM64_REG_B31 : u32 = 39;
pub const ARM64_REG_D0 : u32 = 40;
pub const ARM64_REG_D1 : u32 = 41;
pub const ARM64_REG_D2 : u32 = 42;
pub const ARM64_REG_D3 : u32 = 43;
pub const ARM64_REG_D4 : u32 = 44;
pub const ARM64_REG_D5 : u32 = 45;
pub const ARM64_REG_D6 : u32 = 46;
pub const ARM64_REG_D7 : u32 = 47;
pub const ARM64_REG_D8 : u32 = 48;
pub const ARM64_REG_D9 : u32 = 49;
pub const ARM64_REG_D10 : u32 = 50;
pub const ARM64_REG_D11 : u32 = 51;
pub const ARM64_REG_D12 : u32 = 52;
pub const ARM64_REG_D13 : u32 = 53;
pub const ARM64_REG_D14 : u32 = 54;
pub const ARM64_REG_D15 : u32 = 55;
pub const ARM64_REG_D16 : u32 = 56;
pub const ARM64_REG_D17 : u32 = 57;
pub const ARM64_REG_D18 : u32 = 58;
pub const ARM64_REG_D19 : u32 = 59;
pub const ARM64_REG_D20 : u32 = 60;
pub const ARM64_REG_D21 : u32 = 61;
pub const ARM64_REG_D22 : u32 = 62;
pub const ARM64_REG_D23 : u32 = 63;
pub const ARM64_REG_D24 : u32 = 64;
pub const ARM64_REG_D25 : u32 = 65;
pub const ARM64_REG_D26 : u32 = 66;
pub const ARM64_REG_D27 : u32 = 67;
pub const ARM64_REG_D28 : u32 = 68;
pub const ARM64_REG_D29 : u32 = 69;
pub const ARM64_REG_D30 : u32 = 70;
pub const ARM64_REG_D31 : u32 = 71;
pub const ARM64_REG_H0 : u32 = 72;
pub const ARM64_REG_H1 : u32 = 73;
pub const ARM64_REG_H2 : u32 = 74;
pub const ARM64_REG_H3 : u32 = 75;
pub const ARM64_REG_H4 : u32 = 76;
pub const ARM64_REG_H5 : u32 = 77;
pub const ARM64_REG_H6 : u32 = 78;
pub const ARM64_REG_H7 : u32 = 79;
pub const ARM64_REG_H8 : u32 = 80;
pub const ARM64_REG_H9 : u32 = 81;
pub const ARM64_REG_H10 : u32 = 82;
pub const ARM64_REG_H11 : u32 = 83;
pub const ARM64_REG_H12 : u32 = 84;
pub const ARM64_REG_H13 : u32 = 85;
pub const ARM64_REG_H14 : u32 = 86;
pub const ARM64_REG_H15 : u32 = 87;
pub const ARM64_REG_H16 : u32 = 88;
pub const ARM64_REG_H17 : u32 = 89;
pub const ARM64_REG_H18 : u32 = 90;
pub const ARM64_REG_H19 : u32 = 91;
pub const ARM64_REG_H20 : u32 = 92;
pub const ARM64_REG_H21 : u32 = 93;
pub const ARM64_REG_H22 : u32 = 94;
pub const ARM64_REG_H23 : u32 = 95;
pub const ARM64_REG_H24 : u32 = 96;
pub const ARM64_REG_H25 : u32 = 97;
pub const ARM64_REG_H26 : u32 = 98;
pub const ARM64_REG_H27 : u32 = 99;
pub const ARM64_REG_H28 : u32 = 100;
pub const ARM64_REG_H29 : u32 = 101;
pub const ARM64_REG_H30 : u32 = 102;
pub const ARM64_REG_H31 : u32 = 103;
pub const ARM64_REG_Q0 : u32 = 104;
pub const ARM64_REG_Q1 : u32 = 105;
pub const ARM64_REG_Q2 : u32 = 106;
pub const ARM64_REG_Q3 : u32 = 107;
pub const ARM64_REG_Q4 : u32 = 108;
pub const ARM64_REG_Q5 : u32 = 109;
pub const ARM64_REG_Q6 : u32 = 110;
pub const ARM64_REG_Q7 : u32 = 111;
pub const ARM64_REG_Q8 : u32 = 112;
pub const ARM64_REG_Q9 : u32 = 113;
pub const ARM64_REG_Q10 : u32 = 114;
pub const ARM64_REG_Q11 : u32 = 115;
pub const ARM64_REG_Q12 : u32 = 116;
pub const ARM64_REG_Q13 : u32 = 117;
pub const ARM64_REG_Q14 : u32 = 118;
pub const ARM64_REG_Q15 : u32 = 119;
pub const ARM64_REG_Q16 : u32 = 120;
pub const ARM64_REG_Q17 : u32 = 121;
pub const ARM64_REG_Q18 : u32 = 122;
pub const ARM64_REG_Q19 : u32 = 123;
pub const ARM64_REG_Q20 : u32 = 124;
pub const ARM64_REG_Q21 : u32 = 125;
pub const ARM64_REG_Q22 : u32 = 126;
pub const ARM64_REG_Q23 : u32 = 127;
pub const ARM64_REG_Q24 : u32 = 128;
pub const ARM64_REG_Q25 : u32 = 129;
pub const ARM64_REG_Q26 : u32 = 130;
pub const ARM64_REG_Q27 : u32 = 131;
pub const ARM64_REG_Q28 : u32 = 132;
pub const ARM64_REG_Q29 : u32 = 133;
pub const ARM64_REG_Q30 : u32 = 134;
pub const ARM64_REG_Q31 : u32 = 135;
pub const ARM64_REG_S0 : u32 = 136;
pub const ARM64_REG_S1 : u32 = 137;
pub const ARM64_REG_S2 : u32 = 138;
pub const ARM64_REG_S3 : u32 = 139;
pub const ARM64_REG_S4 : u32 = 140;
pub const ARM64_REG_S5 : u32 = 141;
pub const ARM64_REG_S6 : u32 = 142;
pub const ARM64_REG_S7 : u32 = 143;
pub const ARM64_REG_S8 : u32 = 144;
pub const ARM64_REG_S9 : u32 = 145;
pub const ARM64_REG_S10 : u32 = 146;
pub const ARM64_REG_S11 : u32 = 147;
pub const ARM64_REG_S12 : u32 = 148;
pub const ARM64_REG_S13 : u32 = 149;
pub const ARM64_REG_S14 : u32 = 150;
pub const ARM64_REG_S15 : u32 = 151;
pub const ARM64_REG_S16 : u32 = 152;
pub const ARM64_REG_S17 : u32 = 153;
pub const ARM64_REG_S18 : u32 = 154;
pub const ARM64_REG_S19 : u32 = 155;
pub const ARM64_REG_S20 : u32 = 156;
pub const ARM64_REG_S21 : u32 = 157;
pub const ARM64_REG_S22 : u32 = 158;
pub const ARM64_REG_S23 : u32 = 159;
pub const ARM64_REG_S24 : u32 = 160;
pub const ARM64_REG_S25 : u32 = 161;
pub const ARM64_REG_S26 : u32 = 162;
pub const ARM64_REG_S27 : u32 = 163;
pub const ARM64_REG_S28 : u32 = 164;
pub const ARM64_REG_S29 : u32 = 165;
pub const ARM64_REG_S30 : u32 = 166;
pub const ARM64_REG_S31 : u32 = 167;
pub const ARM64_REG_W0 : u32 = 168;
pub const ARM64_REG_W1 : u32 = 169;
pub const ARM64_REG_W2 : u32 = 170;
pub const ARM64_REG_W3 : u32 = 171;
pub const ARM64_REG_W4 : u32 = 172;
pub const ARM64_REG_W5 : u32 = 173;
pub const ARM64_REG_W6 : u32 = 174;
pub const ARM64_REG_W7 : u32 = 175;
pub const ARM64_REG_W8 : u32 = 176;
pub const ARM64_REG_W9 : u32 = 177;
pub const ARM64_REG_W10 : u32 = 178;
pub const ARM64_REG_W11 : u32 = 179;
pub const ARM64_REG_W12 : u32 = 180;
pub const ARM64_REG_W13 : u32 = 181;
pub const ARM64_REG_W14 : u32 = 182;
pub const ARM64_REG_W15 : u32 = 183;
pub const ARM64_REG_W16 : u32 = 184;
pub const ARM64_REG_W17 : u32 = 185;
pub const ARM64_REG_W18 : u32 = 186;
pub const ARM64_REG_W19 : u32 = 187;
pub const ARM64_REG_W20 : u32 = 188;
pub const ARM64_REG_W21 : u32 = 189;
pub const ARM64_REG_W22 : u32 = 190;
pub const ARM64_REG_W23 : u32 = 191;
pub const ARM64_REG_W24 : u32 = 192;
pub const ARM64_REG_W25 : u32 = 193;
pub const ARM64_REG_W26 : u32 = 194;
pub const ARM64_REG_W27 : u32 = 195;
pub const ARM64_REG_W28 : u32 = 196;
pub const ARM64_REG_W29 : u32 = 197;
pub const ARM64_REG_W30 : u32 = 198;
pub const ARM64_REG_X0 : u32 = 199;
pub const ARM64_REG_X1 : u32 = 200;
pub const ARM64_REG_X2 : u32 = 201;
pub const ARM64_REG_X3 : u32 = 202;
pub const ARM64_REG_X4 : u32 = 203;
pub const ARM64_REG_X5 : u32 = 204;
pub const ARM64_REG_X6 : u32 = 205;
pub const ARM64_REG_X7 : u32 = 206;
pub const ARM64_REG_X8 : u32 = 207;
pub const ARM64_REG_X9 : u32 = 208;
pub const ARM64_REG_X10 : u32 = 209;
pub const ARM64_REG_X11 : u32 = 210;
pub const ARM64_REG_X12 : u32 = 211;
pub const ARM64_REG_X13 : u32 = 212;
pub const ARM64_REG_X14 : u32 = 213;
pub const ARM64_REG_X15 : u32 = 214;
pub const ARM64_REG_X16 : u32 = 215;
pub const ARM64_REG_X17 : u32 = 216;
pub const ARM64_REG_X18 : u32 = 217;
pub const ARM64_REG_X19 : u32 = 218;
pub const ARM64_REG_X20 : u32 = 219;
pub const ARM64_REG_X21 : u32 = 220;
pub const ARM64_REG_X22 : u32 = 221;
pub const ARM64_REG_X23 : u32 = 222;
pub const ARM64_REG_X24 : u32 = 223;
pub const ARM64_REG_X25 : u32 = 224;
pub const ARM64_REG_X26 : u32 = 225;
pub const ARM64_REG_X27 : u32 = 226;
pub const ARM64_REG_X28 : u32 = 227;
pub const ARM64_REG_V0 : u32 = 228;
pub const ARM64_REG_V1 : u32 = 229;
pub const ARM64_REG_V2 : u32 = 230;
pub const ARM64_REG_V3 : u32 = 231;
pub const ARM64_REG_V4 : u32 = 232;
pub const ARM64_REG_V5 : u32 = 233;
pub const ARM64_REG_V6 : u32 = 234;
pub const ARM64_REG_V7 : u32 = 235;
pub const ARM64_REG_V8 : u32 = 236;
pub const ARM64_REG_V9 : u32 = 237;
pub const ARM64_REG_V10 : u32 = 238;
pub const ARM64_REG_V11 : u32 = 239;
pub const ARM64_REG_V12 : u32 = 240;
pub const ARM64_REG_V13 : u32 = 241;
pub const ARM64_REG_V14 : u32 = 242;
pub const ARM64_REG_V15 : u32 = 243;
pub const ARM64_REG_V16 : u32 = 244;
pub const ARM64_REG_V17 : u32 = 245;
pub const ARM64_REG_V18 : u32 = 246;
pub const ARM64_REG_V19 : u32 = 247;
pub const ARM64_REG_V20 : u32 = 248;
pub const ARM64_REG_V21 : u32 = 249;
pub const ARM64_REG_V22 : u32 = 250;
pub const ARM64_REG_V23 : u32 = 251;
pub const ARM64_REG_V24 : u32 = 252;
pub const ARM64_REG_V25 : u32 = 253;
pub const ARM64_REG_V26 : u32 = 254;
pub const ARM64_REG_V27 : u32 = 255;
pub const ARM64_REG_V28 : u32 = 256;
pub const ARM64_REG_V29 : u32 = 257;
pub const ARM64_REG_V30 : u32 = 258;
pub const ARM64_REG_V31 : u32 = 259;

// pseudo registers
pub const ARM64_REG_PC : u32 = 260;
pub const ARM64_REG_ENDING : u32 = 261;

// alias registers
pub const ARM64_REG_IP1 : u32 = 215;
pub const ARM64_REG_IP0 : u32 = 216;
pub const ARM64_REG_FP : u32 = 1;
pub const ARM64_REG_LR : u32 = 2;

