// Seed: 578393416
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wor id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = -1'b0;
  genvar id_5;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd62
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_4 = id_4[id_3 : id_3], id_5, id_6;
endmodule
