INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4/lab6_2_4.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cnt_done' is not allowed [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4/lab6_2_4.srcs/sources_1/new/up_counter.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4/lab6_2_4.srcs/sim_1/new/up_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4/lab6_2_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
