2:I[5613,[],""]
3:I[1778,[],""]
4:I[6330,["250","static/chunks/250-08da7f96dcfec281.js","749","static/chunks/749-cc3636c39c760691.js","185","static/chunks/app/layout-000a1b00f10a2e4c.js"],""]
5:I[5250,["250","static/chunks/250-08da7f96dcfec281.js","749","static/chunks/749-cc3636c39c760691.js","931","static/chunks/app/page-a1e25c102c3eba19.js"],""]
0:["AYKOX0FFwI52ZEVnNE_bk",[[["",{"children":["publications",{"children":["__PAGE__",{}]}]},"$undefined","$undefined",true],["",{"children":["publications",{"children":["__PAGE__",{},["$L1",[["$","section",null,{"className":"bg-white","children":["$","div",null,{"className":"container mx-auto px-6 py-12 lg:px-24 lg:py-24","children":["$","div",null,{"className":"space-y-12","children":[["$","div",null,{"className":"space-y-5 sm:space-y-4","children":["$","h2",null,{"className":"mt-1 scroll-m-12 font-bold tracking-tight text-gray-900 sm:text-xl lg:text-2xl","children":"Books and Chapters"}]}],["$","ul",null,{"role":"list","className":"space-y-6","children":[["$","li","A. Hurson, H. Sarbazi-Azad (Editors)Power-efficient network-on-chips: design and evaluationin Advances in Computers, Vol. 124, Elsevier, 2022",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Hurson, H. Sarbazi-Azad (Editors)"}],", ",["$","span",null,{"className":"font-bold","children":"Power-efficient network-on-chips: design and evaluation"}],", ",["$","span",null,{"children":"in Advances in Computers, Vol. 124, Elsevier, 2022"}],"."]}],["$","li","P. Lotfi-Kamran, H. Sarbazi-AzadData prefetching techniques in computer systemsAdvances in Computers, Vol. 125, Elsevier, 2022, ISBN: 978-0-323-85119-0",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Data prefetching techniques in computer systems"}],", ",["$","span",null,{"children":"Advances in Computers, Vol. 125, Elsevier, 2022, ISBN: 978-0-323-85119-0"}],"."]}],["$","li","A. Asadinia, H. Sarbazi-AzadDurable phase-change memory architecturesAdvances in Computers, Elsevier, Vol. 118, 2020, ISBN: 978-0-12-818754-8",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Asadinia, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Durable phase-change memory architectures"}],", ",["$","span",null,{"children":"Advances in Computers, Elsevier, Vol. 118, 2020, ISBN: 978-0-12-818754-8"}],"."]}],["$","li","A. Hurson, H. Sarbazi-Azad (Editor)Dark silicon and future on-chip systemsAdvances in Computers, Elsevier, Vol.110, 2018, ISBN: 978-0-128-15358-1",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Hurson, H. Sarbazi-Azad (Editor)"}],", ",["$","span",null,{"className":"font-bold","children":"Dark silicon and future on-chip systems"}],", ",["$","span",null,{"children":"Advances in Computers, Elsevier, Vol.110, 2018, ISBN: 978-0-128-15358-1"}],"."]}],["$","li","P. Lotfi-Kamran, H. Sarbazi-AzadDark silicon and the history of computingChapter 1, Advances in Computers, Elsevier, Vol. 110, 2018, ISBN: 978-0-128-15358-1",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Dark silicon and the history of computing"}],", ",["$","span",null,{"children":"Chapter 1, Advances in Computers, Elsevier, Vol. 110, 2018, ISBN: 978-0-128-15358-1"}],"."]}],["$","li","M. Hoveida, F. Aghaliakbari, M. Jalili, R. Bashizadeh, M. Arjomand and H. Sarbazi-AzadRevisiting processor allocation and application mapping in future CMPs in dark silicon eraChapter 2, Advances in Computers, Elsevier, Vol. 110, 2018, ISBN: 978-0-128-15358-1",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Hoveida, F. Aghaliakbari, M. Jalili, R. Bashizadeh, M. Arjomand and H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Revisiting processor allocation and application mapping in future CMPs in dark silicon era"}],", ",["$","span",null,{"children":"Chapter 2, Advances in Computers, Elsevier, Vol. 110, 2018, ISBN: 978-0-128-15358-1"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadTopology specialization for networks-on-chip in the dark silicon erachapter 6, Advances in Computers, Elsevier, 2018, ISBN: 978-0-128-15358-1",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Topology specialization for networks-on-chip in the dark silicon era"}],", ",["$","span",null,{"children":"chapter 6, Advances in Computers, Elsevier, 2018, ISBN: 978-0-128-15358-1"}],"."]}],["$","li","H. Sarbazi-Azad (Editor)Advances in GPU research and practiceElsevier Science, Morgan Kaufmann Publishing Co., 2017, ISBN: 978-0-128-03788-1",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad (Editor)"}],", ",["$","span",null,{"className":"font-bold","children":"Advances in GPU research and practice"}],", ",["$","span",null,{"children":"Elsevier Science, Morgan Kaufmann Publishing Co., 2017, ISBN: 978-0-128-03788-1"}],"."]}],["$","li","M.H. Samavatian, M. Arjomand, R. Bashizadeh, H. Sarbazi-AzadArchitecting the last-level cache for GPUs using STT-RAM nonvolatile memoryChapter 20, Advances in GPU research and practice, Elsevier & Morgan Kaufmann, 2017, ISBN: 978-0-12-803738-6",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.H. Samavatian, M. Arjomand, R. Bashizadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Architecting the last-level cache for GPUs using STT-RAM nonvolatile memory"}],", ",["$","span",null,{"children":"Chapter 20, Advances in GPU research and practice, Elsevier & Morgan Kaufmann, 2017, ISBN: 978-0-12-803738-6"}],"."]}],["$","li","P. Zardoshti, F. Khunjush, H. Sarbazi-AzadAdaptive sparse matrix representation for efficient matrix-vector multiplicationChapter 14, Advances in GPU research and practice, Elsevier & Morgan Kaufmann, 2017, ISBN: 978-0-12-803738-6",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Zardoshti, F. Khunjush, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Adaptive sparse matrix representation for efficient matrix-vector multiplication"}],", ",["$","span",null,{"children":"Chapter 14, Advances in GPU research and practice, Elsevier & Morgan Kaufmann, 2017, ISBN: 978-0-12-803738-6"}],"."]}],["$","li","A. Hurson, H. Sarbazi-Azad (Editors)Energy efficiency in data centersAdvances in Computers, Vol. 100, Elsevier, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Hurson, H. Sarbazi-Azad (Editors)"}],", ",["$","span",null,{"className":"font-bold","children":"Energy efficiency in data centers"}],", ",["$","span",null,{"children":"Advances in Computers, Vol. 100, Elsevier, 2016"}],"."]}],["$","li","H. Sarbazi-Azad, A. Zomaya (Editors)Large-scale network-centric distributed systemsWiley Book Series on Parallel and Distributed Computing, Wiley Publishing Co., 2013, ISBN: 978-0-470-93688-7",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Zomaya (Editors)"}],", ",["$","span",null,{"className":"font-bold","children":"Large-scale network-centric distributed systems"}],", ",["$","span",null,{"children":"Wiley Book Series on Parallel and Distributed Computing, Wiley Publishing Co., 2013, ISBN: 978-0-470-93688-7"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadA reconfigurable on-chip interconnection network for large multicore systemsChapter 1, Large scale network centric distributed systems, Wiley Book Series on Parallel and Distributed Computing, 2013, ISBN: 978-0-470-93688-7",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A reconfigurable on-chip interconnection network for large multicore systems"}],", ",["$","span",null,{"children":"Chapter 1, Large scale network centric distributed systems, Wiley Book Series on Parallel and Distributed Computing, 2013, ISBN: 978-0-470-93688-7"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadMobility effects in wireless mobile networks Chapter 8, Large scale network centric distributed systems, Wiley Book Series on Parallel and Distributed Computing, 2013, ISBN: 978-0-470-93688-7",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Mobility effects in wireless mobile networks"}],", ",["$","span",null,{"children":" Chapter 8, Large scale network centric distributed systems, Wiley Book Series on Parallel and Distributed Computing, 2013, ISBN: 978-0-470-93688-7"}],"."]}],["$","li","R. Jabbarvand, Mehdi Modarressi, H. Sarbazi-AzadFault-tolerant routing algorithmsChapter 4 in Networks on-Chip, Springer, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Jabbarvand, Mehdi Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fault-tolerant routing algorithms"}],", ",["$","span",null,{"children":"Chapter 4 in Networks on-Chip, Springer, 2013"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadA High-Performance and Low-Power On-Chip Network with Reconfigurable Topology Chapter13, Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, IGI Global Publisher, 2010, ISBN: 978-1-61520-807-4",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A High-Performance and Low-Power On-Chip Network with Reconfigurable Topology"}],", ",["$","span",null,{"children":" Chapter13, Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, IGI Global Publisher, 2010, ISBN: 978-1-61520-807-4"}],"."]}],["$","li","R. Sabbaghi, M. Modarressi, H. Sarbazi-AzadShuffle-Exchange Mesh Topology for Networks-on-ChipChapter 5, Parallel and Distributed Computing, IN-TECH Publishers, Austria, 2010, ISBN: 978-3-902613-45-5",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Shuffle-Exchange Mesh Topology for Networks-on-Chip"}],", ",["$","span",null,{"children":"Chapter 5, Parallel and Distributed Computing, IN-TECH Publishers, Austria, 2010, ISBN: 978-3-902613-45-5"}],"."]}],["$","li","R. Sabbaghi, M. Modarressi, H. Sarbazi-AzadA novel de Bruijn based mesh topology for Networks-on-ChipChapter 16, VLSI Design, IN-TECH Publishers, Austria, 2010, ISBN 978-3-902613-50-9",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A novel de Bruijn based mesh topology for Networks-on-Chip"}],", ",["$","span",null,{"children":"Chapter 16, VLSI Design, IN-TECH Publishers, Austria, 2010, ISBN 978-3-902613-50-9"}],"."]}],["$","li","H. Hashemi, H. Sarbazi-AzadPerformance modeling and evaluation of opto-electronic OTIS cubesChapter 4, Performance Evaluation of Parallel, Distributed and Emergent Systems, Nova Science Publishers, 2006, ISBN: 1-59454-817-X, pp. 83-107",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling and evaluation of opto-electronic OTIS cubes"}],", ",["$","span",null,{"children":"Chapter 4, Performance Evaluation of Parallel, Distributed and Emergent Systems, Nova Science Publishers, 2006, ISBN: 1-59454-817-X, pp. 83-107"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaA performance model of true fully adaptive routing in hypercubesChapter 16, High Performance Computing Systems and Applications, Kluwer Academic Publishers, 2003, ISBN: 1-4020-7389-5",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A performance model of true fully adaptive routing in hypercubes"}],", ",["$","span",null,{"children":"Chapter 16, High Performance Computing Systems and Applications, Kluwer Academic Publishers, 2003, ISBN: 1-4020-7389-5"}],"."]}],["$","li","H. Sarbazi-Azad, et. al. (Editors)Proceedings of International Conference on Parallel and Distributed Processing, Techniques and Applications (PDPTA)23-25 June 2001, Las Vegas, Nevada, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, et. al. (Editors)"}],", ",["$","span",null,{"className":"font-bold","children":"Proceedings of International Conference on Parallel and Distributed Processing, Techniques and Applications (PDPTA)"}],", ",["$","span",null,{"children":"23-25 June 2001, Las Vegas, Nevada, U.S.A"}],"."]}]]}]]}]}]}],["$","section",null,{"className":"bg-white","children":["$","div",null,{"className":"container mx-auto px-6 py-12 lg:px-24 lg:py-24","children":["$","div",null,{"className":"space-y-12","children":[["$","div",null,{"className":"space-y-5 sm:space-y-4","children":["$","h2",null,{"className":"mt-1 scroll-m-12 font-bold tracking-tight text-gray-900 sm:text-xl lg:text-2xl","children":"Editorials in Journals"}]}],["$","ul",null,{"role":"list","className":"space-y-6","children":[["$","li","H. Asadi, P. Ienne, H. Sarbazi-AzadArchitecture of future many core systemsElsevier's Microprocessors and Microsystems, Vol.46, pp.264-273, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Asadi, P. Ienne, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Architecture of future many core systems"}],", ",["$","span",null,{"children":"Elsevier's Microprocessors and Microsystems, Vol.46, pp.264-273, 2016"}],"."]}],["$","li","H. Sarbazi-Azad, N. Bagherzadeh, M. Ebrahimi, M. DaneshtalabOn-chip parallel and network-based systemsEditorial notes, Elsevier's Computers and Electrical Engineering, Vol. 51, No. 2, pp. 118-120, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, N. Bagherzadeh, M. Ebrahimi, M. Daneshtalab"}],", ",["$","span",null,{"className":"font-bold","children":"On-chip parallel and network-based systems"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Computers and Electrical Engineering, Vol. 51, No. 2, pp. 118-120, 2016"}],"."]}],["$","li","H. Asadi, P. Ienne, H. Sarbazi-AzadEmerging memory technologies in very large scale computing and storage systemsIEEE Transactions on Computers, Vol. 65, No. 4, pp. 1006-1009, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Asadi, P. Ienne, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Emerging memory technologies in very large scale computing and storage systems"}],", ",["$","span",null,{"children":"IEEE Transactions on Computers, Vol. 65, No. 4, pp. 1006-1009, 2016"}],"."]}],["$","li","H. Sarbazi-Azad, N. Bagherzadeh, G. JaberipourMulticore architecturesEditorial notes, Elsevier's Journal of Supercomputing, Vol. 71, No. 8, pp. 2783-2786, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, N. Bagherzadeh, G. Jaberipour"}],", ",["$","span",null,{"className":"font-bold","children":"Multicore architectures"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Journal of Supercomputing, Vol. 71, No. 8, pp. 2783-2786, 2015"}],"."]}],["$","li","M. Daneshtalab, H. Sarbazi-Azad, N. BagherzadehOn-chip parallel and network-based systemsEditorial notes, Integration: The VLSI Journal, Vol. 50, pp. 137-138, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Daneshtalab, H. Sarbazi-Azad, N. Bagherzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"On-chip parallel and network-based systems"}],", ",["$","span",null,{"children":"Editorial notes, Integration: The VLSI Journal, Vol. 50, pp. 137-138, 2015"}],"."]}],["$","li","M. Daneshtalab, H. Sarbazi-Azad, N. BagherzadehOn-chip parallel and network-based systemsEditorial notes, Computing, Vol. 97, No. 6, pp. 539-541, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Daneshtalab, H. Sarbazi-Azad, N. Bagherzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"On-chip parallel and network-based systems"}],", ",["$","span",null,{"children":"Editorial notes, Computing, Vol. 97, No. 6, pp. 539-541, 2015"}],"."]}],["$","li","D. Göhringer, H. Sarbazi-Azad, R. StotzkaNetwork-on-chips and memories for multicore architecturesEditorial notes, Elsevier's Microprocessors and Microsystems, Vol. 38, No. 4, pp. 253-254, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Göhringer, H. Sarbazi-Azad, R. Stotzka"}],", ",["$","span",null,{"className":"font-bold","children":"Network-on-chips and memories for multicore architectures"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Microprocessors and Microsystems, Vol. 38, No. 4, pp. 253-254, 2014"}],"."]}],["$","li","H. Sarbazi-Azad, N. BagherzadehMulticore computing systems: architecture, programming tools, and applicationsEditorial notes, Journal of Computer and System Sciences, Vol. 79, No. 4, pp. 403-405, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, N. Bagherzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Multicore computing systems: architecture, programming tools, and applications"}],", ",["$","span",null,{"children":"Editorial notes, Journal of Computer and System Sciences, Vol. 79, No. 4, pp. 403-405, 2013"}],"."]}],["$","li","N. Bagherzadeh, H. Sarbazi-AzadHigh-performance computer architecture and systems: design and performanceEditorial notes, IET Computers and Digital Techniques, Vol. 6, No. 5, pp. 257-258, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Bagherzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"High-performance computer architecture and systems: design and performance"}],", ",["$","span",null,{"children":"Editorial notes, IET Computers and Digital Techniques, Vol. 6, No. 5, pp. 257-258, 2012"}],"."]}],["$","li","H. Sarbazi-Azad, N. BagherzadehOn-chip parallel and network-based systemsEditorial notes, Elsevier's Microprocessors and Microsystems, Vol. 36, No. 7, pp. 529-530, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, N. Bagherzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"On-chip parallel and network-based systems"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Microprocessors and Microsystems, Vol. 36, No. 7, pp. 529-530, 2012"}],"."]}],["$","li","N. Bagherzadeh, H. Sarbazi-AzadOn-chip Parallel and Network-based SystemsEditorial notes, Journal of Systems Architecture, Vol. 57, No. 1, pp. 1-3, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Bagherzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On-chip Parallel and Network-based Systems"}],", ",["$","span",null,{"children":"Editorial notes, Journal of Systems Architecture, Vol. 57, No. 1, pp. 1-3, 2011"}],"."]}],["$","li","H. Sarbazi-Azad, A.R. Shahrabi, H. BeigyNetwork-based high performance computingEditorial notes, Springer's Supercomputing journal, Vol. 53, No. 1, pp. 1-4, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A.R. Shahrabi, H. Beigy"}],", ",["$","span",null,{"className":"font-bold","children":"Network-based high performance computing"}],", ",["$","span",null,{"children":"Editorial notes, Springer's Supercomputing journal, Vol. 53, No. 1, pp. 1-4, 2010"}],"."]}],["$","li","H. Sarbazi-Azad, L. MackenzieAdvances in computing systems science and engineeringEditorial notes, Elsevier's Computers and Electrical Engineering, Vol. 36, pp. 803-1020, Issue 5, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Advances in computing systems science and engineering"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Computers and Electrical Engineering, Vol. 36, pp. 803-1020, Issue 5, 2010"}],"."]}],["$","li","H. Sarbazi-Azad, L. MackenzieNetwork-based computingEditorial notes, Elsevier's Journal of Computer and System Sciences, Vol. 73, pp. 1119-1120, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Network-based computing"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Journal of Computer and System Sciences, Vol. 73, pp. 1119-1120, 2007"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, A. ZomayaPerformance evaluation of networks for parallel, cluster, and grid computingEditorial notes, Elsevier's Parallel Computing, Vol. 32, No. 11 and 12, pp. 775-776, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of networks for parallel, cluster, and grid computing"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Parallel Computing, Vol. 32, No. 11 and 12, pp. 775-776, 2006"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, A. ZomayaDesign and performance of networks for super-, cluster-, and grid-computing: Part IIEditorial notes, Elsevier's Journal of Parallel and Distributed Computing, Vol. 65, No. 10, pp. 1301-1304, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Design and performance of networks for super-, cluster-, and grid-computing: Part II"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Journal of Parallel and Distributed Computing, Vol. 65, No. 10, pp. 1301-1304, 2005"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, A. ZomayaDesign and performance of networks for super-, cluster-, and grid-computing: Part IEditorial notes, Elsevier's Journal of Parallel and Distributed Computing, Vol. 65, No. 9, pp. 1119-1122, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Design and performance of networks for super-, cluster-, and grid-computing: Part I"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Journal of Parallel and Distributed Computing, Vol. 65, No. 9, pp. 1119-1122, 2005"}],"."]}],["$","li","M. Ould-Khaoua, H. Sarbazi-Azad, M. S. ObaidatPerformance modeling and evaluation of high-performance parallel and distributed systemsEditorial notes, Elsevier's Performance Evaluation: An International Journal, Vol. 60, No. 1, 2, 3, and 4, pp. 1-4, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Ould-Khaoua, H. Sarbazi-Azad, M. S. Obaidat"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling and evaluation of high-performance parallel and distributed systems"}],", ",["$","span",null,{"children":"Editorial notes, Elsevier's Performance Evaluation: An International Journal, Vol. 60, No. 1, 2, 3, and 4, pp. 1-4, 2005"}],"."]}]]}]]}]}]}],["$","section",null,{"className":"bg-white","children":["$","div",null,{"className":"container mx-auto px-6 py-12 lg:px-24 lg:py-24","children":["$","div",null,{"className":"space-y-12","children":[["$","div",null,{"className":"space-y-5 sm:space-y-4","children":["$","h2",null,{"className":"mt-1 scroll-m-12 font-bold tracking-tight text-gray-900 sm:text-xl lg:text-2xl","children":"Journal Papers"}]}],["$","ul",null,{"role":"list","className":"space-y-6","children":[["$","li","A. Gheibi-Fetrat, N. Akbarzadeh, S. Hessabi, H. Sarbazi-AzadTulip: Turn-Free Low-Power Network-on-Chips IEEE Computer Architecture Letterrs, pp. 1-4, 2023",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Gheibi-Fetrat, N. Akbarzadeh, S. Hessabi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Tulip: Turn-Free Low-Power Network-on-Chips"}],", ",["$","span",null,{"children":" IEEE Computer Architecture Letterrs, pp. 1-4, 2023"}],"."]}],["$","li","S. Darabi, E. Yousefzadeh, N. Akbarzadeh, H. Falahati, P. Lotfi-Kamran, M. Sadrosadati, H. Sarbazi-AzadOSM: Off-chip shared memory for GPUsIEEE Transactions on Parallel and Distributed Systems, Vol. 33, No. 12, pp. 3415-3429, 2022",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Darabi, E. Yousefzadeh, N. Akbarzadeh, H. Falahati, P. Lotfi-Kamran, M. Sadrosadati, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"OSM: Off-chip shared memory for GPUs"}],", ",["$","span",null,{"children":"IEEE Transactions on Parallel and Distributed Systems, Vol. 33, No. 12, pp. 3415-3429, 2022"}],"."]}],["$","li","M. Tarihi, S. Azadvar, A. Tavakkol, H. Asadi, H. Sarbazi-AzadQuick generation of SSD performance models using machine learningIEEE Transactions on Emerging Topics in Computing, to appear",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Tarihi, S. Azadvar, A. Tavakkol, H. Asadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Quick generation of SSD performance models using machine learning"}],", ",["$","span",null,{"children":"IEEE Transactions on Emerging Topics in Computing, to appear"}],"."]}],["$","li","S. Hossein-Ghorban, F. Baharifard, B. Hessan, M. Zarei, H. Sarbazi-AzadLinearization error in synchronization of Kuramoto oscillatorsApplied Mathematics and Computation, Vol. 411, p. 126464, 2021",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Hossein-Ghorban, F. Baharifard, B. Hessan, M. Zarei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Linearization error in synchronization of Kuramoto oscillators"}],", ",["$","span",null,{"children":"Applied Mathematics and Computation, Vol. 411, p. 126464, 2021"}],"."]}],["$","li","H. Falahati, M. Peyro, H. Amini, M. Taghian, M. Sadrosadati, P. Lotfi-Kamran, H. Sarbazi-AzadData-aware compression of neural networksIEEE Computer Architecture Letterrs, Vol. 20, No. 2, pp. 94-97, 2021",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Falahati, M. Peyro, H. Amini, M. Taghian, M. Sadrosadati, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Data-aware compression of neural networks"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letterrs, Vol. 20, No. 2, pp. 94-97, 2021"}],"."]}],["$","li","M. Sadrosadati, A. Mirhosseini, A. Hajiabadi, B. Ehsani, H. Falahati, H. Sarbazi-Azad, M. Drumond, B. Falsafi, R. Ausavarungnirun, O. MutluHighly concurrent latency-tolerant register files for GPUsACM Transactions on Computer Systems, Vol. 37, No. 1, pp. 1-36, 2021",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, A. Mirhosseini, A. Hajiabadi, B. Ehsani, H. Falahati, H. Sarbazi-Azad, M. Drumond, B. Falsafi, R. Ausavarungnirun, O. Mutlu"}],", ",["$","span",null,{"className":"font-bold","children":"Highly concurrent latency-tolerant register files for GPUs"}],", ",["$","span",null,{"children":"ACM Transactions on Computer Systems, Vol. 37, No. 1, pp. 1-36, 2021"}],"."]}],["$","li","N. Nematollahi-mahani, M. Sadrosadati, H. Falahati, M. Barkhordar, M.P. Drumond, H. Sarbazi-Azad, B. FalsafiEfficient nearest-neighbor data sharing in GPUsACM Transactions on Architecture and Code Optimization, Vol. 18, No. 1, pp. 1-26, 2021",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Nematollahi-mahani, M. Sadrosadati, H. Falahati, M. Barkhordar, M.P. Drumond, H. Sarbazi-Azad, B. Falsafi"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient nearest-neighbor data sharing in GPUs"}],", ",["$","span",null,{"children":"ACM Transactions on Architecture and Code Optimization, Vol. 18, No. 1, pp. 1-26, 2021"}],"."]}],["$","li","F. Golshan, M. Bakhshalipour, M. Shakernia, A. Ansari, P. Lotfi-Kamran, H. Sarbazi-AzadCode harnessing pairwise-correlating data prefetching with runahead metadataIEEE Computer Architecture Letters, Vol. 19, No. 2, pp. 130-133, 2020",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Golshan, M. Bakhshalipour, M. Shakernia, A. Ansari, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Code harnessing pairwise-correlating data prefetching with runahead metadata"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letters, Vol. 19, No. 2, pp. 130-133, 2020"}],"."]}],["$","li","A. Monemi, F. Khunjush, M. Palesi, H. Sarbazi-AzadAn enhanced dynamic weighted incremental technique for QoS support in NoCACM Transactions on Parallel Computing, Vol. 7, No. 2, pp. 9:1-9:31, 2020",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Monemi, F. Khunjush, M. Palesi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An enhanced dynamic weighted incremental technique for QoS support in NoC"}],", ",["$","span",null,{"children":"ACM Transactions on Parallel Computing, Vol. 7, No. 2, pp. 9:1-9:31, 2020"}],"."]}],["$","li","A. Ansari, P. Lotfi-Kamran, H. Sarbazi-AzadCode layout optimization for near-ideal instruction cacheIEEE Computer Architecture Letters, Vol. 18, No. 2, pp. 124-127, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Ansari, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Code layout optimization for near-ideal instruction cache"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letters, Vol. 18, No. 2, pp. 124-127, 2019"}],"."]}],["$","li","F. Mireshaghallah, M. Bakhshalipour, M. Sadrosadati, H. Sarbazi-AzadEnergy-efficient permanent fault tolerance in hard real-time systemsIEEE Transactions on Computers, Vol. 68, No. 10, pp. 1539-1545, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Mireshaghallah, M. Bakhshalipour, M. Sadrosadati, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Energy-efficient permanent fault tolerance in hard real-time systems"}],", ",["$","span",null,{"children":"IEEE Transactions on Computers, Vol. 68, No. 10, pp. 1539-1545, 2019"}],"."]}],["$","li","S. Rashidi, M. Jalili, H. Sarbazi-AzadA survey on PCM lifetime enhancement schemesACM Computing Surveys, Vol. 52, No. 4, pp. 76:1-76:38, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Rashidi, M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A survey on PCM lifetime enhancement schemes"}],", ",["$","span",null,{"children":"ACM Computing Surveys, Vol. 52, No. 4, pp. 76:1-76:38, 2019"}],"."]}],["$","li","M. Bakhshalipour, S. Tabaeiaghdaei, P. Lotfi-Kamran, H. Sarbazi-AzadEvaluation of hardware data prefetchers on server processorsACM Computing Surveys, Vol. 52, No. 3, pp. 52:1-52:29, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, S. Tabaeiaghdaei, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Evaluation of hardware data prefetchers on server processors"}],", ",["$","span",null,{"children":"ACM Computing Surveys, Vol. 52, No. 3, pp. 52:1-52:29, 2019"}],"."]}],["$","li","M. Bakhshalipour, A. Faraji, S. A. Vakil Ghahani, F. Samandi, P. Lotfi-Kamran, H. Sarbazi-AzadReducing writebacks through in-cache displacementACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 2, pp. 16:1-16:21, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, A. Faraji, S. A. Vakil Ghahani, F. Samandi, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Reducing writebacks through in-cache displacement"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 2, pp. 16:1-16:21, 2019"}],"."]}],["$","li","M. Sadrosadati, S. B. Ehsani, H. Falahati, R. Ausavarungnirun, A. Tavakkol, M. Abaee, L. Orosa, Y. Wang, H. Sarbazi-Azad, O. MutluITAP: Idle-time-aware power management for GPU execution unitsACM Transactions on Architecture and Code Optimization, Vol. 16, No. 1, pp. 3:1-3:26, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, S. B. Ehsani, H. Falahati, R. Ausavarungnirun, A. Tavakkol, M. Abaee, L. Orosa, Y. Wang, H. Sarbazi-Azad, O. Mutlu"}],", ",["$","span",null,{"className":"font-bold","children":"ITAP: Idle-time-aware power management for GPU execution units"}],", ",["$","span",null,{"children":"ACM Transactions on Architecture and Code Optimization, Vol. 16, No. 1, pp. 3:1-3:26, 2019"}],"."]}],["$","li","M. Rezaei-Mayahi, M. Rezazad, H. Sarbazi-AzadTemperature-aware power consumption modeling in hyperscale cloud data centersFuture Generation Computer Systems, Vol. 94, pp. 130-139, 2019",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Rezaei-Mayahi, M. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Temperature-aware power consumption modeling in hyperscale cloud data centers"}],", ",["$","span",null,{"children":"Future Generation Computer Systems, Vol. 94, pp. 130-139, 2019"}],"."]}],["$","li","N. Nematollahi, M. Sadrosadati, H. Falahati, M. Barkhordar, H. Sarbazi-Azad, NedaSupporting direct inter-core neighbor data exchange in GPUsComputer Architecture Letters, Vol. 17, No. 2, pp. 225-229, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Nematollahi, M. Sadrosadati, H. Falahati, M. Barkhordar, H. Sarbazi-Azad, Neda"}],", ",["$","span",null,{"className":"font-bold","children":"Supporting direct inter-core neighbor data exchange in GPUs"}],", ",["$","span",null,{"children":"Computer Architecture Letters, Vol. 17, No. 2, pp. 225-229, 2018"}],"."]}],["$","li","A. Mirhosseini, M. Sadrosadati, F. Aghamohammadi, M. Modarressi, H. Sarbazi-AzadBARAN: Bimodal adaptive reconfigurable-allocator network-on-chipACM Transactions on Parallel Computing, Vol. 5, No. 3, pp. 11:1-11:29, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mirhosseini, M. Sadrosadati, F. Aghamohammadi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"BARAN: Bimodal adaptive reconfigurable-allocator network-on-chip"}],", ",["$","span",null,{"children":"ACM Transactions on Parallel Computing, Vol. 5, No. 3, pp. 11:1-11:29, 2018"}],"."]}],["$","li","M. Bakhshalipour, P. Lotfi-Kamran, A. Mazloumi, F. Samandi, M. Naderan-Tahan, M. Modarresi, and H. Sarbazi-AzadFast data delivery for many-core processorsIEEE Transactions on Computers, Vol. 67, No. 10, pp. 1416-1429, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, P. Lotfi-Kamran, A. Mazloumi, F. Samandi, M. Naderan-Tahan, M. Modarresi, and H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fast data delivery for many-core processors"}],", ",["$","span",null,{"children":"IEEE Transactions on Computers, Vol. 67, No. 10, pp. 1416-1429, 2018"}],"."]}],["$","li","S. Rashidi, M. Jalili, H. Sarbazi-AzadImproving MLC PCM performance through relaxed write and read for intermediate resistance levelsACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, pp. 12:1-12:31, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Rashidi, M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving MLC PCM performance through relaxed write and read for intermediate resistance levels"}],", ",["$","span",null,{"children":"ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, pp. 12:1-12:31, 2018"}],"."]}],["$","li","M. Jalili, H. Sarbazi-AzadExpress read in MLC phase change memoriesACM Transactions on Design Automation of Electronic Systems, Vol. 23, No. 3, pp. 33:1-33:24, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Express read in MLC phase change memories"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 23, No. 3, pp. 33:1-33:24, 2018"}],"."]}],["$","li","M. Naderan, H. Sarbazi-AzadDomino cache: an energy eﬀicient data cache for modern applicationsACM Transactions on Design Automation of Electronic Systems, Vol. 23, No. 3, pp. 31:1-31:23, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Naderan, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Domino cache: an energy eﬀicient data cache for modern applications"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 23, No. 3, pp. 31:1-31:23, 2018"}],"."]}],["$","li","A. Vakil-Ghahani, S. Mahdizadeh-Shahri, M.-R. Lotfi-Namin, M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-AzadCache replacement policy based on expected hit countIEEE Computer Architecture Letters, Vol. 17, No. 1, pp. 64-67, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Vakil-Ghahani, S. Mahdizadeh-Shahri, M.-R. Lotfi-Namin, M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Cache replacement policy based on expected hit count"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letters, Vol. 17, No. 1, pp. 64-67, 2018"}],"."]}],["$","li","D. Rahmati, H. Sarbazi-AzadClassified round robin: a simple prioritized arbitration to equip best effort NoCs with effective hard QoSIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 37, No. 1, pp. 257-269, 2018",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Classified round robin: a simple prioritized arbitration to equip best effort NoCs with effective hard QoS"}],", ",["$","span",null,{"children":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 37, No. 1, pp. 257-269, 2018"}],"."]}],["$","li","M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-AzadAn efficient temporal data prefetcher for L1 cachesIEEE Computer Architecture Letters, Vol. 16, No. 2, pp. 99-102, 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient temporal data prefetcher for L1 caches"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letters, Vol. 16, No. 2, pp. 99-102, 2017"}],"."]}],["$","li","M. Hoveida, F. Agha-aliakbari, M. Arjomand, H. Sarbazi-AzadEfficient mapping of applications for future chip-multiprocessors in dark-silicon eraACM Transactions on Design Automation of Electronic Systems, Vol. 22, No. 4, pp. 70:1-70:26, 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Hoveida, F. Agha-aliakbari, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient mapping of applications for future chip-multiprocessors in dark-silicon era"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 22, No. 4, pp. 70:1-70:26, 2017"}],"."]}],["$","li","M. Jalili, H. Sarbazi-AzadEndurance-aware security enhancement in non-volatile memories using compression and selective encryptionIEEE Transaction on Computers, Vol. 66, No. 7, pp. 1132-1144, 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Endurance-aware security enhancement in non-volatile memories using compression and selective encryption"}],", ",["$","span",null,{"children":"IEEE Transaction on Computers, Vol. 66, No. 7, pp. 1132-1144, 2017"}],"."]}],["$","li","H. Abbasitabar, M.H. Samavatian, H. Sarbazi-AzadASHA: an adaptive shared-memory sharing architecture for multi-programmed GPUsMicroprocessors and Microsystems, Vol. 46, pp. 264-273, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Abbasitabar, M.H. Samavatian, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"ASHA: an adaptive shared-memory sharing architecture for multi-programmed GPUs"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 46, pp. 264-273, 2016"}],"."]}],["$","li","P. Mehrvarzy, M. Modarressi, H. Sarbazi-AzadPower-and performance-efficient cluster-based network-on-chip with reconfigurable topologyMicroprocessors and Microsystems, Vol. 46, pp. 122-135, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Mehrvarzy, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power-and performance-efficient cluster-based network-on-chip with reconfigurable topology"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 46, pp. 122-135, 2016"}],"."]}],["$","li","A. Tavakkol, P. Mehrvarzy, H. Sarbazi-AzadTBM: Twin block management policy to enhance the utilization of plane-level parallelism in SSDs IEEE Computer Architecture Letters, Vol. 15, No. 2, pp. 121-124, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, P. Mehrvarzy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"TBM: Twin block management policy to enhance the utilization of plane-level parallelism in SSDs"}],", ",["$","span",null,{"children":" IEEE Computer Architecture Letters, Vol. 15, No. 2, pp. 121-124, 2016"}],"."]}],["$","li","P. Zardoshti, F. Khunjush, H. Sarbazi-AzadAdaptive sparse matrix representation for efficient matrix-vector multiplicationJournal of Supercomputing, Vol. 72, No. 9, pp. 3366-3386, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Zardoshti, F. Khunjush, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Adaptive sparse matrix representation for efficient matrix-vector multiplication"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 72, No. 9, pp. 3366-3386, 2016"}],"."]}],["$","li","F. Nasiri, H. Sarbazi-Azad, A. KhademzadehReconfigurable multicast routing for networks-on-chipMicroprocessors and Microsystems, Vol. 42, pp. 180-189, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Nasiri, H. Sarbazi-Azad, A. Khademzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Reconfigurable multicast routing for networks-on-chip"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 42, pp. 180-189, 2016"}],"."]}],["$","li","M. Naderan, H. Sarbazi-AzadWhy does data prefetching not work for modern workloads?The Computer Journal, Vol. 59, No. 2, pp. 244-259, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Naderan, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Why does data prefetching not work for modern workloads?"}],", ",["$","span",null,{"children":"The Computer Journal, Vol. 59, No. 2, pp. 244-259, 2016"}],"."]}],["$","li","M. Hosseinzadeh, M. Arjomand, H. Sarbazi-AzadSPCM: The striped phase change memoryACM Transactions on Computer Architecture and Code Optimization, Vol. 12, No. 4, p. 38, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Hosseinzadeh, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"SPCM: The striped phase change memory"}],", ",["$","span",null,{"children":"ACM Transactions on Computer Architecture and Code Optimization, Vol. 12, No. 4, p. 38, 2016"}],"."]}],["$","li","P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-AzadAn efficient hybrid-switched network-on-chip for chip multiprocessorsIEEE Transaction on Computers, Vol. 65, No. 5, pp. 1656-1662, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient hybrid-switched network-on-chip for chip multiprocessors"}],", ",["$","span",null,{"children":"IEEE Transaction on Computers, Vol. 65, No. 5, pp. 1656-1662, 2016"}],"."]}],["$","li","A. Tavakkol, P. Mehrvarzi, M. Arjomand, H. Sarbazi-AzadPerformance evaluation of dynamic page allocation strategies in SSDsACM Transactions on Modeling and Performance Evaluation of Computing Systems, Vol. 1, No. 2, pp. 442-458, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, P. Mehrvarzi, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of dynamic page allocation strategies in SSDs"}],", ",["$","span",null,{"children":"ACM Transactions on Modeling and Performance Evaluation of Computing Systems, Vol. 1, No. 2, pp. 442-458, 2016"}],"."]}],["$","li","M. Tarihi, H. Asadi, M. Arjomand, H. Sarbazi-AzadA hybrid non-volatile cache design for solid-state drives using comprehensive I/O characterizationIEEE Transaction on Computers, Vol. 65, No. 6, pp. 1678-1691, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Tarihi, H. Asadi, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A hybrid non-volatile cache design for solid-state drives using comprehensive I/O characterization"}],", ",["$","span",null,{"children":"IEEE Transaction on Computers, Vol. 65, No. 6, pp. 1678-1691, 2016"}],"."]}],["$","li","M.R. Jokar, M. Arjomand, H. Sarbazi-AzadSequoia: A high-endurance NVM-based cache architectureIEEE Transactions on VLSI Systems, Vol. 24, No. 3, pp. 954-967, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.R. Jokar, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Sequoia: A high-endurance NVM-based cache architecture"}],", ",["$","span",null,{"children":"IEEE Transactions on VLSI Systems, Vol. 24, No. 3, pp. 954-967, 2016"}],"."]}],["$","li","A. Sheshbolouki, M. Zarei, H. Sarbazi-AzadThe role of leadership in synchronization of directed complex networksJournal of Statistical Mechanics, pp. 10022-10039, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Sheshbolouki, M. Zarei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The role of leadership in synchronization of directed complex networks"}],", ",["$","span",null,{"children":"Journal of Statistical Mechanics, pp. 10022-10039, 2015"}],"."]}],["$","li","A. Sheshbolouki, M. Zarei, H. Sarbazi-AzadAre feedback loops destructive to synchronization?European Physics Letters, Vol. 111, No. 4, pp. 40010-40016, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Sheshbolouki, M. Zarei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Are feedback loops destructive to synchronization?"}],", ",["$","span",null,{"children":"European Physics Letters, Vol. 111, No. 4, pp. 40010-40016, 2015"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadLeveraging dark silicon to optimize networks-on-chip topologyJournal of Supercomputing, Vol. 71, No. 9, pp. 3549-3566, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Leveraging dark silicon to optimize networks-on-chip topology"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 71, No. 9, pp. 3549-3566, 2015"}],"."]}],["$","li","M. H. Samavatian, M. Arjomand, R. Bashizadeh, H. Sarbazi-AzadArchitecting the last-level cache for GPUs using STT-RAM technologyACM Transactions on Design Automation of Electronic Systems, Vol. 20, No. 4, pp. 55, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Samavatian, M. Arjomand, R. Bashizadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Architecting the last-level cache for GPUs using STT-RAM technology"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 20, No. 4, pp. 55, 2015"}],"."]}],["$","li","M. Asadinia, M. Arjomand, H. Sarbazi-AzadVariable resistance spectrum assignment in phase change memory systemsIEEE Transactions on VLSI Systems, Vol. 23, No. 11, pp. 2657-2670, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Variable resistance spectrum assignment in phase change memory systems"}],", ",["$","span",null,{"children":"IEEE Transactions on VLSI Systems, Vol. 23, No. 11, pp. 2657-2670, 2015"}],"."]}],["$","li","R. Bashizadeh, H. Sarbazi-azadP2R2: parallel pseudo-round-robin arbiter for high performance NoCsIntegration, the VLSI Journal, Vol. 50, pp. 173-182, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Bashizadeh, H. Sarbazi-azad"}],", ",["$","span",null,{"className":"font-bold","children":"P2R2: parallel pseudo-round-robin arbiter for high performance NoCs"}],", ",["$","span",null,{"children":"Integration, the VLSI Journal, Vol. 50, pp. 173-182, 2015"}],"."]}],["$","li","M. Modarressi, N. Teimouri, H. Sarbazi-azadImproving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut pathsIntegration, the VLSI Journal, Vol. 50, pp. 193-204, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, N. Teimouri, H. Sarbazi-azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths"}],", ",["$","span",null,{"children":"Integration, the VLSI Journal, Vol. 50, pp. 193-204, 2015"}],"."]}],["$","li","M. Asadinia, M. Arjomand, H. Sarbazi-AzadProlonging lifetime of PCM-based main memories through on-demand page pairingACM Transactions on Design Automation of Electronic Systems, Vol. 20, No. 2, pp. 23-37, 2015",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Prolonging lifetime of PCM-based main memories through on-demand page pairing"}],", ",["$","span",null,{"children":"ACM Transactions on Design Automation of Electronic Systems, Vol. 20, No. 2, pp. 23-37, 2015"}],"."]}],["$","li","M. Tarihi, H. Asadi, H. Sarbazi-AzadDiskAccel: accelerating disk-based experiments by representative samplingACM Performance Evaluation Review, Vol. 42, No. 1, pp. 551-552, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Tarihi, H. Asadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"DiskAccel: accelerating disk-based experiments by representative sampling"}],", ",["$","span",null,{"children":"ACM Performance Evaluation Review, Vol. 42, No. 1, pp. 551-552, 2014"}],"."]}],["$","li","A. Tavakkol, M. Arjomand, H. Sarbazi-AzadUnleashing the potentials of dynamism for page allocation strategies in SSDsACM Performance Evaluation Review, Vol. 42, No. 1, pp. 551-552, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Unleashing the potentials of dynamism for page allocation strategies in SSDs"}],", ",["$","span",null,{"children":"ACM Performance Evaluation Review, Vol. 42, No. 1, pp. 551-552, 2014"}],"."]}],["$","li","M. Naderan, H. Sarbazi-AzadAdaptive prefetching using global history buffer in multicore processorsJournal of Supercomputing, Vol.68, No.3, pp.1302-1320, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Naderan, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Adaptive prefetching using global history buffer in multicore processors"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol.68, No.3, pp.1302-1320, 2014"}],"."]}],["$","li","M. Arjomand, A. Boroumand, H. Sarbazi-AzadA generic FPGA prototype for on-chip systems with network-on-chip communication infrastructureComputers and Electrical Engineering, Vol. 40, No. 1, pp. 158-167, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, A. Boroumand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A generic FPGA prototype for on-chip systems with network-on-chip communication infrastructure"}],", ",["$","span",null,{"children":"Computers and Electrical Engineering, Vol. 40, No. 1, pp. 158-167, 2014"}],"."]}],["$","li","A. Reza, H. Sarbazi-Azad, A. Khademzadeh, H. Shabani, B. NiazmandA loss aware scalable topology for photonic on chip interconnection networksJournal of Supercomputing, Vol. 68, No. 1, pp. 106-135, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Reza, H. Sarbazi-Azad, A. Khademzadeh, H. Shabani, B. Niazmand"}],", ",["$","span",null,{"className":"font-bold","children":"A loss aware scalable topology for photonic on chip interconnection networks"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 68, No. 1, pp. 106-135, 2014"}],"."]}],["$","li","M. Modarressi, M. Asadinia, H. Sarbazi-AzadUsing task migration to improve non-contiguous processor allocation in NoC-based CMPsJournal of Systems Architecture, Vol. 59, No. 7, pp. 468-481, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, M. Asadinia, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Using task migration to improve non-contiguous processor allocation in NoC-based CMPs"}],", ",["$","span",null,{"children":"Journal of Systems Architecture, Vol. 59, No. 7, pp. 468-481, 2013"}],"."]}],["$","li","P. Khadem Hamedani, N. Enright Jerger, S. Hessabi, H. Sarbazi-AzadExploration of temperature constraints for thermal-aware mapping of 3D networks-on-chipInternational Journal of Adaptive, Resilient and Autonomic Systems, Vol. 4, No. 3, pp. 42-60, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Khadem Hamedani, N. Enright Jerger, S. Hessabi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Exploration of temperature constraints for thermal-aware mapping of 3D networks-on-chip"}],", ",["$","span",null,{"children":"International Journal of Adaptive, Resilient and Autonomic Systems, Vol. 4, No. 3, pp. 42-60, 2013"}],"."]}],["$","li","H. R. Zarandi, H. Sarbazi-Azad, M. FazeliA parallel clustering algorithm on the star graphMathematical and Computer Modelling, Vol. 58, No. 3-4, pp. 886-897, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. R. Zarandi, H. Sarbazi-Azad, M. Fazeli"}],", ",["$","span",null,{"className":"font-bold","children":"A parallel clustering algorithm on the star graph"}],", ",["$","span",null,{"children":"Mathematical and Computer Modelling, Vol. 58, No. 3-4, pp. 886-897, 2013"}],"."]}],["$","li","A. Tavakkol, M. Arjomand, H. Sarbazi-AzadNoSSD: A scalable and high-performance communication design paradigm for SSDsIEEE Computer Architecture Letters, Vol. 12, No. 1, pp. 5-8, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"NoSSD: A scalable and high-performance communication design paradigm for SSDs"}],", ",["$","span",null,{"children":"IEEE Computer Architecture Letters, Vol. 12, No. 1, pp. 5-8, 2013"}],"."]}],["$","li","C. Seiculescu, D. Rahmati, M. Srinivasan, H. Sarbazi-Azad, L. Benini, G. De MicheliDesigning best effort networks-on-chip to meet hard latency constraintsACM Transactions on Embedded Computing Systems, Vol. 12, No. 4, pp. 108-122, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"C. Seiculescu, D. Rahmati, M. Srinivasan, H. Sarbazi-Azad, L. Benini, G. De Micheli"}],", ",["$","span",null,{"className":"font-bold","children":"Designing best effort networks-on-chip to meet hard latency constraints"}],", ",["$","span",null,{"children":"ACM Transactions on Embedded Computing Systems, Vol. 12, No. 4, pp. 108-122, 2013"}],"."]}],["$","li","D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-AzadComputing accurate performance bounds for best effort networks-on-chipIEEE Transactions on Computers, Vol. 62, No. 3, pp. 452-467, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Computing accurate performance bounds for best effort networks-on-chip"}],", ",["$","span",null,{"children":"IEEE Transactions on Computers, Vol. 62, No. 3, pp. 452-467, 2013"}],"."]}],["$","li","M. Arjomand, S. H. Amiri, H. Sarbazi-AzadTask mapping on regular networks-on-chip using genetic algorithmsJournal of Computers and System Sciences, Vol. 79, No. 4, pp. 492-513, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, S. H. Amiri, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Task mapping on regular networks-on-chip using genetic algorithms"}],", ",["$","span",null,{"children":"Journal of Computers and System Sciences, Vol. 79, No. 4, pp. 492-513, 2013"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadOptimum hello interval for a connected homogeneous topology in mobile wireless sensor networksTelecommunication Systems, Vol. 52, No. 4, pp. 2475-2488, 2013",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Optimum hello interval for a connected homogeneous topology in mobile wireless sensor networks"}],", ",["$","span",null,{"children":"Telecommunication Systems, Vol. 52, No. 4, pp. 2475-2488, 2013"}],"."]}],["$","li","M. Asadinia, M. Modarressi, A. Tavakkol, H. Sarbazi-AzadSupporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point linksIET Computers &Digital Techniques,Vol. 6, No. 5, pp. 302-317, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Modarressi, A. Tavakkol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links"}],", ",["$","span",null,{"children":"IET Computers &Digital Techniques,Vol. 6, No. 5, pp. 302-317, 2012"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadAnalysis of link lifetime in wireless mobile networksAd Hoc Networks, Vol. 10, No. 7, pp. 1221-1237, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of link lifetime in wireless mobile networks"}],", ",["$","span",null,{"children":"Ad Hoc Networks, Vol. 10, No. 7, pp. 1221-1237, 2012"}],"."]}],["$","li","D. Rahmati, H. Sarbazi-Azad, S. Hessabi, A. E. KiasariPower-efficient deterministic and adaptive routing in torus networks-on-chipMicroprocessors and Microsystems, Vol. 36, No. 7, pp. 571-585, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, H. Sarbazi-Azad, S. Hessabi, A. E. Kiasari"}],", ",["$","span",null,{"className":"font-bold","children":"Power-efficient deterministic and adaptive routing in torus networks-on-chip"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 36, No. 7, pp. 571-585, 2012"}],"."]}],["$","li","N. Najjari, H. Sarbazi-AzadApplication specific router architectures for NoCs: an efficiency and power consumption analysisMechatronics, Vol. 22, No. 5, pp. 531-537, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Najjari, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Application specific router architectures for NoCs: an efficiency and power consumption analysis"}],", ",["$","span",null,{"children":"Mechatronics, Vol. 22, No. 5, pp. 531-537, 2012"}],"."]}],["$","li","M. A. Kharraz, H. Sarbazi-Azad, A. ZomayaOn-demand multicast routing protocol with efficient route discoveryJournal of Network and Computer Applications, Vol. 35, No. 3, pp. 942-950, 2012",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. A. Kharraz, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"On-demand multicast routing protocol with efficient route discovery"}],", ",["$","span",null,{"children":"Journal of Network and Computer Applications, Vol. 35, No. 3, pp. 942-950, 2012"}],"."]}],["$","li","M. Modarressi, A. Tavakkol, H. Sarbazi-AzadApplication-aware topology reconfiguration for on-chip networksIEEE Transactions on VLSI Systems, Vol. 19, No. 11, pp. 2010-2022, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, A. Tavakkol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Application-aware topology reconfiguration for on-chip networks"}],", ",["$","span",null,{"children":"IEEE Transactions on VLSI Systems, Vol. 19, No. 11, pp. 2010-2022, 2011"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadPerformance modeling of the LEACH protocol for mobile wireless sensor networksJournal of Parallel and Distributed Computing, Vol.71, No.6, pp. 812-821, June 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of the LEACH protocol for mobile wireless sensor networks"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol.71, No.6, pp. 812-821, June 2011"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-Azad, A. Nayebi, K. NaviModeling the effects of hot-spot traffic load on the performance of wormhole-switched hypermeshes Computers and Electrical Engineering, Vol. 37, No. 1, pp. 1-23, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad, A. Nayebi, K. Navi"}],", ",["$","span",null,{"className":"font-bold","children":"Modeling the effects of hot-spot traffic load on the performance of wormhole-switched hypermeshes"}],", ",["$","span",null,{"children":" Computers and Electrical Engineering, Vol. 37, No. 1, pp. 1-23, 2011"}],"."]}],["$","li","M. Malekimajd, M. R. Hosseiny, A. Movaghar, H. Sarbazi-AzadPancyclicity of OTIS (swapped) networks based on properties of the factor graphInformation Processing Letters, Vol. 111, pp. 1114-1119, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Malekimajd, M. R. Hosseiny, A. Movaghar, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Pancyclicity of OTIS (swapped) networks based on properties of the factor graph"}],", ",["$","span",null,{"children":"Information Processing Letters, Vol. 111, pp. 1114-1119, 2011"}],"."]}],["$","li","A. Nayebi, G. Karlsson, H. Sarbazi-AzadEvaluation and design of beaconing in mobile wireless networksAd Hoc Networks, Vol. 9, No. 3, pp. 368-386, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, G. Karlsson, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Evaluation and design of beaconing in mobile wireless networks"}],", ",["$","span",null,{"children":"Ad Hoc Networks, Vol. 9, No. 3, pp. 368-386, 2011"}],"."]}],["$","li","T. Shafiee, M. R. Hosseiny, A. Movaghar, H. Sarbazi-AzadOn pancyclicity properties of OTIS-meshInformation Processing Letters, Vol. 118, pp. 353-359, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"T. Shafiee, M. R. Hosseiny, A. Movaghar, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On pancyclicity properties of OTIS-mesh"}],", ",["$","span",null,{"children":"Information Processing Letters, Vol. 118, pp. 353-359, 2011"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-Azad, A. ZomayaPerformance modeling of Cartesian product networksJournal of Parallel and Distributed Computing, Vol. 71, No. 1, pp.105-113, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of Cartesian product networks"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 71, No. 1, pp.105-113, 2011"}],"."]}],["$","li","R. Sabbaghi, M. Modarressi, H. Sarbazi-AzadThe 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCsJournal of Supercomputing, DOI 10.1007/s11227-010-0410-6, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCs"}],", ",["$","span",null,{"children":"Journal of Supercomputing, DOI 10.1007/s11227-010-0410-6, 2011"}],"."]}],["$","li","A. Bargi, H. Sarbazi-AzadTask migration in two-dimensional and three-dimensional meshesJournal of Supercomputing, Vol. 56, No. 3, pp. 328-352, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Bargi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Task migration in two-dimensional and three-dimensional meshes"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 56, No. 3, pp. 328-352, 2011"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-AzadPower-performance analysis of networks-on-chip with arbitrary buffer allocation schemesIEEE Transactions on Computer Aided Design for Digital Systems, Vol. 29, No. 10, pp. 1558-1571, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power-performance analysis of networks-on-chip with arbitrary buffer allocation schemes"}],", ",["$","span",null,{"children":"IEEE Transactions on Computer Aided Design for Digital Systems, Vol. 29, No. 10, pp. 1558-1571, 2010"}],"."]}],["$","li","P. Rajabzadeh, H. Sarbazi-Azad, H.R. Zarandi, E. Khodaei, H. Hashemi, M. Ould-khaouaPerformance modeling of n-dimensional mesh networksPerformance Evaluation, Vol. 67, No. 12, pp. 1304-1323, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Rajabzadeh, H. Sarbazi-Azad, H.R. Zarandi, E. Khodaei, H. Hashemi, M. Ould-khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of n-dimensional mesh networks"}],", ",["$","span",null,{"children":"Performance Evaluation, Vol. 67, No. 12, pp. 1304-1323, 2010"}],"."]}],["$","li","N. Imani, H. Sarbazi-AzadProperties of a hierarchical network based on the star graphInformation Sciences, Vol. 180, No. 14, pp. 2802-2813, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Properties of a hierarchical network based on the star graph"}],", ",["$","span",null,{"children":"Information Sciences, Vol. 180, No. 14, pp. 2802-2813, 2010"}],"."]}],["$","li","M. Modarressi, A. Tavakkol, H. Sarbazi-AzadVirtual point-to-point connections for NoCsIEEE Transactions on Computer Aided Design for Digital Systems, Vol. 29, No. 6, pp. 855-868, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, A. Tavakkol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Virtual point-to-point connections for NoCs"}],", ",["$","span",null,{"children":"IEEE Transactions on Computer Aided Design for Digital Systems, Vol. 29, No. 6, pp. 855-868, 2010"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-Azad, G. KarlssonPerformance analysis of opportunistic broadcast for delay-tolerant wireless sensor networksJournal of systems and Software, Vol. 83, No. 8, pp. 1310-1317, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad, G. Karlsson"}],", ",["$","span",null,{"className":"font-bold","children":"Performance analysis of opportunistic broadcast for delay-tolerant wireless sensor networks"}],", ",["$","span",null,{"children":"Journal of systems and Software, Vol. 83, No. 8, pp. 1310-1317, 2010"}],"."]}],["$","li","S. Razavi, H. Sarbazi-AzadThe triangular pyramid: routing and topological propertiesInformation Sciences, Vol. 180, No. 11, pp. 2328-2339, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Razavi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The triangular pyramid: routing and topological properties"}],", ",["$","span",null,{"children":"Information Sciences, Vol. 180, No. 11, pp. 2328-2339, 2010"}],"."]}],["$","li","H. Sarbazi-Azad, Ahmad Khonsari, M. Ould-KhaouaOn the topological properties of grid-based interconnection networks: surface area and volume of radial spheresThe Computer Journal, Vol. 53, No. 7, pp. 726-738, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, Ahmad Khonsari, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"On the topological properties of grid-based interconnection networks: surface area and volume of radial spheres"}],", ",["$","span",null,{"children":"The Computer Journal, Vol. 53, No. 7, pp. 726-738, 2010"}],"."]}],["$","li","R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad, A. ZomayaMulti-spanning tree zone-ordered label-based routing algorithms for irregular networksIEEE Transactions on Parallel and Distributed Systems, Vol. 22, No. 5, pp. 817-832, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Multi-spanning tree zone-ordered label-based routing algorithms for irregular networks"}],", ",["$","span",null,{"children":"IEEE Transactions on Parallel and Distributed Systems, Vol. 22, No. 5, pp. 817-832, 2011"}],"."]}],["$","li","R. Sabbaghi, M. Modarressi, H. Sarbazi-AzadThe 2D SEM: a novel high-performance and low-power mesh-based topology for networks-on-chipInternational Journal of Parallel, Emergent, and Distributed Systems, Vol. 25, No. 4, pp. 331-344, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The 2D SEM: a novel high-performance and low-power mesh-based topology for networks-on-chip"}],", ",["$","span",null,{"children":"International Journal of Parallel, Emergent, and Distributed Systems, Vol. 25, No. 4, pp. 331-344, 2010"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaResource placement in Cartesian product of networksJournal of Parallel and Distributed Computing, Vol. 70, No. 5, pp. 481-495, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in Cartesian product of networks"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 70, No. 5, pp. 481-495, 2010"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-Azad, A. ZomayaA general methodology for zone-based routing in irregular newtorksJournal of Parallel and Distributed Computing, Vol. 70, No. 4, pp. 363-370, 2010",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"A general methodology for zone-based routing in irregular newtorks"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 70, No. 4, pp. 363-370, 2010"}],"."]}],["$","li","H. Mahini, H. Sarbazi-AzadResource placement in three-dimensional toriParallel Computing, Vol. 35, No. 10-11, pp. 533-543, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Mahini, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in three-dimensional tori"}],", ",["$","span",null,{"children":"Parallel Computing, Vol. 35, No. 10-11, pp. 533-543, 2009"}],"."]}],["$","li","R. Moraveji, P. Moinzadeh, H. Sarbazi-AzadA general mathematical performance model for wormhole-switched irregular networksCluster Computing, Vol. 12, pp. 285-297, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A general mathematical performance model for wormhole-switched irregular networks"}],", ",["$","span",null,{"children":"Cluster Computing, Vol. 12, pp. 285-297, 2009"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. Zomaya, P. MoinzadehDetecting threats in star graphsIEEE Transactions on Parallel and Distributed Systems, Vol. 20, No. 4, pp. 474-483, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya, P. Moinzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Detecting threats in star graphs"}],", ",["$","span",null,{"children":"IEEE Transactions on Parallel and Distributed Systems, Vol. 20, No. 4, pp. 474-483, 2009"}],"."]}],["$","li","S. Meraji, H. Sarbazi-AzadAdaptive routing in wormhole-switched necklace-cubes: analytical modeling and performance comparisonSimulation Modeling: Practice and Theory, Vol. 17, pp. 1522-1532, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Adaptive routing in wormhole-switched necklace-cubes: analytical modeling and performance comparison"}],", ",["$","span",null,{"children":"Simulation Modeling: Practice and Theory, Vol. 17, pp. 1522-1532, 2009"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, S. G. Akl, P. MoinzadehChromatic sets of power graphs and their application to resource placement in multicomputer networksComputers and Mathematics with Applications, Vol. 58, pp. 403-413, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, S. G. Akl, P. Moinzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Chromatic sets of power graphs and their application to resource placement in multicomputer networks"}],", ",["$","span",null,{"children":"Computers and Mathematics with Applications, Vol. 58, pp. 403-413, 2009"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadAnalysis of k-neigh topology control protocol for mobile wireless networksComputer Networks, Vol. 53, pp. 613-633, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of k-neigh topology control protocol for mobile wireless networks"}],", ",["$","span",null,{"children":"Computer Networks, Vol. 53, pp. 613-633, 2009"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, S.G. AklSome topological properties of star graphs: the surface area and volumeDiscrete Mathematics, Vol. 309, pp. 560-569, 2009",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, S.G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"Some topological properties of star graphs: the surface area and volume"}],", ",["$","span",null,{"children":"Discrete Mathematics, Vol. 309, pp. 560-569, 2009"}],"."]}],["$","li","M.R. Hoseiny-Farahabadi, N. Imani, H. Sarbazi-AzadSome Topological and Combinatorial Properties of WK-Recursive Mesh and WK-Pyramid Interconnection NetworksJournal of Systems Architecture Vol. 54, pp. 967-976, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.R. Hoseiny-Farahabadi, N. Imani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Some Topological and Combinatorial Properties of WK-Recursive Mesh and WK-Pyramid Interconnection Networks"}],", ",["$","span",null,{"children":"Journal of Systems Architecture Vol. 54, pp. 967-976, 2008"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaIntruder capturing in mesh and torus networksInternational Journal on Foundations of Computer Science, Vol. 19, No. 4, pp. 1049-1071, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Intruder capturing in mesh and torus networks"}],", ",["$","span",null,{"children":"International Journal on Foundations of Computer Science, Vol. 19, No. 4, pp. 1049-1071, 2008"}],"."]}],["$","li","A. Mahabadi, H. Sarbazi-Azad, E. Khodaei, K. NaviParallel Lagrange interpolation on k-ary n-cubes with maximum channel utilizationJournal of Supercomputing, Vol. 46, No. 1, pp. 1-14, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mahabadi, H. Sarbazi-Azad, E. Khodaei, K. Navi"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel Lagrange interpolation on k-ary n-cubes with maximum channel utilization"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 46, No. 1, pp. 1-14, 2008"}],"."]}],["$","li","A. E. Kiasari, H. Sarbazi-Azad, M. Ould-KhaouaAn accurate mathematical performance model of adaptive routing in the star graphFuture Generation Computer Systems, Vol. 24, pp. 461-474, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. E. Kiasari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"An accurate mathematical performance model of adaptive routing in the star graph"}],", ",["$","span",null,{"children":"Future Generation Computer Systems, Vol. 24, pp. 461-474, 2008"}],"."]}],["$","li","A. Patooghy, H. Sarbazi-AzadAn accurate mathematical performance model of partially adaptive routing in binary n-cube multiprocessorsMathematical and Computer Modeling, Vol. 48, No. 1, pp. 34-45, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Patooghy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An accurate mathematical performance model of partially adaptive routing in binary n-cube multiprocessors"}],", ",["$","span",null,{"children":"Mathematical and Computer Modeling, Vol. 48, No. 1, pp. 34-45, 2008"}],"."]}],["$","li","P. Shareghi, H. Sarbazi-AzadThe stretched network: properties, routing, and performanceJournal of Information Science and Engineering, Vol. 24, pp. 361-378, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Shareghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The stretched network: properties, routing, and performance"}],", ",["$","span",null,{"children":"Journal of Information Science and Engineering, Vol. 24, pp. 361-378, 2008"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadCombinatorial performance modelling of toroidal cubesJournal of Systems Architecture, Vol. 54, pp. 241-252, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Combinatorial performance modelling of toroidal cubes"}],", ",["$","span",null,{"children":"Journal of Systems Architecture, Vol. 54, pp. 241-252, 2008"}],"."]}],["$","li","A. E. Kiasari, H. Sarbazi-AzadAnalytic performance comparison of hypercubes and star graphs with implementation constraintsJournal of Computer and System Sciences, Vol. 74, pp. 1000-1012, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. E. Kiasari, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytic performance comparison of hypercubes and star graphs with implementation constraints"}],", ",["$","span",null,{"children":"Journal of Computer and System Sciences, Vol. 74, pp. 1000-1012, 2008"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadMathematical performance modelling of adaptive wormhole routing in optoelectronic hypercubesJournal of Parallel and Distributed Computing, Vol. 67, pp. 967-980, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Mathematical performance modelling of adaptive wormhole routing in optoelectronic hypercubes"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 67, pp. 967-980, 2007"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaCapturing an intruder in product networksJournal of Parallel and Distributed Computing, Vol. 67, pp. 1018-1028, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Capturing an intruder in product networks"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 67, pp. 1018-1028, 2007"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, S. G. AklPerfect load balancing on the star interconnection networkThe Journal of Supercomputing, Vol. 41, pp. 269-286, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, S. G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"Perfect load balancing on the star interconnection network"}],", ",["$","span",null,{"children":"The Journal of Supercomputing, Vol. 41, pp. 269-286, 2007"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-Azad, P. RajabzadehAn accurate performance model of fully adaptive routing in wormhole-switched 2D-mesh multicomputersMicroprocessors and Microsystems, Vol. 31, pp. 445-455, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad, P. Rajabzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"An accurate performance model of fully adaptive routing in wormhole-switched 2D-mesh multicomputers"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 31, pp. 445-455, 2007"}],"."]}],["$","li","H. Sarbazi-AzadThe performance of a synchronous parallel algorithm for extracting the roots of a polynomialCluster Computing, Vol. 10, No. 2, pp. 167-174, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The performance of a synchronous parallel algorithm for extracting the roots of a polynomial"}],", ",["$","span",null,{"children":"Cluster Computing, Vol. 10, No. 2, pp. 167-174, 2007"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadAn empirical performance analysis of minimal and non-minimal routing in cube-based OTIS interconnection networksThe Journal of High-Speed Networks, Vol. 16, No. 2, pp. 133-155, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An empirical performance analysis of minimal and non-minimal routing in cube-based OTIS interconnection networks"}],", ",["$","span",null,{"children":"The Journal of High-Speed Networks, Vol. 16, No. 2, pp. 133-155, 2007"}],"."]}],["$","li","A. Patooghy, H. Sarbazi-AzadComparative analytical performance evaluation of adaptivity in wormhole-switched hypercubesSimulation Modeling: Practice and Theory, Vol. 15, No. 4, pp. 400-415, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Patooghy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Comparative analytical performance evaluation of adaptivity in wormhole-switched hypercubes"}],", ",["$","span",null,{"children":"Simulation Modeling: Practice and Theory, Vol. 15, No. 4, pp. 400-415, 2007"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-KhaouaModeling and evaluation of adaptive routing in high-performance n-D tori networksSimulation Modeling: Practice and Theory, Vol. 14, pp. 740-751, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Modeling and evaluation of adaptive routing in high-performance n-D tori networks"}],", ",["$","span",null,{"children":"Simulation Modeling: Practice and Theory, Vol. 14, pp. 740-751, 2006"}],"."]}],["$","li","M.R. Hosseiny-farahabadi, H. Sarbazi-AzadThe gird-pyramid: a generalized pyramid networkThe Journal of Supercomputing, Vol. 37, pp. 23-45, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.R. Hosseiny-farahabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The gird-pyramid: a generalized pyramid network"}],", ",["$","span",null,{"children":"The Journal of Supercomputing, Vol. 37, pp. 23-45, 2006"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadMulticast communication in OTIS-hypercube multicomputer systemsInternational Journal of High-Performance Computing and Networking, Vol. 4, No. 3-4, pp. 161-173, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Multicast communication in OTIS-hypercube multicomputer systems"}],", ",["$","span",null,{"children":"International Journal of High-Performance Computing and Networking, Vol. 4, No. 3-4, pp. 161-173, 2006"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadAnalytic performance evaluation of OTIS-hypercubesIEICE Transactions on Information and Systems, Vol. E89-D, No.2, pp. 441-451, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytic performance evaluation of OTIS-hypercubes"}],", ",["$","span",null,{"children":"IEICE Transactions on Information and Systems, Vol. E89-D, No.2, pp. 441-451, 2006"}],"."]}],["$","li","A. Masoudnia, H. Sarbazi-Azad, S. BoussaktaDesign and performance of a pixel level pipelined-parallel architecture for high-speed wavelet-based image compressionComputers and Electrical Engineering, Vol. 31, No. 3, pp. 572-588, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Masoudnia, H. Sarbazi-Azad, S. Boussakta"}],", ",["$","span",null,{"className":"font-bold","children":"Design and performance of a pixel level pipelined-parallel architecture for high-speed wavelet-based image compression"}],", ",["$","span",null,{"children":"Computers and Electrical Engineering, Vol. 31, No. 3, pp. 572-588, 2005"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaA performance model of software-based deadlock recovery routing algorithm in hypercubesParallel Processing Letters, Vol. 15, Nos. 1-2, pp. 153-168, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A performance model of software-based deadlock recovery routing algorithm in hypercubes"}],", ",["$","span",null,{"children":"Parallel Processing Letters, Vol. 15, Nos. 1-2, pp. 153-168, 2005"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-KhaouaConstraint-based performance analysis of k-ary n-cube networksInternational Journal of Computers and their Applications, Vol. 12, No. 2, pp. 83-92, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Constraint-based performance analysis of k-ary n-cube networks"}],", ",["$","span",null,{"children":"International Journal of Computers and their Applications, Vol. 12, No. 2, pp. 83-92, 2005"}],"."]}],["$","li","H.R. Zarandi, H. Sarbazi-AzadHierarchical binary set partitioning in cache memoriesThe Journal of Supercomputing, Vol. 31, No. 2, pp. 185-202, 2005",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H.R. Zarandi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Hierarchical binary set partitioning in cache memories"}],", ",["$","span",null,{"children":"The Journal of Supercomputing, Vol. 31, No. 2, pp. 185-202, 2005"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieTowards a more realistic comparative analysis of multicomputer networksComputation and Concurrency: Practice and Experience, Vol. 16, No. 13, pp. 1271-1289, 2004",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Towards a more realistic comparative analysis of multicomputer networks"}],", ",["$","span",null,{"children":"Computation and Concurrency: Practice and Experience, Vol. 16, No. 13, pp. 1271-1289, 2004"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-khaoua, L. Mackenzie and S.G. AklOn some topological properties of k-ary n-cubesJournal of Interconnection Networks, Vol. 5, No. 1, pp. 79-91, 2004",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-khaoua, L. Mackenzie and S.G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"On some topological properties of k-ary n-cubes"}],", ",["$","span",null,{"children":"Journal of Interconnection Networks, Vol. 5, No. 1, pp. 79-91, 2004"}],"."]}],["$","li","H. Sarbazi-AzadConstraint-based performance comparison of multi-dimensional interconnection networks with deterministic and adaptive routing strategiesJournal of Computers and Electrical Engineering, Vol. 30, No. 3, pp. 167-182, 2004",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Constraint-based performance comparison of multi-dimensional interconnection networks with deterministic and adaptive routing strategies"}],", ",["$","span",null,{"children":"Journal of Computers and Electrical Engineering, Vol. 30, No. 3, pp. 167-182, 2004"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaAnalysis of true fully adaptive routing with software-based deadlock recoveryJournal of Systems and Software, Vol. 71, No. 3, pp. 259-270, 2004",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of true fully adaptive routing with software-based deadlock recovery"}],", ",["$","span",null,{"children":"Journal of Systems and Software, Vol. 71, No. 3, pp. 259-270, 2004"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-khaoua, K. Day, and L. MackenzieAlgorithmic construction of Hamiltonians in k-ary n-cubesInternational Journal of Computers and their Applications, Vol. 11, No. 1, pp. 8-17, March 2004",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-khaoua, K. Day, and L. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Algorithmic construction of Hamiltonians in k-ary n-cubes"}],", ",["$","span",null,{"children":"International Journal of Computers and their Applications, Vol. 11, No. 1, pp. 8-17, March 2004"}],"."]}],["$","li","R. Rezazad, H. Sarbazi-AzadA routing algorithm for the star interconnection network in the presence of faultsCSI Journal on Computer Science & Engineering, Vol. 1, No. 4(b), pp. 11-18, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A routing algorithm for the star interconnection network in the presence of faults"}],", ",["$","span",null,{"children":"CSI Journal on Computer Science & Engineering, Vol. 1, No. 4(b), pp. 11-18, 2003"}],"."]}],["$","li","H. Sarbazi-AzadA mathematical model of deterministic wormhole routing in hypercube multicomputers using virtual channelsJournal of Applied Mathematical Modelling, Vol. 27, No. 12, pp. 943-953, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A mathematical model of deterministic wormhole routing in hypercube multicomputers using virtual channels"}],", ",["$","span",null,{"children":"Journal of Applied Mathematical Modelling, Vol. 27, No. 12, pp. 943-953, 2003"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieAnalytical modelling of wormhole-routed k-ary n-cubes in the presence of matrix-transpose trafficJournal of Parallel and Distributed Computing, Vol. 63, pp. 396-409, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical modelling of wormhole-routed k-ary n-cubes in the presence of matrix-transpose traffic"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 63, pp. 396-409, 2003"}],"."]}],["$","li","M. Jamieson, H. Sarbazi-Azad, H. Ouerdane, G.-H. Jeung, Y. LeeElastic scattering of cold caesium and rubidium atomsJournal of Physics B: Atomic, Molecular and Optical Physics,Vol. 36, pp. 1085-1097, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jamieson, H. Sarbazi-Azad, H. Ouerdane, G.-H. Jeung, Y. Lee"}],", ",["$","span",null,{"className":"font-bold","children":"Elastic scattering of cold caesium and rubidium atoms"}],", ",["$","span",null,{"children":"Journal of Physics B: Atomic, Molecular and Optical Physics,Vol. 36, pp. 1085-1097, 2003"}],"."]}],["$","li","A. Khonsari, A. Shahrabi, M. Ould-Khaoua, H. Sarbazi-AzadPerformance comparison of deadlock recovery and deadlock avoidance routing algorithms in wormhole-switched networksIEE Proceedings- Computers & Digital Techniques, Vol. 150, No. 2, pp.86-97, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, A. Shahrabi, M. Ould-Khaoua, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance comparison of deadlock recovery and deadlock avoidance routing algorithms in wormhole-switched networks"}],", ",["$","span",null,{"children":"IEE Proceedings- Computers & Digital Techniques, Vol. 150, No. 2, pp.86-97, 2003"}],"."]}],["$","li","H. Sarbazi-Azad, A. Khonsari, M. Ould-KhaouaAnalysis of k-ary n-cubes with dimension-ordered routingFuture Generation Computer Systems, Vol. 19, No. 4, pp. 493-502, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Khonsari, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of k-ary n-cubes with dimension-ordered routing"}],", ",["$","span",null,{"children":"Future Generation Computer Systems, Vol. 19, No. 4, pp. 493-502, 2003"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, and M. Ould-khaouaAn analytical model of adaptive wormhole adaptive with time-outFuture Generation Computer Systems, Vol. 19, No. 1, pp. 1-12, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, and M. Ould-khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"An analytical model of adaptive wormhole adaptive with time-out"}],", ",["$","span",null,{"children":"Future Generation Computer Systems, Vol. 19, No. 1, pp. 1-12, 2003"}],"."]}],["$","li","H. Sarbazi-Azad, A. Khonsari, M. Ould-KhaouaPerformance analysis of deterministic routing in wormhole k-ary n-cubes with virtual channelsJournal of Interconnection Networks, Vol. 3, No. 1-2, pp. 67-83, 2002",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Khonsari, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Performance analysis of deterministic routing in wormhole k-ary n-cubes with virtual channels"}],", ",["$","span",null,{"children":"Journal of Interconnection Networks, Vol. 3, No. 1-2, pp. 67-83, 2002"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-khaoua, L. Mackenzie and S.G. AklA parallel algorithm for Lagrange interpolation on the star graphJournal of Parallel and Distributed Computing, Vol. 62, No. 4, pp. 605-621, 2002",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-khaoua, L. Mackenzie and S.G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"A parallel algorithm for Lagrange interpolation on the star graph"}],", ",["$","span",null,{"children":"Journal of Parallel and Distributed Computing, Vol. 62, No. 4, pp. 605-621, 2002"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-khaoua, L. MackenzieA performance model of adaptive wormhole routing in k-ary n-cubes in the presence of digit-reversal trafficJournal of Supercomputing, Vol. 22, No. 2, pp. 139-159, 2002",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-khaoua, L. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"A performance model of adaptive wormhole routing in k-ary n-cubes in the presence of digit-reversal traffic"}],", ",["$","span",null,{"children":"Journal of Supercomputing, Vol. 22, No. 2, pp. 139-159, 2002"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieAnalytical modelling of wormhole-routed k-ary n-cubes in the presence of hot-spot trafficIEEE Transactions on Computers, Vol. 50, No. 7, pp. 623-634, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical modelling of wormhole-routed k-ary n-cubes in the presence of hot-spot traffic"}],", ",["$","span",null,{"children":"IEEE Transactions on Computers, Vol. 50, No. 7, pp. 623-634, 2001"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieCommunication delay in hypercubes in the presence of bit-reversal trafficParallel Computing, Vol. 27, No. 13, pp. 1801-1816, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Communication delay in hypercubes in the presence of bit-reversal traffic"}],", ",["$","span",null,{"children":"Parallel Computing, Vol. 27, No. 13, pp. 1801-1816, 2001"}],"."]}],["$","li","H. Sarbazi-Azad, M Ould-Khaoua, L. M. MackenzieOn the performance of adaptive wormhole routing in the bi-directional torus network: A hotspot analysisMicroprocessors and Microsystems, Vol. 25, No. 6, pp. 277-285, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"On the performance of adaptive wormhole routing in the bi-directional torus network: A hotspot analysis"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 25, No. 6, pp. 277-285, 2001"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieEmploying k-ary n-cubes for parallel Lagrange interpolationParallel Algorithms and Applications, Vol. 16, pp. 283-299, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Employing k-ary n-cubes for parallel Lagrange interpolation"}],", ",["$","span",null,{"children":"Parallel Algorithms and Applications, Vol. 16, pp. 283-299, 2001"}],"."]}],["$","li","S. Loucif, H. Sarbazi-Azad, M. Ould-KhaouaMessage latency in k-ary n-cubes with hop-based routingIEE Proceedings-Computers and Digital Techniques, Vol. 148, No. 2, pp. 89-94, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Loucif, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Message latency in k-ary n-cubes with hop-based routing"}],", ",["$","span",null,{"children":"IEE Proceedings-Computers and Digital Techniques, Vol. 148, No. 2, pp. 89-94, 2001"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieAlgorithmic construction of Hamiltonians in pyramidsInformation Processing Letters, Vol. 80, No. 2, pp. 75-79, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Algorithmic construction of Hamiltonians in pyramids"}],", ",["$","span",null,{"children":"Information Processing Letters, Vol. 80, No. 2, pp. 75-79, 2001"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieAn accurate analytical model of adaptive wormhole routing in k-ary n-cube interconnection networksPerformance Evaluation, Vol. 43, No. 2-3, pp. 165-179, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"An accurate analytical model of adaptive wormhole routing in k-ary n-cube interconnection networks"}],", ",["$","span",null,{"children":"Performance Evaluation, Vol. 43, No. 2-3, pp. 165-179, 2001"}],"."]}],["$","li","M. Ould-Khaoua, H. Sarbazi-AzadAn analytical model of adaptive wormhole routing in hypercubes in the presence of hotspot trafficIEEE Transactions on Parallel and Distributed System, Vol. 12, No. 3, pp. 283-292, 2001",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Ould-Khaoua, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An analytical model of adaptive wormhole routing in hypercubes in the presence of hotspot traffic"}],", ",["$","span",null,{"children":"IEEE Transactions on Parallel and Distributed System, Vol. 12, No. 3, pp. 283-292, 2001"}],"."]}],["$","li","G. Min, H. Sarbazi-Azad, M. Ould-KhaouaPerformance analysis of k-ary n-cube networks with pipelined circuit switchingInternational Journal of High-Speed Computing, Vol. 11, No. 2, pp. 111-127, 2000",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"G. Min, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Performance analysis of k-ary n-cube networks with pipelined circuit switching"}],", ",["$","span",null,{"children":"International Journal of High-Speed Computing, Vol. 11, No. 2, pp. 111-127, 2000"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieMessage latency in hypercubes in the presence of matrix-transpose trafficThe Computer Journal, Vol. 43, No. 5, pp. 411-419, 2000",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Message latency in hypercubes in the presence of matrix-transpose traffic"}],", ",["$","span",null,{"children":"The Computer Journal, Vol. 43, No. 5, pp. 411-419, 2000"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieA parallel algorithm for Lagrange interpolation on the cube-connected cyclesMicroprocessors and Microsystems, Vol. 24, No. 3, pp. 135-140, 2000",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"A parallel algorithm for Lagrange interpolation on the cube-connected cycles"}],", ",["$","span",null,{"children":"Microprocessors and Microsystems, Vol. 24, No. 3, pp. 135-140, 2000"}],"."]}]]}]]}]}]}],["$","section",null,{"className":"bg-white","children":["$","div",null,{"className":"container mx-auto px-6 py-12 lg:px-24 lg:py-24","children":["$","div",null,{"className":"space-y-12","children":[["$","div",null,{"className":"space-y-5 sm:space-y-4","children":["$","h2",null,{"className":"mt-1 scroll-m-12 font-bold tracking-tight text-gray-900 sm:text-xl lg:text-2xl","children":"Papers in Persian Journals/Periodicals"}]}],["$","ul",null,{"role":"list","className":"space-y-6","children":[["$","li","H. Bakhishi, N. Akbarzadeh, M. Sadrosadati, H. Sarbazi-AzadImproving performance of GPUs through proper utilization of memory controllersThe CSI Journal on Computing Science and Information Technology, Vol. 18, No. 2, 2020",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Bakhishi, N. Akbarzadeh, M. Sadrosadati, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving performance of GPUs through proper utilization of memory controllers"}],", ",["$","span",null,{"children":"The CSI Journal on Computing Science and Information Technology, Vol. 18, No. 2, 2020"}],"."]}],["$","li","H. Sarbazi-Azad, P. Lotfi-KamranSpecial treatments for the evaluation of computer researchThe CSI Journal on Computing Science and Information Technology, Vol. 14, No. 2, 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, P. Lotfi-Kamran"}],", ",["$","span",null,{"className":"font-bold","children":"Special treatments for the evaluation of computer research"}],", ",["$","span",null,{"children":"The CSI Journal on Computing Science and Information Technology, Vol. 14, No. 2, 2017"}],"."]}],["$","li","F. Nasiri, H. Sarbazi-Azad, A. KhademzadehEfficient multicast routing in reconfigurable NoCsJournal of Electrical and Computer Engineering, Vol. 15, No. 4, pp. 272-282, 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Nasiri, H. Sarbazi-Azad, A. Khademzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient multicast routing in reconfigurable NoCs"}],", ",["$","span",null,{"children":"Journal of Electrical and Computer Engineering, Vol. 15, No. 4, pp. 272-282, 2017"}],"."]}],["$","li","M.R. Jokar, M. Arjomand, H. Sarbazi-AzadProlonging the lifetime of non-volatile last level cache using spare blocksThe CSI Journal on Computing Science and Information Technology, Vol. 13, No. 2, 2016",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.R. Jokar, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Prolonging the lifetime of non-volatile last level cache using spare blocks"}],", ",["$","span",null,{"children":"The CSI Journal on Computing Science and Information Technology, Vol. 13, No. 2, 2016"}],"."]}],["$","li","M. Taghdimi, H. Sarbazi-AzadProcessor allocation algorithms in multi-computersThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 180, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Taghdimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Processor allocation algorithms in multi-computers"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 180, 2008"}],"."]}],["$","li","M. Keshavarzi, H. Sarbazi-AzadCache coherence techniques in multiprocessorsThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 179, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Keshavarzi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Cache coherence techniques in multiprocessors"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 179, 2008"}],"."]}],["$","li","Y. Asgarieh, H. Sarbazi-AzadRouting protocols in wireless sensor networksThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 177, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"Y. Asgarieh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Routing protocols in wireless sensor networks"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 177, 2008"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadVLSI layout of interconnection networks (Part II)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 176, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"VLSI layout of interconnection networks (Part II)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 176, 2007"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-Azad VLSI layout of interconnection networks (Part I)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 175, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":" VLSI layout of interconnection networks (Part I)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 175, 2007"}],"."]}],["$","li","P. Moinzadeh, H. Sarbazi-AzadResource placement in interconnection networks (Part II)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 174, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in interconnection networks (Part II)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 174, 2007"}],"."]}],["$","li","P. Moinzadeh, H. Sarbazi-AzadResource placement in interconnection networks (Part I)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 173, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in interconnection networks (Part I)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 173, 2007"}],"."]}],["$","li","S. Hasanzadeh, H. Sarbazi-AzadHigh speed image processing using SIMD extensionsThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 171, pp. 20-25, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Hasanzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"High speed image processing using SIMD extensions"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 171, pp. 20-25, 2007"}],"."]}],["$","li","Y. Ebrahimi, H. Sarbazi-AzadTask migration in multicomputers (Part 2: hypercube networks)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 170, pp. 7-15, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"Y. Ebrahimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Task migration in multicomputers (Part 2: hypercube networks)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 170, pp. 7-15, 2006"}],"."]}],["$","li","Y. Ebrahimi, H. Sarbazi-AzadTask migration in multicomputers (Part 1: mesh networks)The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 169, pp. 10-17, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"Y. Ebrahimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Task migration in multicomputers (Part 1: mesh networks)"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 169, pp. 10-17, 2006"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-AzadFault-tolerant routing in multicomputersThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 168, pp. 11-21, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fault-tolerant routing in multicomputers"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 168, pp. 11-21, 2006"}],"."]}],["$","li","M. Rezazad, H. Sarbazi-AzadIntroduction to interconnection networksThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 167, pp. 8-18, 2006",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Introduction to interconnection networks"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 167, pp. 8-18, 2006"}],"."]}],["$","li","H. Sarbazi-AzadVector computersThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 135, pp. 12-19, 2003",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Vector computers"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), No. 135, pp. 12-19, 2003"}],"."]}],["$","li","H. Sarbazi-AzadReconfigurable architecturesThe Computer Report (A bi-monthly publication of the Informatics Society of Iran), Sep.-Oct. Issue, pp. 22-29, 1995",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Reconfigurable architectures"}],", ",["$","span",null,{"children":"The Computer Report (A bi-monthly publication of the Informatics Society of Iran), Sep.-Oct. Issue, pp. 22-29, 1995"}],"."]}]]}]]}]}]}],["$","section",null,{"className":"bg-white","children":["$","div",null,{"className":"container mx-auto px-6 py-12 lg:px-24 lg:py-24","children":["$","div",null,{"className":"space-y-12","children":[["$","div",null,{"className":"space-y-5 sm:space-y-4","children":["$","h2",null,{"className":"mt-1 scroll-m-12 font-bold tracking-tight text-gray-900 sm:text-xl lg:text-2xl","children":"Conference Papers"}]}],["$","ul",null,{"role":"list","className":"space-y-6","children":[["$","li","S. Mostofi, H. Falahati, N.Mahani, P.Lotfi-Kamran, H. Sarbazi-AzadSnake: A Variable-length Chain-based Prefetching Mechanism for GPUsto be appeared in MICRO 2023",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Mostofi, H. Falahati, N.Mahani, P.Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Snake: A Variable-length Chain-based Prefetching Mechanism for GPUs"}],", ",["$","span",null,{"children":"to be appeared in MICRO 2023"}],"."]}],["$","li","S. Darabi, M. Sadrosadati, N. Akbarzadeh, J. Lindegger, S. Hosseini, J. Park, J. Luna, O. Mutlu, H. Sarbazi-AzadMorpheus: Extending the last level cache in GPU systems with idle GPU cores' resourcesMICRO-2022",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Darabi, M. Sadrosadati, N. Akbarzadeh, J. Lindegger, S. Hosseini, J. Park, J. Luna, O. Mutlu, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Morpheus: Extending the last level cache in GPU systems with idle GPU cores' resources"}],", ",["$","span",null,{"children":"MICRO-2022"}],"."]}],["$","li","N. Rohbani, A. Soleimani, H. Sarbazi-AzadPIPF-DRAM: Processing in precharge-free DRAMDAC-2022, San Francisco, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Rohbani, A. Soleimani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"PIPF-DRAM: Processing in precharge-free DRAM"}],", ",["$","span",null,{"children":"DAC-2022, San Francisco, USA"}],"."]}],["$","li","S. Darabi, N. Mahani, H. Baxishi, E. Yousefzadeh, M. Sadrossadati, H. Sarbazi-AzadNURA: Supporting Non-Uniform Resource Accesses in GPUsSIGMETRICS-2022, Mumbai, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Darabi, N. Mahani, H. Baxishi, E. Yousefzadeh, M. Sadrossadati, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"NURA: Supporting Non-Uniform Resource Accesses in GPUs"}],", ",["$","span",null,{"children":"SIGMETRICS-2022, Mumbai, India"}],"."]}],["$","li","N. Rohbani, S. Darabi, H. Sarbazi-AzadPF-DRAM: A precharge-free DRAM structureProceedings of 48th Intl Symposium on Computer Architecture (ISCA2021), 14-16 June, 2021, Valencia, Spain",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Rohbani, S. Darabi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"PF-DRAM: A precharge-free DRAM structure"}],", ",["$","span",null,{"children":"Proceedings of 48th Intl Symposium on Computer Architecture (ISCA2021), 14-16 June, 2021, Valencia, Spain"}],"."]}],["$","li","S. Nabavi-Larimi, B. Salami, O. Unsal, A. Kestelman, H. Sarbazi-Azad, O. MutluUnderstanding power consumption and reliability of high-bandwidth memory with voltage underscalingProceedings of Design, Automation and Test in Europe Conference (DATE2021), 1-5 Feb. 2021, Grenoble, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Nabavi-Larimi, B. Salami, O. Unsal, A. Kestelman, H. Sarbazi-Azad, O. Mutlu"}],", ",["$","span",null,{"className":"font-bold","children":"Understanding power consumption and reliability of high-bandwidth memory with voltage underscaling"}],", ",["$","span",null,{"children":"Proceedings of Design, Automation and Test in Europe Conference (DATE2021), 1-5 Feb. 2021, Grenoble, France"}],"."]}],["$","li","B. Salami, E.B. Onural, I.E. Yuksel, F. Koc, O. Ergin, A.C. Kestelman, O.S. Unsal, H. Sarbazi-Azad, O. MutluAn experimental study of reduced-voltage operation in modern FPGAs for neural network accelerationProceedings of 50th IEEE/IFIP Intl. Conference on Dependable Systems and Networks (DSN2020), 29 June-2 July 2020, Valencia, Spain",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"B. Salami, E.B. Onural, I.E. Yuksel, F. Koc, O. Ergin, A.C. Kestelman, O.S. Unsal, H. Sarbazi-Azad, O. Mutlu"}],", ",["$","span",null,{"className":"font-bold","children":"An experimental study of reduced-voltage operation in modern FPGAs for neural network acceleration"}],", ",["$","span",null,{"children":"Proceedings of 50th IEEE/IFIP Intl. Conference on Dependable Systems and Networks (DSN2020), 29 June-2 July 2020, Valencia, Spain"}],"."]}],["$","li","A. Ansari, F. Golshan, P. Lotfi-Kamran, H. Sarbazi-AzadDivide and conquer instruction cache missesProceedings of 47th Intl Symposium on Computer Architecture (ISCA2020), 30 May-3 June, 2020, Valencia, Spain",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Ansari, F. Golshan, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Divide and conquer instruction cache misses"}],", ",["$","span",null,{"children":"Proceedings of 47th Intl Symposium on Computer Architecture (ISCA2020), 30 May-3 June, 2020, Valencia, Spain"}],"."]}],["$","li","M. Bakhshalipour, M. Shakerinava, P. Lotfi-Kamran, H. Sarbazi-AzadBingo spatial data prefetcherThe 25th IEEE Symposium on High Performance Computer Architecture (HPCA2019), 16-20 February 2019, Washington D.C., USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, M. Shakerinava, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Bingo spatial data prefetcher"}],", ",["$","span",null,{"children":"The 25th IEEE Symposium on High Performance Computer Architecture (HPCA2019), 16-20 February 2019, Washington D.C., USA"}],"."]}],["$","li","F. Serajeh-hassani, M. Sadrosadati, S. Pointner, R. Wille, H. Sarbazi-AzadFocus on what is needed: area and power efficient FPGAs using turn-restricted switch boxesIEEE Annual Symposium on VLSI (ISVLSI2019), 15-17 July 2019, Miami, FL, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Serajeh-hassani, M. Sadrosadati, S. Pointner, R. Wille, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Focus on what is needed: area and power efficient FPGAs using turn-restricted switch boxes"}],", ",["$","span",null,{"children":"IEEE Annual Symposium on VLSI (ISVLSI2019), 15-17 July 2019, Miami, FL, USA"}],"."]}],["$","li","M. Sadrosadati, A. Mirhosseini, B. Ehsani, H. Sarbazi-Azad, M.P. Drumond, B. Falsafi, R. Ausavarungnirun, O. MutluLTRF: enabling high-capacity register files for GPUs via hardware/software cooperative register prefetchingThe 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS2018), 24-28 March 2018, Williamsburg, VA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, A. Mirhosseini, B. Ehsani, H. Sarbazi-Azad, M.P. Drumond, B. Falsafi, R. Ausavarungnirun, O. Mutlu"}],", ",["$","span",null,{"className":"font-bold","children":"LTRF: enabling high-capacity register files for GPUs via hardware/software cooperative register prefetching"}],", ",["$","span",null,{"children":"The 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS2018), 24-28 March 2018, Williamsburg, VA, USA"}],"."]}],["$","li","M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-AzadDomino temporal data prefetcherThe 24th IEEE Symposium on High Performance Computer Architecture (HPCA2018), 24-28 February 2018, Vienna, Austria",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Bakhshalipour, P. Lotfi-Kamran, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Domino temporal data prefetcher"}],", ",["$","span",null,{"children":"The 24th IEEE Symposium on High Performance Computer Architecture (HPCA2018), 24-28 February 2018, Vienna, Austria"}],"."]}],["$","li","P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-AzadNOC characteristics of cloud applicationsProc. of 19th International Symposium on Computer Architecture and Digital Systems (CADS), 2018, Kish Island, Iran. Best Paper Award Winner",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"NOC characteristics of cloud applications"}],", ",["$","span",null,{"children":"Proc. of 19th International Symposium on Computer Architecture and Digital Systems (CADS), 2018, Kish Island, Iran. Best Paper Award Winner"}],"."]}],["$","li","A. Mirhosseini, M. Sadrosadati, B. Soltani, H. Sarbazi-Azad, T. WenischBiNoCHS: Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems11th IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 2017, Seoul, Korea. Best Paper Award Winner",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mirhosseini, M. Sadrosadati, B. Soltani, H. Sarbazi-Azad, T. Wenisch"}],", ",["$","span",null,{"className":"font-bold","children":"BiNoCHS: Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems"}],", ",["$","span",null,{"children":"11th IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 2017, Seoul, Korea. Best Paper Award Winner"}],"."]}],["$","li","A. Mirhosseini, M. Sadrosadati, B. Soltani, H. Sarbazi-Azad, T. WenischPOSTER: Elastic reconfiguration for heterogeneous NoCs with BiNoCHS26th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2017",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mirhosseini, M. Sadrosadati, B. Soltani, H. Sarbazi-Azad, T. Wenisch"}],", ",["$","span",null,{"className":"font-bold","children":"POSTER: Elastic reconfiguration for heterogeneous NoCs with BiNoCHS"}],", ",["$","span",null,{"children":"26th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2017"}],"."]}],["$","li","M Asadinia, M Jalili, H Sarbazi-AzadData block partitioning for recovering stuck-at faults in PCMsIEEE International Conference on Networking, Architecture, and Storage (IEEE NAS), 2017, Shenzhen, China",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M Asadinia, M Jalili, H Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Data block partitioning for recovering stuck-at faults in PCMs"}],", ",["$","span",null,{"children":"IEEE International Conference on Networking, Architecture, and Storage (IEEE NAS), 2017, Shenzhen, China"}],"."]}],["$","li","M. Sadrosadati, A.H. Mirhosseini, S. Roozkhosh, H. Bakhishi, H. Sarbazi-AzadEffective cache bank placement for GPUsInternational Conference on Design, Automation and Test in Europe (DATE2017), 27-31 March 2017, Lausanne, Switzerland",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, A.H. Mirhosseini, S. Roozkhosh, H. Bakhishi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Effective cache bank placement for GPUs"}],", ",["$","span",null,{"children":"International Conference on Design, Automation and Test in Europe (DATE2017), 27-31 March 2017, Lausanne, Switzerland"}],"."]}],["$","li","P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-AzadNear-ideal networks-on-chip for serversThe 23rd IEEE Symposium on High Performance Computer Architecture (HPCA2017), 4-8 February 2017, Austin, TX, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Near-ideal networks-on-chip for servers"}],", ",["$","span",null,{"children":"The 23rd IEEE Symposium on High Performance Computer Architecture (HPCA2017), 4-8 February 2017, Austin, TX, USA"}],"."]}],["$","li","M. Jalili, J. Bourgeois, H. Sarbazi-AzadPower-efficient partially-adaptive routing in on-chip mesh networksInternational SoC Design Conference (ISOCC2016), 23-26 October 2016, Jeju, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, J. Bourgeois, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power-efficient partially-adaptive routing in on-chip mesh networks"}],", ",["$","span",null,{"children":"International SoC Design Conference (ISOCC2016), 23-26 October 2016, Jeju, Korea"}],"."]}],["$","li","M. Vafaiee, M. Jalili, R. Sabbaghi, H. Sarbazi-AzadAn efficient on-chip network with packet compression capabilityInternational SoC Design Conference (ISOCC2016), 23-26 October 2016, Jeju, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Vafaiee, M. Jalili, R. Sabbaghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient on-chip network with packet compression capability"}],", ",["$","span",null,{"children":"International SoC Design Conference (ISOCC2016), 23-26 October 2016, Jeju, Korea"}],"."]}],["$","li","F. Agha-Aliakbari, M. Hoveida, M. Arjomand, M. Jalili, H. Sarbazi-AzadEfficient processor allocation in a reconfigurable CMP architecture for dark silicon eraInternational Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"F. Agha-Aliakbari, M. Hoveida, M. Arjomand, M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient processor allocation in a reconfigurable CMP architecture for dark silicon era"}],", ",["$","span",null,{"children":"International Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA"}],"."]}],["$","li","M. Jalili, H. Sarbazi-AzadTolerating more hard errors in MLC PCMs using compressionInternational Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Tolerating more hard errors in MLC PCMs using compression"}],", ",["$","span",null,{"children":"International Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA"}],"."]}],["$","li","A. Mirhosseini, M. Sadrosadati, M. Zarre, H. Sarbazi-AzadNT-NoC: a reconfigurable near-threshold NoC architecture for future many-core systemsInternational Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mirhosseini, M. Sadrosadati, M. Zarre, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"NT-NoC: a reconfigurable near-threshold NoC architecture for future many-core systems"}],", ",["$","span",null,{"children":"International Conference on Computer Design (ICCD 2016), 3-5 October 2016, Phoenix, AZ, USA"}],"."]}],["$","li","H. Aghilinasab, M. Sadrosadati, M. Samavatian, H. Sarbazi-AzadReducing power consumption of GPGPUs through instruction reorderingInternational Symposium on Low Power Electronics and Design (ISLPED 2016), 8-10 August 2016, San Francisco, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Aghilinasab, M. Sadrosadati, M. Samavatian, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Reducing power consumption of GPGPUs through instruction reordering"}],", ",["$","span",null,{"children":"International Symposium on Low Power Electronics and Design (ISLPED 2016), 8-10 August 2016, San Francisco, CA, USA"}],"."]}],["$","li","M. Asadinia, M. Jalili, H. Sarbazi-AzadBLESS: a simple and efficient scheme for prolonging PCM lifetime53rd Design Automation Conference (DAC 2016), 1-5 June 2016, Austin, TX, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"BLESS: a simple and efficient scheme for prolonging PCM lifetime"}],", ",["$","span",null,{"children":"53rd Design Automation Conference (DAC 2016), 1-5 June 2016, Austin, TX, USA"}],"."]}],["$","li","M. Jalili, H. Sarbazi-AzadCaptopril: reducing the pressure of bit flips on hot locations in non-volatile main memoriesInternational Conference on Design, Automation and Test in Europe (DATE 2016), 14-18 March 2016, Dresden, Germany",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Captopril: reducing the pressure of bit flips on hot locations in non-volatile main memories"}],", ",["$","span",null,{"children":"International Conference on Design, Automation and Test in Europe (DATE 2016), 14-18 March 2016, Dresden, Germany"}],"."]}],["$","li","M. Sadrosadati, R. Bashizade, S. Roozkhosh, A. Shafiee and H. Sarbazi-AzadA method to improve adaptivity of odd-even routing algorithm in mesh NoCs17-19 February 2016, Heraklion, Greece",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, R. Bashizade, S. Roozkhosh, A. Shafiee and H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A method to improve adaptivity of odd-even routing algorithm in mesh NoCs"}],", ",["$","span",null,{"children":"17-19 February 2016, Heraklion, Greece"}],"."]}],["$","li","R. Bashizadeh, H. Sarbazi-AzadTraffic-aware buffer reconfiguration in on-chip networksIFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 5-7 October 2105, Daejeon, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Bashizadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Traffic-aware buffer reconfiguration in on-chip networks"}],", ",["$","span",null,{"children":"IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 5-7 October 2105, Daejeon, Korea"}],"."]}],["$","li","M. Asadinia, H. Sarbazi-AzadUsing intra-line level pairing for graceful degradation support in PCMsIEEE International Symposium on VLSI, 8-10 July 2015, Montpellier, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Using intra-line level pairing for graceful degradation support in PCMs"}],", ",["$","span",null,{"children":"IEEE International Symposium on VLSI, 8-10 July 2015, Montpellier, France"}],"."]}],["$","li","M. Sadrosadati, A. Mirhosseini, H. Aghilinasab, H. Sarbazi-AzadAn efficient DVS scheme for on-chip networks using reconfigurable virtual channel allocatorsInternational Symposium on Low Power Electronics and Design (ISLPED 2015), 22-24 July 2015, Rome, Italy",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Sadrosadati, A. Mirhosseini, H. Aghilinasab, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient DVS scheme for on-chip networks using reconfigurable virtual channel allocators"}],", ",["$","span",null,{"children":"International Symposium on Low Power Electronics and Design (ISLPED 2015), 22-24 July 2015, Rome, Italy"}],"."]}],["$","li","A. Mirhosseini, M. Sadrosadati, A. Fakhrzadehgan, M. Modarressi, and H. Sarbazi-AzadAn energy-efficient virtual channel power-gating mechanism for on-chip networksInternational Conference on Design, Automation and Test in Europe (DATE 2015), 9-13 March 2015, Grenoble, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Mirhosseini, M. Sadrosadati, A. Fakhrzadehgan, M. Modarressi, and H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An energy-efficient virtual channel power-gating mechanism for on-chip networks"}],", ",["$","span",null,{"children":"International Conference on Design, Automation and Test in Europe (DATE 2015), 9-13 March 2015, Grenoble, France"}],"."]}],["$","li","M. Tarihi, H. Asadi, H. Sarbazi-AzadDiskAccel: accelerating disk-based experiments by representative samplingACM SIGMETRICS, 15-19 June 2015, Portland, Oregon, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Tarihi, H. Asadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"DiskAccel: accelerating disk-based experiments by representative sampling"}],", ",["$","span",null,{"children":"ACM SIGMETRICS, 15-19 June 2015, Portland, Oregon, USA"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadA reconfigurable NoC topology for the dark silicon era11th. FPGAWorld Conference, Denmark, 2014",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A reconfigurable NoC topology for the dark silicon era"}],", ",["$","span",null,{"children":"11th. FPGAWorld Conference, Denmark, 2014"}],"."]}],["$","li","A. Tavakkol, M. Arjomand, H. Sarbazi-AzadDesign for scalability in enterprise SSDsThe 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT2014), 24-27 August 2014, Edmonton, Alberta, Canada",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Design for scalability in enterprise SSDs"}],", ",["$","span",null,{"children":"The 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT2014), 24-27 August 2014, Edmonton, Alberta, Canada"}],"."]}],["$","li","M. Jalili, H. Sarbazi-AzadA compression-based morphable PCM architecture for improving resistance drift toleranceIEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP2014), 18-20 June 2014, Zurich, Switzerland",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A compression-based morphable PCM architecture for improving resistance drift tolerance"}],", ",["$","span",null,{"children":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP2014), 18-20 June 2014, Zurich, Switzerland"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadA reconfigurable network-on-chip architecture for heterogeneous CMPs in the dark-silicon eraIEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP2014), 18-20 June 2014, Zurich, Switzerland",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A reconfigurable network-on-chip architecture for heterogeneous CMPs in the dark-silicon era"}],", ",["$","span",null,{"children":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP2014), 18-20 June 2014, Zurich, Switzerland"}],"."]}],["$","li","M. Hoseinzadeh, M. Arjomand, H. Sarbazi-AzadReducing access latency of MLC PCMs41st ACM/IEEE International Symposium on Computer Architecture (ISCA2014), 14-18 June 2014, Minneapolis, MN, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Hoseinzadeh, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Reducing access latency of MLC PCMs"}],", ",["$","span",null,{"children":"41st ACM/IEEE International Symposium on Computer Architecture (ISCA2014), 14-18 June 2014, Minneapolis, MN, USA"}],"."]}],["$","li","M. Jalili, M. Arjomand, H. Sarbazi-AzadA reliable 3D MLC PCM architecture with resistance drift predictor44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN2014), 23-26 June 2014, Atlanta, GA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jalili, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A reliable 3D MLC PCM architecture with resistance drift predictor"}],", ",["$","span",null,{"children":"44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN2014), 23-26 June 2014, Atlanta, GA, USA"}],"."]}],["$","li","A. Tavakkol, M. Arjomand, H. Sarbazi-AzadUnleashing the potentials of dynamism for page allocation strategies in SSDsACM SIGMETRICS, 16-20 June 2014, Austin, TX, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakkol, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Unleashing the potentials of dynamism for page allocation strategies in SSDs"}],", ",["$","span",null,{"children":"ACM SIGMETRICS, 16-20 June 2014, Austin, TX, USA"}],"."]}],["$","li","M. Samavatian, M. Abbasitabar, M. Arjomand, H. Sarbazi-AzadFast and low-power STT-RAM last level cache for GPGPUs,51st Design Automation Conference (DAC2014), 1-5 June 2012, San Francisco, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Samavatian, M. Abbasitabar, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fast and low-power STT-RAM last level cache for GPGPUs,"}],", ",["$","span",null,{"children":"51st Design Automation Conference (DAC2014), 1-5 June 2012, San Francisco, CA, USA"}],"."]}],["$","li","M. Asadinia, M. Arjomand, H. Sarbazi-AzadOD3P: on-demand page paired PCM51st Design Automation Conference (DAC2014), 1-5 June 2012, San Francisco, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"OD3P: on-demand page paired PCM"}],", ",["$","span",null,{"children":"51st Design Automation Conference (DAC2014), 1-5 June 2012, San Francisco, CA, USA"}],"."]}],["$","li","M. Ghane, M. Arjomand, H. Sarbazi-AzadAn opto-electrical NoC with traffic flow prediction in chip multiprocessors22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP2014), 12-14 Feb. 2014, Turin, Italy",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Ghane, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An opto-electrical NoC with traffic flow prediction in chip multiprocessors"}],", ",["$","span",null,{"children":"22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP2014), 12-14 Feb. 2014, Turin, Italy"}],"."]}],["$","li","N. Teymouri, M. Modarressi, H. Sarbazi-AzadPower and performance efficient partial circuits in packet-switched networks-on-chip21th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 29 Feb.-1 March 2013, Belfast, U.K",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Teymouri, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power and performance efficient partial circuits in packet-switched networks-on-chip"}],", ",["$","span",null,{"children":"21th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 29 Feb.-1 March 2013, Belfast, U.K"}],"."]}],["$","li","Y. Asgarieh, M. Khabbazian, M. Modarressi, H. Sarbazi-AzadA game theoretical thermal-aware run-time task synchronization method for multiprocessor systems-on-chip15th Euromicro Conference on Digital System Design (DSD), 5-8 September 2012, Izmir, Turkey",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"Y. Asgarieh, M. Khabbazian, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A game theoretical thermal-aware run-time task synchronization method for multiprocessor systems-on-chip"}],", ",["$","span",null,{"children":"15th Euromicro Conference on Digital System Design (DSD), 5-8 September 2012, Izmir, Turkey"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadReconfigurable cluster-based networks-on-chip for application-specific MPSoCs23rd IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), 9-11 July 2012, Delft, Netherlands",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Reconfigurable cluster-based networks-on-chip for application-specific MPSoCs"}],", ",["$","span",null,{"children":"23rd IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), 9-11 July 2012, Delft, Netherlands"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-Azad, A. Jadidi, M. RezaeiRelaxing writes in non-volatile processor cache using frequent value locality49th Design Automation Conference (DAC), 3-7 June 2012, San Francisco, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad, A. Jadidi, M. Rezaei"}],", ",["$","span",null,{"className":"font-bold","children":"Relaxing writes in non-volatile processor cache using frequent value locality"}],", ",["$","span",null,{"children":"49th Design Automation Conference (DAC), 3-7 June 2012, San Francisco, CA, USA"}],"."]}],["$","li","P. Khadem, S. Hessabi, H. Sarbazi-Azad, N. E. JergerExploration on temperature constraints for thermal aware mapping of 3D networks on chip20th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 15-17 Feb. 2012, Garching, Germany",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Khadem, S. Hessabi, H. Sarbazi-Azad, N. E. Jerger"}],", ",["$","span",null,{"className":"font-bold","children":"Exploration on temperature constraints for thermal aware mapping of 3D networks on chip"}],", ",["$","span",null,{"children":"20th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 15-17 Feb. 2012, Garching, Germany"}],"."]}],["$","li","M. Arjomand, A. Jadidi, A. Shafiee, H. Sarbazi-AzadA morphable phase change memory architecture considering frequent zero valuesInternational Conference on Computer Design (ICCD), 9-12 October 2011, Amherst, MA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, A. Jadidi, A. Shafiee, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A morphable phase change memory architecture considering frequent zero values"}],", ",["$","span",null,{"children":"International Conference on Computer Design (ICCD), 9-12 October 2011, Amherst, MA, USA"}],"."]}],["$","li","R. Jabbarvand, M. Modarressi, H. Sarbazi-AzadA reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faultsInternational Conference on Computer Design (ICCD), 9-12 October 2011, Amherst, MA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Jabbarvand, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faults"}],", ",["$","span",null,{"children":"International Conference on Computer Design (ICCD), 9-12 October 2011, Amherst, MA, USA"}],"."]}],["$","li","H. Yaghoubi, M. Modarressi, H. Sarbazi-AzadA distributed task migration scheme for mesh-based chip-multiprocessors12th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), 20-22 October 2011, Gwangju, Korea, pp.24-29, 2011",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Yaghoubi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A distributed task migration scheme for mesh-based chip-multiprocessors"}],", ",["$","span",null,{"children":"12th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), 20-22 October 2011, Gwangju, Korea, pp.24-29, 2011"}],"."]}],["$","li","A. Shafiee, M. Zolghadr, M. Arjomand, H. Sarbazi-AzadApplication-aware deadlock-free oblivious routing based on extended turn-modelInternational Conference on Computer-Aided Design (ICCAD), 6-10 November 2011, San Jose, California, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Shafiee, M. Zolghadr, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Application-aware deadlock-free oblivious routing based on extended turn-model"}],", ",["$","span",null,{"children":"International Conference on Computer-Aided Design (ICCAD), 6-10 November 2011, San Jose, California, USA"}],"."]}],["$","li","A. Jadidi, M. Arjomand, H. Sarbazi-AzadHigh-endurance and performance-efficient design of hybrid cache architecture through adaptive line replacementInternational Symposium on Low Power Electronics and Design (ISLPED), 1-3 August 2011, Fukuoka, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Jadidi, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"High-endurance and performance-efficient design of hybrid cache architecture through adaptive line replacement"}],", ",["$","span",null,{"children":"International Symposium on Low Power Electronics and Design (ISLPED), 1-3 August 2011, Fukuoka, Japan"}],"."]}],["$","li","N. Teymouri, M. Modarressi, H. Sarbazi-AzadEnergy-optimized on-chip networks using reconfigurable shortcut paths23rd International Conf. of Architectures for Computing Systems (ARCS), 22-25 February 2011, Como, Italy",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Teymouri, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Energy-optimized on-chip networks using reconfigurable shortcut paths"}],", ",["$","span",null,{"children":"23rd International Conf. of Architectures for Computing Systems (ARCS), 22-25 February 2011, Como, Italy"}],"."]}],["$","li","M. Asadinia, M. Modarressi, A. Tavakkol, H. Sarbazi-AzadSupporting non-contiguous processor allocation in CMPs using virtual point-to-point linksDesign Automation and Test in Europe (DATE), 14-18 March 2011, Grenoble, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asadinia, M. Modarressi, A. Tavakkol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Supporting non-contiguous processor allocation in CMPs using virtual point-to-point links"}],", ",["$","span",null,{"children":"Design Automation and Test in Europe (DATE), 14-18 March 2011, Grenoble, France"}],"."]}],["$","li","A. Habibi, M. Arjomand, H. Sarbazi-AzadMulticast-aware mapping algorithm for on-chip networks19th Euromicro International Conf. on Parallel, Distributed and Network-Based Computing (PDP), 9-11 February 2011, Ayia Napa, Cyprus",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Habibi, M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Multicast-aware mapping algorithm for on-chip networks"}],", ",["$","span",null,{"children":"19th Euromicro International Conf. on Parallel, Distributed and Network-Based Computing (PDP), 9-11 February 2011, Ayia Napa, Cyprus"}],"."]}],["$","li","B. Goodarzi, H. Sarbazi-AzadTask migration in mesh NoCs over virtual point-to-point connections19th Euromicro International Conf. on Parallel, Distributed and Network-Based Computing (PDP), 9-11 February 2011, Ayia Napa, Cyprus",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"B. Goodarzi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Task migration in mesh NoCs over virtual point-to-point connections"}],", ",["$","span",null,{"children":"19th Euromicro International Conf. on Parallel, Distributed and Network-Based Computing (PDP), 9-11 February 2011, Ayia Napa, Cyprus"}],"."]}],["$","li","M. Modarressi, A. Tavakkol, H. Sarbazi-AzadAn efficient dynamically reconfigurable on-chip network architecture47th Design Automation Conference (DAC), 13-18 June 2010, Anaheim, California",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, A. Tavakkol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient dynamically reconfigurable on-chip network architecture"}],", ",["$","span",null,{"children":"47th Design Automation Conference (DAC), 13-18 June 2010, Anaheim, California"}],"."]}],["$","li","M. Asefi, M. Modarressi, H. Sarbazi-AzadA load-balanced routing scheme for NoC-based systems-on-chipWorkshop on Hardware and Software Implementation and Control of Distributed MEMS (dMEMS), IEEE Press, 28-29 June 2010, Besancon, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Asefi, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A load-balanced routing scheme for NoC-based systems-on-chip"}],", ",["$","span",null,{"children":"Workshop on Hardware and Software Implementation and Control of Distributed MEMS (dMEMS), IEEE Press, 28-29 June 2010, Besancon, France"}],"."]}],["$","li","N. Najjari, H. Sarbazi-AzadApplication specific router architectures for NoCs: an efficiency and power consumption analysisWorkshop on Hardware and Software Implementation and Control of Distributed MEMS (dMEMS), IEEE Press, 28-29 June 2010, Besancon, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Najjari, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Application specific router architectures for NoCs: an efficiency and power consumption analysis"}],", ",["$","span",null,{"children":"Workshop on Hardware and Software Implementation and Control of Distributed MEMS (dMEMS), IEEE Press, 28-29 June 2010, Besancon, France"}],"."]}],["$","li","P. Mahdavinia, H. Sarbazi-AzadAn efficient routing algorithm for irregular mesh NoCsIEEE International Symposium on Circuits and Systems (ISCAS), 30 May-2 June 2010, Paris, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Mahdavinia, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient routing algorithm for irregular mesh NoCs"}],", ",["$","span",null,{"children":"IEEE International Symposium on Circuits and Systems (ISCAS), 30 May-2 June 2010, Paris, France"}],"."]}],["$","li","M. Hoseingholi, H. Sarbazi-AzadImproving the performance of deadlock recovery based routing in irregular mesh NoCs using added mesh-like linksIEEE International Symposium on Circuits and Systems (ISCAS), 30 May-2 June 2010, Paris, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Hoseingholi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving the performance of deadlock recovery based routing in irregular mesh NoCs using added mesh-like links"}],", ",["$","span",null,{"children":"IEEE International Symposium on Circuits and Systems (ISCAS), 30 May-2 June 2010, Paris, France"}],"."]}],["$","li","S. Sahaf, M. Modarressi, H. Sarbazi-AzadA novel SDM-based on-chip communication mechanismFourth European Conference on the Use of Modern Information and Communication Technologies (ECUMICT), 25-26 March 2010, Gent, Belgium",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Sahaf, M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A novel SDM-based on-chip communication mechanism"}],", ",["$","span",null,{"children":"Fourth European Conference on the Use of Modern Information and Communication Technologies (ECUMICT), 25-26 March 2010, Gent, Belgium"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-AzadVoltage-frequency planning for thermal-aware, low power design of regular 3D NoCsThe 23rd International Conference on VLSI Design, 3-7 January 2010, Bangalore, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Voltage-frequency planning for thermal-aware, low power design of regular 3D NoCs"}],", ",["$","span",null,{"children":"The 23rd International Conference on VLSI Design, 3-7 January 2010, Bangalore, India"}],"."]}],["$","li","D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-AzadA method for calculating hard QoS guarantees for networks-on-ChipIEEE/ACM The International Conference on Computer-Aided Design (ICCAD), 2-5 November 2009, San Jose, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A method for calculating hard QoS guarantees for networks-on-Chip"}],", ",["$","span",null,{"children":"IEEE/ACM The International Conference on Computer-Aided Design (ICCAD), 2-5 November 2009, San Jose, CA, USA"}],"."]}],["$","li","H. Sadeghi, H. Sarbazi-Azad, H.R. ZarandiPower-aware branch target prediction using a new BTB architectureThe 17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 12-14 October 2009, Florianapolis, Brazil",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sadeghi, H. Sarbazi-Azad, H.R. Zarandi"}],", ",["$","span",null,{"className":"font-bold","children":"Power-aware branch target prediction using a new BTB architecture"}],", ",["$","span",null,{"children":"The 17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 12-14 October 2009, Florianapolis, Brazil"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-Azad, A. TavakolPerformance and power efficient on-chip communication using adaptive virtual point-to-point connectionsACM/IEEE Symposium on Networks-on-Chip (NOCS), 10-13 May 2009, San Diego, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad, A. Tavakol"}],", ",["$","span",null,{"className":"font-bold","children":"Performance and power efficient on-chip communication using adaptive virtual point-to-point connections"}],", ",["$","span",null,{"children":"ACM/IEEE Symposium on Networks-on-Chip (NOCS), 10-13 May 2009, San Diego, CA, USA"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-AzadA comprehensive power-performance model for NoCs with multi-flit channel buffers23rd International Conference on Supercomputing (ICS), 8-12 June 2009, New York, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A comprehensive power-performance model for NoCs with multi-flit channel buffers"}],", ",["$","span",null,{"children":"23rd International Conference on Supercomputing (ICS), 8-12 June 2009, New York, USA"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadA hybrid packet-switched and circuit-switched on-chip network based on spatial-division multiplexingDesign, Automation and Test in Europe (DATE), 20-24 April 2009, Nice, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A hybrid packet-switched and circuit-switched on-chip network based on spatial-division multiplexing"}],", ",["$","span",null,{"children":"Design, Automation and Test in Europe (DATE), 20-24 April 2009, Nice, France"}],"."]}],["$","li","A. Nazi, H. Sarbazi-AzadA path-based broadcast algorithm for wormhole hypercubes IWGN Workshop in I-SPAN2009, 14-16 December 2009, Kaohsiung, Taiwan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nazi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A path-based broadcast algorithm for wormhole hypercubes"}],", ",["$","span",null,{"children":" IWGN Workshop in I-SPAN2009, 14-16 December 2009, Kaohsiung, Taiwan"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-AzadA general methodology for routing in irregular networks17th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP2009), 18-20 February 2009, Weimar, Germany",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A general methodology for routing in irregular networks"}],", ",["$","span",null,{"children":"17th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP2009), 18-20 February 2009, Weimar, Germany"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-Azad, G. KarlssonRouting, data gathering, and neighbor discovery in delay-tolerant wireless sensor networksPMEO Workshop in IEEE/ACM IPDPS2009, 19-23 April 2009, Atlanta, GA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad, G. Karlsson"}],", ",["$","span",null,{"className":"font-bold","children":"Routing, data gathering, and neighbor discovery in delay-tolerant wireless sensor networks"}],", ",["$","span",null,{"children":"PMEO Workshop in IEEE/ACM IPDPS2009, 19-23 April 2009, Atlanta, GA, USA"}],"."]}],["$","li","R. Sabbaghi, H. Sarbazi-AzadThe Kautz mesh: a new topology for SoCsInternational System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The Kautz mesh: a new topology for SoCs"}],", ",["$","span",null,{"children":"International System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea"}],"."]}],["$","li","V. Samadi, A. Shamaei, H. Sarbazi-Azad, M. AbbaspourA new routing algorithm for irregular mesh NoCsInternational System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"V. Samadi, A. Shamaei, H. Sarbazi-Azad, M. Abbaspour"}],", ",["$","span",null,{"className":"font-bold","children":"A new routing algorithm for irregular mesh NoCs"}],", ",["$","span",null,{"children":"International System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea"}],"."]}],["$","li","R. Moraveji, P. Moinzadeh, H. Sarbazi-AzadDirection-based routing methodology for irregular NoCsInternational System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Direction-based routing methodology for irregular NoCs"}],", ",["$","span",null,{"children":"International System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-AzadPerformance evaluation of butterfly on-chip network for MPSoCsInternational System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of butterfly on-chip network for MPSoCs"}],", ",["$","span",null,{"children":"International System on Chip Conference (ISOCC2008), 24-25 November 2008, Busan, Korea"}],"."]}],["$","li","H. Ebrahimi-Kahaki, H. Sarbazi-AzadBroadcast algorithms on OTIS-cubesInternational Symposium on Advances in Parallel and Distributed Computing Techniques (APDCT-08), December 10-12, 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Ebrahimi-Kahaki, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Broadcast algorithms on OTIS-cubes"}],", ",["$","span",null,{"children":"International Symposium on Advances in Parallel and Distributed Computing Techniques (APDCT-08), December 10-12, 2008, Sydney, Australia"}],"."]}],["$","li","M. Khoramabadi, H. Sarbazi-AzadPerformance evaluation of broadcast algorithms in all-port 2D mesh networksInternational Symposium on Advances in Parallel and Distributed Computing Techniques (APDCT-08), December 10-12, 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Khoramabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of broadcast algorithms in all-port 2D mesh networks"}],", ",["$","span",null,{"children":"International Symposium on Advances in Parallel and Distributed Computing Techniques (APDCT-08), December 10-12, 2008, Sydney, Australia"}],"."]}],["$","li","R. Moraveji, P. Moinzadeh, H. Sarbazi-AzadA general approach for analytical modeling of irregular NoCsIEEE International Symposium on Parallel and Distributed Processing and Applications (ISPA-08), December 10-12, 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A general approach for analytical modeling of irregular NoCs"}],", ",["$","span",null,{"children":"IEEE International Symposium on Parallel and Distributed Processing and Applications (ISPA-08), December 10-12, 2008, Sydney, Australia"}],"."]}],["$","li","A. Tavakol, H. Sarbazi-AzadMesh connected crossbars: a novel NoC topology with scalable communication bandwidthIEEE International Symposium on Parallel and Distributed Processing and Applications (ISPA-08), December 10-12, 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Tavakol, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Mesh connected crossbars: a novel NoC topology with scalable communication bandwidth"}],", ",["$","span",null,{"children":"IEEE International Symposium on Parallel and Distributed Processing and Applications (ISPA-08), December 10-12, 2008, Sydney, Australia"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-Azad, A. TavakolVirtual point-to-point links in packet switched NoCsIEEE International Symposium on VLSI (IEEE ISVLSI 2008), 2008, France",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad, A. Tavakol"}],", ",["$","span",null,{"className":"font-bold","children":"Virtual point-to-point links in packet switched NoCs"}],", ",["$","span",null,{"children":"IEEE International Symposium on VLSI (IEEE ISVLSI 2008), 2008, France"}],"."]}],["$","li","R. Sabbaghi, H. Sarbazi-AzadThe 2D DBM: an attractive alternative to the simple 2D mesh topology for on-chip networks26th IEEE International Conference on Computer, October 12-15, 2008, Lake Tahoe, California, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The 2D DBM: an attractive alternative to the simple 2D mesh topology for on-chip networks"}],", ",["$","span",null,{"children":"26th IEEE International Conference on Computer, October 12-15, 2008, Lake Tahoe, California, USA"}],"."]}],["$","li","M. Arjomand, H. Sarbazi-Azad, H. AmiriMulti-objective genetic optimized multi-procossor SoC designInternational Symposium on System-on-Chip, November 4-6, 2008, Tampere, Finland",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Arjomand, H. Sarbazi-Azad, H. Amiri"}],", ",["$","span",null,{"className":"font-bold","children":"Multi-objective genetic optimized multi-procossor SoC design"}],", ",["$","span",null,{"children":"International Symposium on System-on-Chip, November 4-6, 2008, Tampere, Finland"}],"."]}],["$","li","A. Eslami, S. Hessabi, H. Sarbazi-AzadPERMAP: a performance-aware mapping for application-specific SoCsIEEE ASAP2008, 2008, Belgium",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, S. Hessabi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"PERMAP: a performance-aware mapping for application-specific SoCs"}],", ",["$","span",null,{"children":"IEEE ASAP2008, 2008, Belgium"}],"."]}],["$","li","A. Eslami, H. Sarbazi-Azad, S. HessabiCaspian: A Tunable Performance Model for Multi-Core SystemsEuro-Par2008, 26-29 August, 2008, Canary Islands, Spain",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, H. Sarbazi-Azad, S. Hessabi"}],", ",["$","span",null,{"className":"font-bold","children":"Caspian: A Tunable Performance Model for Multi-Core Systems"}],", ",["$","span",null,{"children":"Euro-Par2008, 26-29 August, 2008, Canary Islands, Spain"}],"."]}],["$","li","A. Shamaei, H. Sarbazi-AzadAn adaptive and fault-tolerant routing algorithm for meshesThe 2008 International Conference on Computational Science and Its Applications (ICCSA2008), Italy",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Shamaei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An adaptive and fault-tolerant routing algorithm for meshes"}],", ",["$","span",null,{"children":"The 2008 International Conference on Computational Science and Its Applications (ICCSA2008), Italy"}],"."]}],["$","li","D. Rahmati, A. Eslami, H. Sarbazi-Azad, S. HessabiA power efficient routing algorithm for torus NoCsICCC2008, New Delhi, 7-9 August, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, A. Eslami, H. Sarbazi-Azad, S. Hessabi"}],", ",["$","span",null,{"className":"font-bold","children":"A power efficient routing algorithm for torus NoCs"}],", ",["$","span",null,{"children":"ICCC2008, New Delhi, 7-9 August, 2008"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadOne-to-one and one-to-many node-disjoint routing algorithms for RTCC networksICCC2008, New Delhi, 7-9 August, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"One-to-one and one-to-many node-disjoint routing algorithms for RTCC networks"}],", ",["$","span",null,{"children":"ICCC2008, New Delhi, 7-9 August, 2008"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadEfficient VLSI layout of grid pyramid networksICCC2008, New Delhi, 7-9 August, 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient VLSI layout of grid pyramid networks"}],", ",["$","span",null,{"children":"ICCC2008, New Delhi, 7-9 August, 2008"}],"."]}],["$","li","A. Shamaei, H. Sarbazi-AzadA simple and efficient fault-tolerant adaptive routing algorithm for meshesICA3PP2008, Springer's LNCS, 2008, Cyprus",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Shamaei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A simple and efficient fault-tolerant adaptive routing algorithm for meshes"}],", ",["$","span",null,{"children":"ICA3PP2008, Springer's LNCS, 2008, Cyprus"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-Azad, A. TavakolThe effect of network topology and channel labels on the performance of label-based routing algorithmsInternational Conference on Computational Sciences (ICCS2008), Springer's LNCS, 2008, Krakow, Poland",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad, A. Tavakol"}],", ",["$","span",null,{"className":"font-bold","children":"The effect of network topology and channel labels on the performance of label-based routing algorithms"}],", ",["$","span",null,{"children":"International Conference on Computational Sciences (ICCS2008), Springer's LNCS, 2008, Krakow, Poland"}],"."]}],["$","li","S. Bakhshi, M. Bakhshi, H. Sarbazi-AzadParallel routing in composition and product networksThe 13th International CSI Computer Conference (CSICC2008), Springer's CCIS, 19-21 March 2008, Kish, Iran",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, M. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel routing in composition and product networks"}],", ",["$","span",null,{"children":"The 13th International CSI Computer Conference (CSICC2008), Springer's CCIS, 19-21 March 2008, Kish, Iran"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadVLSI layout of WK-recursive networks13th International CSI Computer Conference (CSICC2008), Springer's CCIS, 19-21 March 2008, Kish, Iran",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"VLSI layout of WK-recursive networks"}],", ",["$","span",null,{"children":"13th International CSI Computer Conference (CSICC2008), Springer's CCIS, 19-21 March 2008, Kish, Iran"}],"."]}],["$","li","R. Sabbaghi, H. Sarbazi-AzadA novel high-performance and low-power mesh-based NoCIEEE IPDPS 2008, 14-18 April 2008, Miami, Florida, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Sabbaghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A novel high-performance and low-power mesh-based NoC"}],", ",["$","span",null,{"children":"IEEE IPDPS 2008, 14-18 April 2008, Miami, Florida, USA"}],"."]}],["$","li","P. Moinzadeh, H. Sarbazi-Azad, N. YazdaniResource placement in cube-connected cycles9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Moinzadeh, H. Sarbazi-Azad, N. Yazdani"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in cube-connected cycles"}],", ",["$","span",null,{"children":"9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia"}],"."]}],["$","li","A. Sharifi, R. Sabaghi, H. Sarbazi-AzadThe shuffle-exchange mesh topology for 3D NoCs9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Sharifi, R. Sabaghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The shuffle-exchange mesh topology for 3D NoCs"}],", ",["$","span",null,{"children":"9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadOne-to-one and one-to-many node-disjoint routing algorithms for WK-recursive meshes9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"One-to-one and one-to-many node-disjoint routing algorithms for WK-recursive meshes"}],", ",["$","span",null,{"children":"9th International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN2008), IEEE Computer Society Press, 7-9 May 2008, Sydney, Australia"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-Azad, K. AlishahiAnalysis of k-neigh topology control protocol for wireless networksFourth IEEE International Workshop on Heterogeneous Wireless Networks (HWISE2008), IEEE Computer Society Press, 25-28 March 2008, Okinawa, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-Azad, K. Alishahi"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of k-neigh topology control protocol for wireless networks"}],", ",["$","span",null,{"children":"Fourth IEEE International Workshop on Heterogeneous Wireless Networks (HWISE2008), IEEE Computer Society Press, 25-28 March 2008, Okinawa, Japan"}],"."]}],["$","li","M. Mirza-Aghatabar, A. Tavakkol, H. Sarbazi-Azad, A. NayebiAn adaptive software-based deadlock recovery techniqueFourth International Symposium on Frontiers in Networking with Applications (FINA2008), IEEE Computer Society Press, 25-28 March 2008, Ginowan city, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Mirza-Aghatabar, A. Tavakkol, H. Sarbazi-Azad, A. Nayebi"}],", ",["$","span",null,{"className":"font-bold","children":"An adaptive software-based deadlock recovery technique"}],", ",["$","span",null,{"children":"Fourth International Symposium on Frontiers in Networking with Applications (FINA2008), IEEE Computer Society Press, 25-28 March 2008, Ginowan city, Japan"}],"."]}],["$","li","S. Meraji, H. Sarbazi-AzadEmpirical performance evaluation of stretched hypercubesFourth International Symposium on Frontiers in Networking with Applications (FINA2008), IEEE Computer Society Press, 25-28 March 2008, Ginowan city, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Empirical performance evaluation of stretched hypercubes"}],", ",["$","span",null,{"children":"Fourth International Symposium on Frontiers in Networking with Applications (FINA2008), IEEE Computer Society Press, 25-28 March 2008, Ginowan city, Japan"}],"."]}],["$","li","P. Moinzadeh, H. Sarbazi-AzadResource placement in the edge product of graphsIEEE International Conference on Advanced Information Networks and Applications (IEEE AINA 2008), 25-28 March 2008, Okinawa, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Moinzadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in the edge product of graphs"}],", ",["$","span",null,{"children":"IEEE International Conference on Advanced Information Networks and Applications (IEEE AINA 2008), 25-28 March 2008, Okinawa, Japan"}],"."]}],["$","li","S. Bakhshi, H. Sarbazi-AzadEfficient VLSI layout of edge product networksInternational Symposium on Electronic Design, Test and Applications (IEEE DELTA 2008), 23-25 January 2008, Hong Kong, China",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Bakhshi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient VLSI layout of edge product networks"}],", ",["$","span",null,{"children":"International Symposium on Electronic Design, Test and Applications (IEEE DELTA 2008), 23-25 January 2008, Hong Kong, China"}],"."]}],["$","li","A. Eslami, D. Rahmati, H. Sarbazi-Azad, S. HessabiA Markovian performance model for network-on-chips16th Euromicro Conference on Parallel Distributed and network-based Processing, IEEE Computer Press, Toulouse, France, 13-15 February 2008",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, D. Rahmati, H. Sarbazi-Azad, S. Hessabi"}],", ",["$","span",null,{"className":"font-bold","children":"A Markovian performance model for network-on-chips"}],", ",["$","span",null,{"children":"16th Euromicro Conference on Parallel Distributed and network-based Processing, IEEE Computer Press, Toulouse, France, 13-15 February 2008"}],"."]}],["$","li","M. Rezazad, M. HoseinyFarahani, H. Sarbazi-AzadA deadlock free shortest path routing algorithm for WK-recursive meshes9th International Conference on Distributed Computing and Networking (ICDCN2008), Lecture Notes on Computer Science, 5-8 January 2008, Kolkata, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Rezazad, M. HoseinyFarahani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A deadlock free shortest path routing algorithm for WK-recursive meshes"}],", ",["$","span",null,{"children":"9th International Conference on Distributed Computing and Networking (ICDCN2008), Lecture Notes on Computer Science, 5-8 January 2008, Kolkata, India"}],"."]}],["$","li","S. Meraji, H. Sarbazi-AzadMathematical performance modelling of stretched hypercubes9th International Conference on Distributed Computing and Networking (ICDCN2008), Lecture Notes on Computer Science, 5-8 January 2008, Kolkata, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Mathematical performance modelling of stretched hypercubes"}],", ",["$","span",null,{"children":"9th International Conference on Distributed Computing and Networking (ICDCN2008), Lecture Notes on Computer Science, 5-8 January 2008, Kolkata, India"}],"."]}],["$","li","A. Nayebi, H. Sarbazi-azadLifetime analysis of the logical topology constructed by homogeneous topology control in wireless mobile networksIEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, H. Sarbazi-azad"}],", ",["$","span",null,{"className":"font-bold","children":"Lifetime analysis of the logical topology constructed by homogeneous topology control in wireless mobile networks"}],", ",["$","span",null,{"children":"IEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan"}],"."]}],["$","li","N. Shahbazi, H. Sarbazi-AzadAccelerating 3-D capacitance extraction in deep sub-micron VLSI design using vector/parallel computingIEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Shahbazi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Accelerating 3-D capacitance extraction in deep sub-micron VLSI design using vector/parallel computing"}],", ",["$","span",null,{"children":"IEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-AzadMathematical performance analysis of product networksIEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Mathematical performance analysis of product networks"}],", ",["$","span",null,{"children":"IEEE International Conference on Parallel and Distributed Systems (IEEE ICPADS) PMAC 2007, 5-7 December 2007, Taiwan"}],"."]}],["$","li","A. Jalali, H. Sarbazi-AzadThe edge-product of networksInternational Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'07), 3-6 December, 2007, Adelaide, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Jalali, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The edge-product of networks"}],", ",["$","span",null,{"children":"International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'07), 3-6 December, 2007, Adelaide, Australia"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaDistant-based resource placement in product networksInternational Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'07), 3-6 December, 2007, Adelaide, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Distant-based resource placement in product networks"}],", ",["$","span",null,{"children":"International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'07), 3-6 December, 2007, Adelaide, Australia"}],"."]}],["$","li","E. Larijani, H. Sarbazi-AzadParallel Hermite interpolation on the pyramid22nd IEEE International Symposium on Computer and Information Sciences (ISCIS2007), 7-9 November, 2007, Ankara, Turkey",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"E. Larijani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel Hermite interpolation on the pyramid"}],", ",["$","span",null,{"children":"22nd IEEE International Symposium on Computer and Information Sciences (ISCIS2007), 7-9 November, 2007, Ankara, Turkey"}],"."]}],["$","li","A. Shamaei, A. Nayebi, H. Sarbazi-AzadImproving fault-tolerant planar adaptive routing algorithm22nd IEEE International Symposium on Computer and Information Sciences (ISCIS2007), 7-9 November, 2007, Ankara, Turkey",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Shamaei, A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving fault-tolerant planar adaptive routing algorithm"}],", ",["$","span",null,{"children":"22nd IEEE International Symposium on Computer and Information Sciences (ISCIS2007), 7-9 November, 2007, Ankara, Turkey"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadPower-aware mapping for reconfigurable NoC architecturesIEEE International Conference on Computer Design (IEEE ICCD), 7-10 October 2007, Lake Tahoe, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power-aware mapping for reconfigurable NoC architectures"}],", ",["$","span",null,{"children":"IEEE International Conference on Computer Design (IEEE ICCD), 7-10 October 2007, Lake Tahoe, CA, USA"}],"."]}],["$","li","A. Nayebi, A. Shamaei, H. Sarbazi-AzadImproving a fault-tolerant routing algorithm using detailed traffic analysisInternational Conference on High Performance Computing and Communications (HPCC 2007), Springer LNCS, September 26-28, 2007, Houston, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, A. Shamaei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Improving a fault-tolerant routing algorithm using detailed traffic analysis"}],", ",["$","span",null,{"children":"International Conference on High Performance Computing and Communications (HPCC 2007), Springer LNCS, September 26-28, 2007, Houston, USA"}],"."]}],["$","li","M.R. Hosseiny, H. Sarbazi-AzadOn the pancyclicity of OTIS networksInternational Conference on High Performance Computing and Communications (HPCC 2007), Springer LNCS, September 26-28, 2007, Houston, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M.R. Hosseiny, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On the pancyclicity of OTIS networks"}],", ",["$","span",null,{"children":"International Conference on High Performance Computing and Communications (HPCC 2007), Springer LNCS, September 26-28, 2007, Houston, USA"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-Azad, M. AbbaspourOptimal placement of frequently accessed IPs in mesh NoCs12th Asia-Pacific Computer Systems Architecture Conference (ACSAC 2007), Springer LNCS, 23-25 August, 2007, Seoul, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad, M. Abbaspour"}],", ",["$","span",null,{"className":"font-bold","children":"Optimal placement of frequently accessed IPs in mesh NoCs"}],", ",["$","span",null,{"children":"12th Asia-Pacific Computer Systems Architecture Conference (ACSAC 2007), Springer LNCS, 23-25 August, 2007, Seoul, Korea"}],"."]}],["$","li","A. Sharifi, H. Sarbazi-AzadPower consumption and performance analysis of 3D NoCs12th Asia-Pacific Computer Systems Architecture Conference (ACSAC 2007), Springer LNCS, 23-25 August, 2007, Seoul, Korea",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Sharifi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Power consumption and performance analysis of 3D NoCs"}],", ",["$","span",null,{"children":"12th Asia-Pacific Computer Systems Architecture Conference (ACSAC 2007), Springer LNCS, 23-25 August, 2007, Seoul, Korea"}],"."]}],["$","li","H. Ajorloo, H. Ebrahimi, H. Sarbazi-AzadOptimizing pipelines of trigonometric functions for FPGAsIEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM2007), 22-24 August, 2007, Victoria, BC, Canada",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Ajorloo, H. Ebrahimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Optimizing pipelines of trigonometric functions for FPGAs"}],", ",["$","span",null,{"children":"IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM2007), 22-24 August, 2007, Victoria, BC, Canada"}],"."]}],["$","li","N. Imani, H. Sarbazi-AzadResource placement in networks using chromatic sets of power graphsProceedings of Computer Science Symposium in Russia (CSR2007), Springer LNCS, September 3-7, 2007, Ekaterinburg, Russia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Resource placement in networks using chromatic sets of power graphs"}],", ",["$","span",null,{"children":"Proceedings of Computer Science Symposium in Russia (CSR2007), Springer LNCS, September 3-7, 2007, Ekaterinburg, Russia"}],"."]}],["$","li","R. Moraveji, H. Sarbazi-AzadPerformance modeling of wormhole hypermeshes under hotspot traffic loadProceedings of Computer Science Symposium in Russia (CSR2007), Springer LNCS, September 3-7, 2007, Ekaterinburg, Russia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Moraveji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of wormhole hypermeshes under hotspot traffic load"}],", ",["$","span",null,{"children":"Proceedings of Computer Science Symposium in Russia (CSR2007), Springer LNCS, September 3-7, 2007, Ekaterinburg, Russia"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaOn some combinatorial properties of WK-recursive and swapped networksProceedings of the International Symposium on Parallel and Distributed Processing and Applications (ISPA2007), Springer LNCS, Niagara Falls, Canada, August 29-31, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"On some combinatorial properties of WK-recursive and swapped networks"}],", ",["$","span",null,{"children":"Proceedings of the International Symposium on Parallel and Distributed Processing and Applications (ISPA2007), Springer LNCS, Niagara Falls, Canada, August 29-31, 2007"}],"."]}],["$","li","S. Meraji, H. Sarbazi-AzadPerformance evaluation of deterministic routing in wormhole necklace cubesProceedings of the ACS/IEEE Conference on computers and Applications, 2007, Amman, Jordan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of deterministic routing in wormhole necklace cubes"}],", ",["$","span",null,{"children":"Proceedings of the ACS/IEEE Conference on computers and Applications, 2007, Amman, Jordan"}],"."]}],["$","li","A. Nayebi, S. Meraji, A. Shamaei, H. Sarbazi-AzadXmulator: A listener-based integrated simulation platform for interconnection networksProceedings of AMS2007, IEEE Press, Thailand, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, S. Meraji, A. Shamaei, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Xmulator: A listener-based integrated simulation platform for interconnection networks"}],", ",["$","span",null,{"children":"Proceedings of AMS2007, IEEE Press, Thailand, 2007"}],"."]}],["$","li","S. Meraji, H. Sarbazi-AzadParallel numerical interpolation on necklace hypercubeProceedings of AMS2007, IEEE Press, Thailand, 2007",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel numerical interpolation on necklace hypercube"}],", ",["$","span",null,{"children":"Proceedings of AMS2007, IEEE Press, Thailand, 2007"}],"."]}],["$","li","A. Shamaei, A. Nayebi, H. Sarbazi-AzadPerformance evaluation and comparison of fault-tolerant routing algorithms in meshes12th CSI International Computer Conference (CSICC2007), 2007, Tehran, Iran",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Shamaei, A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation and comparison of fault-tolerant routing algorithms in meshes"}],", ",["$","span",null,{"children":"12th CSI International Computer Conference (CSICC2007), 2007, Tehran, Iran"}],"."]}],["$","li","S. Meraji, H. Sarbazi-Azad, A. PatooghyAnalytical modelling of necklace hypercubes20th IEEE International Parallel & Distributed Processing Symposium, 2007, San Diego, CA, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, H. Sarbazi-Azad, A. Patooghy"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical modelling of necklace hypercubes"}],", ",["$","span",null,{"children":"20th IEEE International Parallel & Distributed Processing Symposium, 2007, San Diego, CA, USA"}],"."]}],["$","li","A. Nayebi, A. Khosravi, H. Sarbazi-AzadThe impact of stationary nodes on the performance of wireless mobile networksThird International Conference on Wireless and Mobile Communications (ICWMC2007), IEEE Computer Society Press, March 4-9, 2007, Guadeloupe, French Caribbean",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, A. Khosravi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The impact of stationary nodes on the performance of wireless mobile networks"}],", ",["$","span",null,{"children":"Third International Conference on Wireless and Mobile Communications (ICWMC2007), IEEE Computer Society Press, March 4-9, 2007, Guadeloupe, French Caribbean"}],"."]}],["$","li","A. Nayebi, M. Rahimi, H. Sarbazi-AzadAnalysis of time based random waypoint mobility model for wireless mobile networksInternational Conference on Information Technology- New Generations (ITNG2007), April 2-4, 2007, Las Vegas, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, M. Rahimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of time based random waypoint mobility model for wireless mobile networks"}],", ",["$","span",null,{"children":"International Conference on Information Technology- New Generations (ITNG2007), April 2-4, 2007, Las Vegas, USA"}],"."]}],["$","li","A. Nayebi, A. Khosravi, H. Sarbazi-AzadOn the link excess life in wireless mobile networksInternational Conference on Computing: Theory and Applications, IEEE Press, March 5-7, 2007, Kolkata, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, A. Khosravi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On the link excess life in wireless mobile networks"}],", ",["$","span",null,{"children":"International Conference on Computing: Theory and Applications, IEEE Press, March 5-7, 2007, Kolkata, India"}],"."]}],["$","li","S. Meraji, A. Nayebi, H. Sarbazi-AzadPerformance evaluation of adaptive wormhole routing in necklace hypercubesInternational Conference on Computing: Theory and Applications, IEEE Press, March 5-7, 2007, Kolkata, India",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"S. Meraji, A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of adaptive wormhole routing in necklace hypercubes"}],", ",["$","span",null,{"children":"International Conference on Computing: Theory and Applications, IEEE Press, March 5-7, 2007, Kolkata, India"}],"."]}],["$","li","A. Nayebi, M. Rahimi, H. Sarbazi-AzadTime-based random waypoint mobility modelThe Australian Telecommunication Networks and Applications Conference (ATNAC2006), Dec. 4-6, 2006, Melbourne, Australia",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Nayebi, M. Rahimi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Time-based random waypoint mobility model"}],", ",["$","span",null,{"children":"The Australian Telecommunication Networks and Applications Conference (ATNAC2006), Dec. 4-6, 2006, Melbourne, Australia"}],"."]}],["$","li","M. Ravanbakhsh, Y. Abbasi-Yadkori, M. Abbaspour, H. Sarbazi-AzadA heuristic routing mechanism using a new addressing scheme to appear, Bio Inspired Models of Network, Information and Computing Systems (BIONETICS'2006), IEEE Press, December 11-13, 2006, Cavalese, Italy",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Ravanbakhsh, Y. Abbasi-Yadkori, M. Abbaspour, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A heuristic routing mechanism using a new addressing scheme"}],", ",["$","span",null,{"children":" to appear, Bio Inspired Models of Network, Information and Computing Systems (BIONETICS'2006), IEEE Press, December 11-13, 2006, Cavalese, Italy"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, A. ZomayaCapturing an intruder in product networks13th Annual IEEE International Conference on High Performance Computing (IEEE HiPC'2006), December 18-21, 2006, Bangalore, India, pp.193-204",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, A. Zomaya"}],", ",["$","span",null,{"className":"font-bold","children":"Capturing an intruder in product networks"}],", ",["$","span",null,{"children":"13th Annual IEEE International Conference on High Performance Computing (IEEE HiPC'2006), December 18-21, 2006, Bangalore, India, pp.193-204"}],"."]}],["$","li","D. Rahmati, A. Eslami, S. Hessabi, H. Sarbazi-AzadA performance and power analysis of WK-recursive and mesh networks for network-on-chipsProceedings of IEEE International Conference on Computer Design (ICCD'2006), October 1-3, 2006, San Jose, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"D. Rahmati, A. Eslami, S. Hessabi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A performance and power analysis of WK-recursive and mesh networks for network-on-chips"}],", ",["$","span",null,{"children":"Proceedings of IEEE International Conference on Computer Design (ICCD'2006), October 1-3, 2006, San Jose, USA"}],"."]}],["$","li","A. Patooghy, H. Sarbazi-AzadAnalytical performance comparison of deterministic, partially-adaptive and fully-adaptive routing algorithms in binary n-cubesProceedings of 12th IEEE International Conference on Parallel and Distributed Systems (ICPADS 2006), July 12-15, 2006, Minneapolis, USA, pp.21-28",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Patooghy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical performance comparison of deterministic, partially-adaptive and fully-adaptive routing algorithms in binary n-cubes"}],", ",["$","span",null,{"children":"Proceedings of 12th IEEE International Conference on Parallel and Distributed Systems (ICPADS 2006), July 12-15, 2006, Minneapolis, USA, pp.21-28"}],"."]}],["$","li","H. Sarbazi-Azad, H. Mahini, A. PatooghyAnalytic modeling of channel traffic in n-cube networksProceedings of Computer Science Symposium in Russia (CSR'2006), Springer LNCS, June 8-12, 2006, St. Petersburg, Russia, pp.567-579",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, H. Mahini, A. Patooghy"}],", ",["$","span",null,{"className":"font-bold","children":"Analytic modeling of channel traffic in n-cube networks"}],", ",["$","span",null,{"children":"Proceedings of Computer Science Symposium in Russia (CSR'2006), Springer LNCS, June 8-12, 2006, St. Petersburg, Russia, pp.567-579"}],"."]}],["$","li","P. Shareghi, H. Sarbazi-AzadCapturing an intruder in the pyramidProceedings of Computer Science Symposium in Russia (CSR'2006), Springer LNCS, June 8-12, 2006, St. Petersburg, Russia, pp.580-590",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Shareghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Capturing an intruder in the pyramid"}],", ",["$","span",null,{"children":"Proceedings of Computer Science Symposium in Russia (CSR'2006), Springer LNCS, June 8-12, 2006, St. Petersburg, Russia, pp.580-590"}],"."]}],["$","li","A. Khonsari, M. Ould-Khaoua, A. Nayebi, H. Sarbazi-AzadThe impact of timing constraints on virtual channels multiplexing in interconnection networksProceedings of 20th IEEE IPCCC'2006, March 28-30, 2006, Phoenix, Arizona, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, M. Ould-Khaoua, A. Nayebi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The impact of timing constraints on virtual channels multiplexing in interconnection networks"}],", ",["$","span",null,{"children":"Proceedings of 20th IEEE IPCCC'2006, March 28-30, 2006, Phoenix, Arizona, USA"}],"."]}],["$","li","P. Rajabzadeh, H. Sarbazi-Azad, H. Hashemi, M. Ould-KhaouaPerformance modeling of fully adaptive wormhole routing in n-dimensional mesh-connected multicomputersProceedings of 20th IEEE IPCCC'2006, March 28-30, 2006, Phoenix, Arizona, USA",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Rajabzadeh, H. Sarbazi-Azad, H. Hashemi, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of fully adaptive wormhole routing in n-dimensional mesh-connected multicomputers"}],", ",["$","span",null,{"children":"Proceedings of 20th IEEE IPCCC'2006, March 28-30, 2006, Phoenix, Arizona, USA"}],"."]}],["$","li","A. Patooghy, H. Sarbazi-AzadPerformance comparison of partially-adaptive routing algorithmsProceedings of 20th IEEE International Conf. on Applied Information Networking and Applications (AINA'2006), March 28-30, 2006, Vienna, Austria, pp.763-767",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Patooghy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance comparison of partially-adaptive routing algorithms"}],", ",["$","span",null,{"children":"Proceedings of 20th IEEE International Conf. on Applied Information Networking and Applications (AINA'2006), March 28-30, 2006, Vienna, Austria, pp.763-767"}],"."]}],["$","li","A. Eslami, H. Sarbazi-Azad,  M. Ould-KhaouaAnalytical performance modelling of adaptive wormhole routing in the star interconnection networkProceedings of 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, H. Sarbazi-Azad,  M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical performance modelling of adaptive wormhole routing in the star interconnection network"}],", ",["$","span",null,{"children":"Proceedings of 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece"}],"."]}],["$","li","A. Patooghy, H. Sarbazi-AzadAnalytical performance modelling of partially adaptive routing in wormhole hypercubesProceedings of PMEO-PDS Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Patooghy, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical performance modelling of partially adaptive routing in wormhole hypercubes"}],", ",["$","span",null,{"children":"Proceedings of PMEO-PDS Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece"}],"."]}],["$","li","N. Imani, H. Sarbazi-AzadA physical particle and plane framework for load balancing in multiprocessorsto appear, Proceedings of NIDISC Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A physical particle and plane framework for load balancing in multiprocessors"}],", ",["$","span",null,{"children":"to appear, Proceedings of NIDISC Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece"}],"."]}],["$","li","A. Eslami, H. Sarbazi-AzadAnalytical performance comparison of the star graph and hypercubeto appear, Proceedings of PMEO-PDS Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytical performance comparison of the star graph and hypercube"}],", ",["$","span",null,{"children":"to appear, Proceedings of PMEO-PDS Workshop in the 20th IEEE International Parallel & Distributed Processing Symposium, April 25-29, 2006, Rhodes Island, Greece"}],"."]}],["$","li","P. Shareghi, H. Sarbazi-AzadTopological properties of stretched graphsto appear, ACS/IEEE International Conference on Computer Systems and Applications, IEEE Computer Society Press, March 8-11, 2006, Duabi/Sharjah, UAE",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Shareghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Topological properties of stretched graphs"}],", ",["$","span",null,{"children":"to appear, ACS/IEEE International Conference on Computer Systems and Applications, IEEE Computer Society Press, March 8-11, 2006, Duabi/Sharjah, UAE"}],"."]}],["$","li","R. Iraji, H. Sarbazi-AzadA probability-based instruction combining method for scheduling in VLIW processorsACS/IEEE International Conference on Computer Systems and Applications, IEEE Computer Society Press, March 8-11, 2006, Duabi/Sharjah, UAE",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Iraji, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A probability-based instruction combining method for scheduling in VLIW processors"}],", ",["$","span",null,{"children":"ACS/IEEE International Conference on Computer Systems and Applications, IEEE Computer Society Press, March 8-11, 2006, Duabi/Sharjah, UAE"}],"."]}],["$","li","P. Shareghi, H. Sarbazi-AzadThe stretched-hypercube: a VLSI efficient network topologyIEEE I-SPAN Workshop on Graphs and Networks, IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 462-467",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Shareghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The stretched-hypercube: a VLSI efficient network topology"}],", ",["$","span",null,{"children":"IEEE I-SPAN Workshop on Graphs and Networks, IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 462-467"}],"."]}],["$","li","N. Imani, H. Sarbazi-Azad, S. G. AklOn some combinatorial properties of the star graph IEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 58-65",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad, S. G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"On some combinatorial properties of the star graph"}],", ",["$","span",null,{"children":" IEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 58-65"}],"."]}],["$","li","P. Shareghi, H. Sarbazi-AzadTopological properties of necklace networksIEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 40-45",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"P. Shareghi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Topological properties of necklace networks"}],", ",["$","span",null,{"children":"IEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 40-45"}],"."]}],["$","li","M. H. Farahabadi, H. Sarbazi-AzadWK-recursive pyramid: a high performance network topologyIEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 312-317",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Farahabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"WK-recursive pyramid: a high performance network topology"}],", ",["$","span",null,{"children":"IEEE International Symposium on Parallel Architectures, algorithms and Networks (IEEE I-SPAN), IEEE Computer Society Press, Dec. 7-9, 2005, Las Vegas, Nevada, USA, pp. 312-317"}],"."]}],["$","li","M. Modarressi, H. Sarbazi-AzadParallel 3-dimensional DCT computation on k-ary n-cubesProc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 91-97",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Modarressi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel 3-dimensional DCT computation on k-ary n-cubes"}],", ",["$","span",null,{"children":"Proc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 91-97"}],"."]}],["$","li","A. Eslami, H. Sarbazi-Azad, M. Rezazad Performance comparison of adaptive routing algorithms in the star interconnection networkProc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 257-264",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Eslami, H. Sarbazi-Azad, M. Rezazad"}],", ",["$","span",null,{"className":"font-bold","children":" Performance comparison of adaptive routing algorithms in the star interconnection network"}],", ",["$","span",null,{"children":"Proc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 257-264"}],"."]}],["$","li","M. H. Farahabadi, H. Sarbazi-AzadThe RTCC-pyramid: a versatile hierarchical network for parallel computingProc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 493-498",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Farahabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The RTCC-pyramid: a versatile hierarchical network for parallel computing"}],", ",["$","span",null,{"children":"Proc. 8th International Conference on High Performance Computing in Asia Pacific Region (HPC Asia), IEEE Computer Society Press, 30 Nov.- 3 Dec., 2005, Beijing, China, pp. 493-498"}],"."]}],["$","li","N. Imani, H. Sarbazi-AzadThe star-pyramid graph: an attractive alternative to the pyramid networkProc. Tenth Asia-Pacific Computer Systems Architecture Conference (ACSAC2005), Lecture Notes in Computer Science (LNCS), 24-26 October, 2005, Singapore, pp. 509-519",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"N. Imani, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The star-pyramid graph: an attractive alternative to the pyramid network"}],", ",["$","span",null,{"children":"Proc. Tenth Asia-Pacific Computer Systems Architecture Conference (ACSAC2005), Lecture Notes in Computer Science (LNCS), 24-26 October, 2005, Singapore, pp. 509-519"}],"."]}],["$","li","M. S. Rezazad, H. Sarbazi-AzadAnalytic performance modeling of a fully adaptive routing algorithm in the torusProc. International Symposium on Parallel and Distributed Processing and Applications (ISPA'2005), Lecture Notes in Computer Science (LNCS), 2-5 Nov., 2005, Nanjing, China, pp. 984-989",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. S. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Analytic performance modeling of a fully adaptive routing algorithm in the torus"}],", ",["$","span",null,{"children":"Proc. International Symposium on Parallel and Distributed Processing and Applications (ISPA'2005), Lecture Notes in Computer Science (LNCS), 2-5 Nov., 2005, Nanjing, China, pp. 984-989"}],"."]}],["$","li","H. Ahmadi, M. Moslemi, Sarbazi-AzadEfficient SIMD numerical interpolationProc. Int'l Conference on High Performance Computing and Communications (HPCC'05), Lecture Notes in Computer Science (LNCS), 21-24 September, 2005, Sorrento, Italy, pp. 156-165",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Ahmadi, M. Moslemi, Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient SIMD numerical interpolation"}],", ",["$","span",null,{"children":"Proc. Int'l Conference on High Performance Computing and Communications (HPCC'05), Lecture Notes in Computer Science (LNCS), 21-24 September, 2005, Sorrento, Italy, pp. 156-165"}],"."]}],["$","li","M. Fazeli, H. Sarbazi-Azad, R. FarivarParallel clustering on the star graphProc. 6th Int'l Conf. on Algorithms and Architectures for Parallel Processing (ICA3PP'05), Lecture Notes in Computer Science (LNCS), 2-5 October, 2005, Melbourne, Australia, pp. 287-292",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Fazeli, H. Sarbazi-Azad, R. Farivar"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel clustering on the star graph"}],", ",["$","span",null,{"children":"Proc. 6th Int'l Conf. on Algorithms and Architectures for Parallel Processing (ICA3PP'05), Lecture Notes in Computer Science (LNCS), 2-5 October, 2005, Melbourne, Australia, pp. 287-292"}],"."]}],["$","li","M. S. Rezazad, H. Sarbazi-AzadPerformance evaluation of fully adaptive routing under different workloads and constant node buffer sizeProc. IEEE Int'l Conf. on Parallel & Distributed Systems PMAC-PDG'05 (Performance Modeling and Analysis of Communication in Parallel, Distributed, and Grid Networks) Workshop, July 20-22, 2005, Fukouka, Japan, pp. 510-514",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. S. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Performance evaluation of fully adaptive routing under different workloads and constant node buffer size"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Conf. on Parallel & Distributed Systems PMAC-PDG'05 (Performance Modeling and Analysis of Communication in Parallel, Distributed, and Grid Networks) Workshop, July 20-22, 2005, Fukouka, Japan, pp. 510-514"}],"."]}],["$","li","M. Moslemi, H. Ahmadi, H. Sarbazi-AzadEfficient polynomial root finding using SIMD extensionsProc. IEEE Int'l Conf. on Parallel & Distributed Systems PMAC-PDG'05 (Performance Modeling and Analysis of Communication in Parallel, Distributed, and Grid Networks) Workshop, July 20-22, 2005, Fukouka, Japan, pp. 529-533",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Moslemi, H. Ahmadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Efficient polynomial root finding using SIMD extensions"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Conf. on Parallel & Distributed Systems PMAC-PDG'05 (Performance Modeling and Analysis of Communication in Parallel, Distributed, and Grid Networks) Workshop, July 20-22, 2005, Fukouka, Japan, pp. 529-533"}],"."]}],["$","li","M. S. Rezazad, H. Sarbazi-AzadThe effect of virtual channel organization on the performance of interconnection networksProc. IEEE/ACM International Parallel & Distributed Processing Symposium MPP (Massively Parallel Processing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. S. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The effect of virtual channel organization on the performance of interconnection networks"}],", ",["$","span",null,{"children":"Proc. IEEE/ACM International Parallel & Distributed Processing Symposium MPP (Massively Parallel Processing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadAn empirical comparison of OTIS-mesh and OTIS-hypercube multicomputer systems under deterministic routingProc. IEEE/ACM International Parallel & Distributed Processing Symposium MPP (Massively Parallel Processing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An empirical comparison of OTIS-mesh and OTIS-hypercube multicomputer systems under deterministic routing"}],", ",["$","span",null,{"children":"Proc. IEEE/ACM International Parallel & Distributed Processing Symposium MPP (Massively Parallel Processing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A"}],"."]}],["$","li","R. Farivar, M. Fazeli, H. Sarbazi-AzadA CORDIC-based processor extension for scalar and vector processingProc. IEEE/ACM International Parallel & Distributed Processing Symposium PDSEC (Parallel and Distributed Scientific and Engineering Computing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Farivar, M. Fazeli, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A CORDIC-based processor extension for scalar and vector processing"}],", ",["$","span",null,{"children":"Proc. IEEE/ACM International Parallel & Distributed Processing Symposium PDSEC (Parallel and Distributed Scientific and Engineering Computing) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A"}],"."]}],["$","li","H. Sarbazi-AzadParallel polynomial root extraction on a ring of processorsProc. IEEE/ACM International Parallel & Distributed Processing Symposium PMEO-PDS (Performance Modeling, Evaluation, and Optimization of Parallel and Distributed Systems) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel polynomial root extraction on a ring of processors"}],", ",["$","span",null,{"children":"Proc. IEEE/ACM International Parallel & Distributed Processing Symposium PMEO-PDS (Performance Modeling, Evaluation, and Optimization of Parallel and Distributed Systems) Workshop, April 15-19, 2005, Denver, Colorado, U.S.A"}],"."]}],["$","li","M. Rezazad, H. Sarbazi-AzadA constraint-based performance comparison of hypercube and star multicomputers with failuresProceedings of 19th IEEE International Conf. on Applied Information Networking and Applications (AINA'2005), March 28-30, 2005, Taiwan, pp. 841-846",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Rezazad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"A constraint-based performance comparison of hypercube and star multicomputers with failures"}],", ",["$","span",null,{"children":"Proceedings of 19th IEEE International Conf. on Applied Information Networking and Applications (AINA'2005), March 28-30, 2005, Taiwan, pp. 841-846"}],"."]}],["$","li","M. H. Farahabadi, H. Sarbazi-AzadOn the pancyclicity and Hamiltonian connectedness of pyramidsProceedings of IASTED International Conference on Networks and Communication Systems, April 18 -21, 2005, Krabi, Thailand",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Farahabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On the pancyclicity and Hamiltonian connectedness of pyramids"}],", ",["$","span",null,{"children":"Proceedings of IASTED International Conference on Networks and Communication Systems, April 18 -21, 2005, Krabi, Thailand"}],"."]}],["$","li","M. H. Farahabadi, H. Sarbazi-AzadOn the Hamiltonian properties of OTIS networksProceedings of IASTED International Conference on Networks and Communication Systems, April 18 -21, 2005, Krabi, Thailand",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Farahabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On the Hamiltonian properties of OTIS networks"}],", ",["$","span",null,{"children":"Proceedings of IASTED International Conference on Networks and Communication Systems, April 18 -21, 2005, Krabi, Thailand"}],"."]}],["$","li","M. H. Farahabadi, H. Sarbazi-Azad, H. H. Najaf-abadiThe recursive transpose-connected cycles (RTCC) interconnection network for multiprocessorsProceedings of the ACM International Symposium on Applied Computing, March 13 -17, 2005, Santa Fe, New Mexico, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. H. Farahabadi, H. Sarbazi-Azad, H. H. Najaf-abadi"}],", ",["$","span",null,{"className":"font-bold","children":"The recursive transpose-connected cycles (RTCC) interconnection network for multiprocessors"}],", ",["$","span",null,{"children":"Proceedings of the ACM International Symposium on Applied Computing, March 13 -17, 2005, Santa Fe, New Mexico, U.S.A"}],"."]}],["$","li","M. Monemizadeh, H. Sarbazi-AzadThe necklace-hypercube: a well scalable hypercube-based interconnection network for multiprocessorsProceedings of the ACM International Symposium on Applied Computing, March 13 -17, 2005, Santa Fe, New Mexico, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Monemizadeh, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The necklace-hypercube: a well scalable hypercube-based interconnection network for multiprocessors"}],", ",["$","span",null,{"children":"Proceedings of the ACM International Symposium on Applied Computing, March 13 -17, 2005, Santa Fe, New Mexico, U.S.A"}],"."]}],["$","li","H. Tajozzakerin, H. Sarbazi-AzadThe enhanced-star: a new topology based on the star graphProceedings of the International Symposium on Parallel and Distributed Processing and Applications (ISPA'2004), Lecture Notes in Computer Science, Dec. 13 -15, 2004, Hong Kong, pp. 1030-1038",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Tajozzakerin, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The enhanced-star: a new topology based on the star graph"}],", ",["$","span",null,{"children":"Proceedings of the International Symposium on Parallel and Distributed Processing and Applications (ISPA'2004), Lecture Notes in Computer Science, Dec. 13 -15, 2004, Hong Kong, pp. 1030-1038"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-Azad, P. RajabzadehPerformance modeling of fully adaptive wormhole routing in 2D mesh-connected multiprocessorsProceedings of the IEEE/ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'04), Oct. 5 -7, 2004, Volendam, The Netherlands, pp. 528-534",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad, P. Rajabzadeh"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of fully adaptive wormhole routing in 2D mesh-connected multiprocessors"}],", ",["$","span",null,{"children":"Proceedings of the IEEE/ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'04), Oct. 5 -7, 2004, Volendam, The Netherlands, pp. 528-534"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadAn accurate combinatorial model for performance prediction of deterministic wormhole routing in torus multicomputer systemsProceedings of IEEE International Conf. on Computer Design (IEEE ICCD'04), Oct. 25 - 29, 2004, San Jose, CA, USA, pp. 548-553",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An accurate combinatorial model for performance prediction of deterministic wormhole routing in torus multicomputer systems"}],", ",["$","span",null,{"children":"Proceedings of IEEE International Conf. on Computer Design (IEEE ICCD'04), Oct. 25 - 29, 2004, San Jose, CA, USA, pp. 548-553"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadThe effect of adaptivity on the performance of the OTIS-hypercube under different traffic patternsProceedings of IFIP International Conference on Network and Parallel Computing (IFIP NPC'2004), Lecture Notes in Computer Science, October 18-20, 2004, Wuhan, China, pp. 390-398",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"The effect of adaptivity on the performance of the OTIS-hypercube under different traffic patterns"}],", ",["$","span",null,{"children":"Proceedings of IFIP International Conference on Network and Parallel Computing (IFIP NPC'2004), Lecture Notes in Computer Science, October 18-20, 2004, Wuhan, China, pp. 390-398"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadComparative evaluation of adaptive and deterministic routing in the OTIS-hypercubeProceedings of Ninth Asia-Pacific Computer Systems Architecture Conference, Lecture Notes in Computer Science, September 7-9, 2004, Beijing, China, pp.349-362",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Comparative evaluation of adaptive and deterministic routing in the OTIS-hypercube"}],", ",["$","span",null,{"children":"Proceedings of Ninth Asia-Pacific Computer Systems Architecture Conference, Lecture Notes in Computer Science, September 7-9, 2004, Beijing, China, pp.349-362"}],"."]}],["$","li","H. Hashemi-Najafabadi, H. Sarbazi-AzadRouting capability and performance of cubical OTIS NetworksProceedings of International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS'04), July 25 - 29, 2004, San Jose, CA, USA, pp. 130-134",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Hashemi-Najafabadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Routing capability and performance of cubical OTIS Networks"}],", ",["$","span",null,{"children":"Proceedings of International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS'04), July 25 - 29, 2004, San Jose, CA, USA, pp. 130-134"}],"."]}],["$","li","H. R. Zarandi, S.G. Miremadi, H. Sarbazi-AzadFault detection enhancement in cache memories using a high-performance placement algorithmProceedings of 10th IEEE International On-Line testing Symposium, July 12-14, 2004, Madeira Island, Portugal",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. R. Zarandi, S.G. Miremadi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fault detection enhancement in cache memories using a high-performance placement algorithm"}],", ",["$","span",null,{"children":"Proceedings of 10th IEEE International On-Line testing Symposium, July 12-14, 2004, Madeira Island, Portugal"}],"."]}],["$","li","H. Sarbazi-AzadOn some combinatorial properties of meshesProceedings of IEEE International Symposium on Parallel Architectures and Networks (IEEE I-SPAN'2004), May 10-12, 2004, Hong Kong, pp. 117-122",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"On some combinatorial properties of meshes"}],", ",["$","span",null,{"children":"Proceedings of IEEE International Symposium on Parallel Architectures and Networks (IEEE I-SPAN'2004), May 10-12, 2004, Hong Kong, pp. 117-122"}],"."]}],["$","li","H. R. Zarandi, H. Sarbazi-AzadAn efficient fault-tolerant routing algorithm in hypercubes with dynamic faultsProceedings of CSICC'2004, Feb. 14-17, 2004, Tehran, Iran",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. R. Zarandi, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient fault-tolerant routing algorithm in hypercubes with dynamic faults"}],", ",["$","span",null,{"children":"Proceedings of CSICC'2004, Feb. 14-17, 2004, Tehran, Iran"}],"."]}],["$","li","R. Rezazaad, H. Sarbazi-AzadFault-tolerant routing in the star graphProceedings of 18th IEEE International Conf. on Applied Information Networking and Applications (AINA'2004), Vol. 2, pp. 503-506, March 29-31, 2004, Fukuoka, Japan",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"R. Rezazaad, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Fault-tolerant routing in the star graph"}],", ",["$","span",null,{"children":"Proceedings of 18th IEEE International Conf. on Applied Information Networking and Applications (AINA'2004), Vol. 2, pp. 503-506, March 29-31, 2004, Fukuoka, Japan"}],"."]}],["$","li","A. Masoudnia, H. Sarbazi-Azad, S. BoussaktaA BTC-based technique for improving image compressionProceedings of 10th IEEE International Conf. on Electronics, Circuits, and Systems (IEEE ICECS'2003), December 14-17, 2003, Sharjah, U.A.E., pp. 106-109",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Masoudnia, H. Sarbazi-Azad, S. Boussakta"}],", ",["$","span",null,{"className":"font-bold","children":"A BTC-based technique for improving image compression"}],", ",["$","span",null,{"children":"Proceedings of 10th IEEE International Conf. on Electronics, Circuits, and Systems (IEEE ICECS'2003), December 14-17, 2003, Sharjah, U.A.E., pp. 106-109"}],"."]}],["$","li","H. Sarbazi-Azad, A. KhonsariA class of ball-and-bin problems and its application to mesh networksProceedings of 10th IEEE International Conf. On Electronics, Circuits, and Systems (IEEE ICECS'2003), December 14-17, 2003, Sharjah, U.A.E., pp. 1101-1104",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Khonsari"}],", ",["$","span",null,{"className":"font-bold","children":"A class of ball-and-bin problems and its application to mesh networks"}],", ",["$","span",null,{"children":"Proceedings of 10th IEEE International Conf. On Electronics, Circuits, and Systems (IEEE ICECS'2003), December 14-17, 2003, Sharjah, U.A.E., pp. 1101-1104"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaA comparative analysis of deadlock recovery and avoidance-based routing algorithms in wormhole-switched k-ary n-cubesProc. Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS'2002), July 14-18, 2002, San Diego, California, U.S.A., pp. 305-311",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A comparative analysis of deadlock recovery and avoidance-based routing algorithms in wormhole-switched k-ary n-cubes"}],", ",["$","span",null,{"children":"Proc. Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS'2002), July 14-18, 2002, San Diego, California, U.S.A., pp. 305-311"}],"."]}],["$","li","M. Jamieson, H. Sarbazi-AzadCold collisions of Rb and Cs atoms(Poster paper) 18th Intl. Conf. Atomic Physics, 28 July-2 Aug. 2002, Cambridge, MA, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jamieson, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Cold collisions of Rb and Cs atoms"}],", ",["$","span",null,{"children":"(Poster paper) 18th Intl. Conf. Atomic Physics, 28 July-2 Aug. 2002, Cambridge, MA, U.S.A"}],"."]}],["$","li","M. Jamieson, H. Sarbazi-AzadCorrections to scattering data from cold collisions(Poster paper), 18th Intl. Conf. Atomic Physics, 28 July-2 Aug. 2002, Cambridge, MA, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"M. Jamieson, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Corrections to scattering data from cold collisions"}],", ",["$","span",null,{"children":"(Poster paper), 18th Intl. Conf. Atomic Physics, 28 July-2 Aug. 2002, Cambridge, MA, U.S.A"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieComparative analysis of adaptive wormhole routing in tori and hypercubes in the presence of hotspot trafficProc. IEEE & ACM Int. Parallel & Distributed Processing Symposium PMOE-PDS Workshop, April 15-19, 2002, Fort Lauderdale, Florida, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Comparative analysis of adaptive wormhole routing in tori and hypercubes in the presence of hotspot traffic"}],", ",["$","span",null,{"children":"Proc. IEEE & ACM Int. Parallel & Distributed Processing Symposium PMOE-PDS Workshop, April 15-19, 2002, Fort Lauderdale, Florida, U.S.A"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. MackenzieA new cost model for performance comparison of interconnection networks using adaptive wormhole routingProc. IASTED Int'l Symposium on Parallel and Distributed Computing and Networks (PDCN'2002), 18-21 Feb., 2002, Innsbruck, Austria, ACTA Press, pp. 314-319",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"A new cost model for performance comparison of interconnection networks using adaptive wormhole routing"}],", ",["$","span",null,{"children":"Proc. IASTED Int'l Symposium on Parallel and Distributed Computing and Networks (PDCN'2002), 18-21 Feb., 2002, Innsbruck, Austria, ACTA Press, pp. 314-319"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-KhaouaA simple mathematical model of adaptive routing in wormhole k-ary n-cubesProc. ACM SAC'2002, 10-14 March, 2002, Madrid, Spain, pp. 835-839",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A simple mathematical model of adaptive routing in wormhole k-ary n-cubes"}],", ",["$","span",null,{"children":"Proc. ACM SAC'2002, 10-14 March, 2002, Madrid, Spain, pp. 835-839"}],"."]}],["$","li","H. Sarbazi-Azad, A. KhonsariOn the problem of distributing objects in cells with different capacitiesProc. International Conference on Algorithms Theory, Discrete Mathematics, Systems and Control, December 17-21, 2001, Cairns, Queensland, Australia, also in V.V. Kluev, N.E. Mastorakis (Editors), Topics in Applied and Theoretical Mathematics and Computer Science, WSEAS Press, 2001, ISBN: 960-8052-47-6, pp.155-157",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Khonsari"}],", ",["$","span",null,{"className":"font-bold","children":"On the problem of distributing objects in cells with different capacities"}],", ",["$","span",null,{"children":"Proc. International Conference on Algorithms Theory, Discrete Mathematics, Systems and Control, December 17-21, 2001, Cairns, Queensland, Australia, also in V.V. Kluev, N.E. Mastorakis (Editors), Topics in Applied and Theoretical Mathematics and Computer Science, WSEAS Press, 2001, ISBN: 960-8052-47-6, pp.155-157"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaAn analytical model of adaptive wormhole routing with time out in hypercubesProc. of UKPEW'2001, July 18-19, 2001, Leeds, U.K., pp. 227-237",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"An analytical model of adaptive wormhole routing with time out in hypercubes"}],", ",["$","span",null,{"children":"Proc. of UKPEW'2001, July 18-19, 2001, Leeds, U.K., pp. 227-237"}],"."]}],["$","li","A. Masoudnia, H. Sarbazi-Azad, S. BousaktaA FIFO-based architecture for high speed image compressionProc. the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001), 2-5 September, 2001, Malta, Vol.1, pp.186-188",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Masoudnia, H. Sarbazi-Azad, S. Bousakta"}],", ",["$","span",null,{"className":"font-bold","children":"A FIFO-based architecture for high speed image compression"}],", ",["$","span",null,{"children":"Proc. the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001), 2-5 September, 2001, Malta, Vol.1, pp.186-188"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaAnalysis of timeout-based adaptive wormhole routingProc. 9th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS'2001), IEEE Computer Society Press, 15-18 Aug., 2001, Cincinnati, Ohio, U.S.A",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of timeout-based adaptive wormhole routing"}],", ",["$","span",null,{"children":"Proc. 9th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS'2001), IEEE Computer Society Press, 15-18 Aug., 2001, Cincinnati, Ohio, U.S.A"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-KhaouaAnalysis of true fully adaptive routing with software-based deadlock recoveryProc. of International Conference on Parallel Processing (ICPP2001), 3-7 September, 2001, Valencia, Spain, pp. 393-400",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of true fully adaptive routing with software-based deadlock recovery"}],", ",["$","span",null,{"children":"Proc. of International Conference on Parallel Processing (ICPP2001), 3-7 September, 2001, Valencia, Spain, pp. 393-400"}],"."]}],["$","li","A. Masoudnia, H. Sarbazi-Azad, S. BousaktaHigh performance wavelet image compressionProc. IEEE Int'l Symposium on Communication Theory and Applications (ISCTA2001), 15-20 July, 2001, Ambleside, Cumbria, UK, pp. 142-145",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Masoudnia, H. Sarbazi-Azad, S. Bousakta"}],", ",["$","span",null,{"className":"font-bold","children":"High performance wavelet image compression"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Symposium on Communication Theory and Applications (ISCTA2001), 15-20 July, 2001, Ambleside, Cumbria, UK, pp. 142-145"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie, S. G. AklOn some properties of k-ary n-cubesProc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS2001), 26-29 June, 2001, KyongJu City, Korea, pp. 517-524",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L. M. Mackenzie, S. G. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"On some properties of k-ary n-cubes"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS2001), 26-29 June, 2001, KyongJu City, Korea, pp. 517-524"}],"."]}],["$","li","H. Sarbazi-Azad, A. Khonsari, M. Ould-KhaouaAnalysis of deterministic routing in k-ary n-cubes with virtual channelsProc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS2001), 26-29 June, 2001, KyongJu City, Korea, pp. 509-516",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, A. Khonsari, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Analysis of deterministic routing in k-ary n-cubes with virtual channels"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS2001), 26-29 June, 2001, KyongJu City, Korea, pp. 509-516"}],"."]}],["$","li","A. Masoudnia, H. Sarbazi-Azad, S. BoussaktaA fine-grain pipeline-parallel wavelet image compression systemProc. IEEE Int'l Conference on Telecommunication (ICT2001), 4-7 June, 2001, Bucharest, Romania",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Masoudnia, H. Sarbazi-Azad, S. Boussakta"}],", ",["$","span",null,{"className":"font-bold","children":"A fine-grain pipeline-parallel wavelet image compression system"}],", ",["$","span",null,{"children":"Proc. IEEE Int'l Conference on Telecommunication (ICT2001), 4-7 June, 2001, Bucharest, Romania"}],"."]}],["$","li","A. Khonsari, H. Sarbazi-Azad, M. Ould-khaouaA performance model of true fully adaptive routing in hypercubesProc. 15th Annual International Symposium on High Performance Computing Systems and Applications (HPCS 2001), 18-20 June, 2001 Windsor, Ontario, Canada",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A. Khonsari, H. Sarbazi-Azad, M. Ould-khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A performance model of true fully adaptive routing in hypercubes"}],", ",["$","span",null,{"children":"Proc. 15th Annual International Symposium on High Performance Computing Systems and Applications (HPCS 2001), 18-20 June, 2001 Windsor, Ontario, Canada"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, K. Day, L.M. MackenzieOn the Hamiltonicity of k-ary n-cube interconnection networksProc. 13th Joint Symposium on Parallel Processing (JSPP2001), Kyoto, Japan, June 5-8, 2001, pp. 221-227",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, K. Day, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"On the Hamiltonicity of k-ary n-cube interconnection networks"}],", ",["$","span",null,{"children":"Proc. 13th Joint Symposium on Parallel Processing (JSPP2001), Kyoto, Japan, June 5-8, 2001, pp. 221-227"}],"."]}],["$","li","G. Min, M. Ould-Khaoua, H. Sarbazi-AzadCommunication delay in circuit-switched interconnection networksProc. 20th IEEE Int. Performance, Computing, and Communications Conference (IEEE-IPCCC 2001), Phoenix, Arizona, April 4-6, 2001, pp. 51-56",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"G. Min, M. Ould-Khaoua, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Communication delay in circuit-switched interconnection networks"}],", ",["$","span",null,{"children":"Proc. 20th IEEE Int. Performance, Computing, and Communications Conference (IEEE-IPCCC 2001), Phoenix, Arizona, April 4-6, 2001, pp. 51-56"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaAn analytic model for communication latency in wormhole-switched k-ary n-cube interconnection networks with digit-reversal trafficProc. International Symposium on High Performance Computing (ISHPC2K), Tokyo, Japan, Oct.16-18, 2000, LNCS 1940, Springer-Verlag Berlin Heidelberg, 2000, pp. 218-229",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"An analytic model for communication latency in wormhole-switched k-ary n-cube interconnection networks with digit-reversal traffic"}],", ",["$","span",null,{"children":"Proc. International Symposium on High Performance Computing (ISHPC2K), Tokyo, Japan, Oct.16-18, 2000, LNCS 1940, Springer-Verlag Berlin Heidelberg, 2000, pp. 218-229"}],"."]}],["$","li","G. Min, H. Sarbazi-Azad, M. Ould-KhaouaModelling of pipelined circuit switching in multicomputer networksProc. 8th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE-MASCOTS '2000), IEEE Computer Society Press, San Francisco, U.S.A., Aug.29-Sep.1, 2000, pp. 299-306",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"G. Min, H. Sarbazi-Azad, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Modelling of pipelined circuit switching in multicomputer networks"}],", ",["$","span",null,{"children":"Proc. 8th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE-MASCOTS '2000), IEEE Computer Society Press, San Francisco, U.S.A., Aug.29-Sep.1, 2000, pp. 299-306"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaA performance model of adaptive routing in k-ary n-cubes with matrix-transpose trafficProc. of International Conference on Parallel Processing (ICPP2000), IEEE Computer Society Press, Toronto, Canada, August 21-24, 2000, pp. 345-352",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A performance model of adaptive routing in k-ary n-cubes with matrix-transpose traffic"}],", ",["$","span",null,{"children":"Proc. of International Conference on Parallel Processing (ICPP2000), IEEE Computer Society Press, Toronto, Canada, August 21-24, 2000, pp. 345-352"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenziePerformance analysis of k-ary n-cubes with fully adaptive routingProc. of IEEE 7th International Conference on Parallel and Distributed Systems (ICPADS2000), IEEE Computer Society Press, Iwate, Japan, July 4-7, 2000, pp. 249-255",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Performance analysis of k-ary n-cubes with fully adaptive routing"}],", ",["$","span",null,{"children":"Proc. of IEEE 7th International Conference on Parallel and Distributed Systems (ICPADS2000), IEEE Computer Society Press, Iwate, Japan, July 4-7, 2000, pp. 249-255"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaThe effect of the number of virtual channels on the performance of wormhole-routed mesh interconnection networksProc. of UKPEW'2000, July 24-25, 2000, Durham, U.K., pp. 95-102",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"The effect of the number of virtual channels on the performance of wormhole-routed mesh interconnection networks"}],", ",["$","span",null,{"children":"Proc. of UKPEW'2000, July 24-25, 2000, Durham, U.K., pp. 95-102"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua, G. MinAn efficient parallel algorithm for Lagrange interpolation and its performanceProc. of HPC-Asia 2000, IEEE Computer Society Press, Beijing, China, May 14-17, 2000, pp. 593-598",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua, G. Min"}],", ",["$","span",null,{"className":"font-bold","children":"An efficient parallel algorithm for Lagrange interpolation and its performance"}],", ",["$","span",null,{"children":"Proc. of HPC-Asia 2000, IEEE Computer Society Press, Beijing, China, May 14-17, 2000, pp. 593-598"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaPerformance modeling of adaptive wormhole-routed multicomputers with hot-spot trafficProc. of CSICC'2000, March 7-9, 2000, Tehran, Iran, pp. 69-77",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Performance modeling of adaptive wormhole-routed multicomputers with hot-spot traffic"}],", ",["$","span",null,{"children":"Proc. of CSICC'2000, March 7-9, 2000, Tehran, Iran, pp. 69-77"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie, S. AklParallel Lagrange interpolation on the starProc. IEEE & ACM Int. Parallel & Distributed Processing Symposium (IPDPS'2000), IEEE Computer Society Press, Cancun, Mexico, May 1-5, 2000, pp. 777-782",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie, S. Akl"}],", ",["$","span",null,{"className":"font-bold","children":"Parallel Lagrange interpolation on the star"}],", ",["$","span",null,{"children":"Proc. IEEE & ACM Int. Parallel & Distributed Processing Symposium (IPDPS'2000), IEEE Computer Society Press, Cancun, Mexico, May 1-5, 2000, pp. 777-782"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieAn analytical model of fully-adaptive wormhole-routed k-ary n-cubes in the presence of hot-spot trafficProc. IEEE & ACM Int. Parallel & Distributed Processing Symposium (IPDPS'2000), IEEE Computer Society Press, Cancun, Mexico, May 1-5, 2000, pp. 605-610",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"An analytical model of fully-adaptive wormhole-routed k-ary n-cubes in the presence of hot-spot traffic"}],", ",["$","span",null,{"children":"Proc. IEEE & ACM Int. Parallel & Distributed Processing Symposium (IPDPS'2000), IEEE Computer Society Press, Cancun, Mexico, May 1-5, 2000, pp. 605-610"}],"."]}],["$","li","H. Sarbazi-Azad, M. Ould-Khaoua, L.M. MackenzieHot spot analysis in wormhole-routed toriProc. 19th IEEE Int. Performance, Computing, and Communications Conference (IEEE-IPCCC'2000), IEEE Press, Phoenix, Arizona, U.S.A., Feb. 20-22, 2000, pp. 337-343",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, M. Ould-Khaoua, L.M. Mackenzie"}],", ",["$","span",null,{"className":"font-bold","children":"Hot spot analysis in wormhole-routed tori"}],", ",["$","span",null,{"children":"Proc. 19th IEEE Int. Performance, Computing, and Communications Conference (IEEE-IPCCC'2000), IEEE Press, Phoenix, Arizona, U.S.A., Feb. 20-22, 2000, pp. 337-343"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaA parallel algorithm for Lagrange interpolation on k-ary n-cubesProc. 4th Int. Conf. of the Austrian Centre for Parallel Computation (ACPC'99), Lecture Notes in Computer Science 1557, Springer-Verlag, Salzburg, Austria, Feb. 16 - 18, 1999, pp. 85-95",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A parallel algorithm for Lagrange interpolation on k-ary n-cubes"}],", ",["$","span",null,{"children":"Proc. 4th Int. Conf. of the Austrian Centre for Parallel Computation (ACPC'99), Lecture Notes in Computer Science 1557, Springer-Verlag, Salzburg, Austria, Feb. 16 - 18, 1999, pp. 85-95"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaEmploying the torus and hypercube for parallel Lagrange interpolationProc. Fourth Int'l Computer Conference of the Computer Society of Iran CSICC'98, Tehran, Iran, 1998, pp. 140-145",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"Employing the torus and hypercube for parallel Lagrange interpolation"}],", ",["$","span",null,{"children":"Proc. Fourth Int'l Computer Conference of the Computer Society of Iran CSICC'98, Tehran, Iran, 1998, pp. 140-145"}],"."]}],["$","li","H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-KhaouaA parallel algorithm-architecture for Lagrange interpolationProc. Parallel and Distributed Processing: Techniques and Applications (PDPTA'98), Las Vegas, Nevada, U.S.A., 1998, pp. 1455-1458",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"H. Sarbazi-Azad, L.M. Mackenzie, M. Ould-Khaoua"}],", ",["$","span",null,{"className":"font-bold","children":"A parallel algorithm-architecture for Lagrange interpolation"}],", ",["$","span",null,{"children":"Proc. Parallel and Distributed Processing: Techniques and Applications (PDPTA'98), Las Vegas, Nevada, U.S.A., 1998, pp. 1455-1458"}],"."]}],["$","li","A.H. Jahangir, H. Sarbazi-AzadVSCOP: a vector-signal coprocessor for educational purposesProc. High-performance Computing Asia (HPC-Asia'98), Singapore, 1998, pp. 1151-1155",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A.H. Jahangir, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"VSCOP: a vector-signal coprocessor for educational purposes"}],", ",["$","span",null,{"children":"Proc. High-performance Computing Asia (HPC-Asia'98), Singapore, 1998, pp. 1151-1155"}],"."]}],["$","li","A.H. Jahangir, H. Sarbazi-AzadClustering mixed radar signalsProc. Fifth International Conf. on Electrical Eng. of Iran (ICEE'96), Sharif University of Technology, Tehran, Iran, 1996",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"A.H. Jahangir, H. Sarbazi-Azad"}],", ",["$","span",null,{"className":"font-bold","children":"Clustering mixed radar signals"}],", ",["$","span",null,{"children":"Proc. Fifth International Conf. on Electrical Eng. of Iran (ICEE'96), Sharif University of Technology, Tehran, Iran, 1996"}],"."]}],["$","li","Proc. Fifth International Conf. on Electrical Eng. of Iran (ICEE'96), Sharif University of Technology, Tehran, Iran, 1996 The design and Implementation of a coprocessor for 8088 microprocessorProc. Second Annual Computer Conference of Iran, Iran University of Science and Technology, Tehran, Iran, 1994",{"className":"list-inside list-disc text-justify text-sm","children":[["$","span",null,{"children":"Proc. Fifth International Conf. on Electrical Eng. of Iran (ICEE'96), Sharif University of Technology, Tehran, Iran, 1996"}],", ",["$","span",null,{"className":"font-bold","children":" The design and Implementation of a coprocessor for 8088 microprocessor"}],", ",["$","span",null,{"children":"Proc. Second Annual Computer Conference of Iran, Iran University of Science and Technology, Tehran, Iran, 1994"}],"."]}]]}]]}]}]}]],null]]},["$","$L2",null,{"parallelRouterKey":"children","segmentPath":["children","publications","children"],"loading":"$undefined","loadingStyles":"$undefined","loadingScripts":"$undefined","hasLoading":false,"error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","notFoundStyles":"$undefined","styles":null}]]},[null,["$","html",null,{"lang":"en-US","children":["$","body",null,{"className":"relative z-0 flex h-full flex-col bg-zinc-50","children":[["$","div",null,{"className":"fixed inset-0 -z-10 flex justify-center sm:px-8","children":["$","div",null,{"className":"flex w-full max-w-7xl lg:px-8","children":["$","div",null,{"className":"w-full bg-white ring-1 ring-zinc-100"}]}]}],["$","div",null,{"className":"z-10 mx-auto max-w-7xl lg:px-8","children":[["$","$L4",null,{}],["$","main",null,{"children":["$","$L2",null,{"parallelRouterKey":"children","segmentPath":["children"],"loading":"$undefined","loadingStyles":"$undefined","loadingScripts":"$undefined","hasLoading":false,"error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":[["$","title",null,{"children":"404: This page could not be found."}],["$","div",null,{"style":{"fontFamily":"system-ui,\"Segoe UI\",Roboto,Helvetica,Arial,sans-serif,\"Apple Color Emoji\",\"Segoe UI Emoji\"","height":"100vh","textAlign":"center","display":"flex","flexDirection":"column","alignItems":"center","justifyContent":"center"},"children":["$","div",null,{"children":[["$","style",null,{"dangerouslySetInnerHTML":{"__html":"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}"}}],["$","h1",null,{"className":"next-error-h1","style":{"display":"inline-block","margin":"0 20px 0 0","padding":"0 23px 0 0","fontSize":24,"fontWeight":500,"verticalAlign":"top","lineHeight":"49px"},"children":"404"}],["$","div",null,{"style":{"display":"inline-block"},"children":["$","h2",null,{"style":{"fontSize":14,"fontWeight":400,"lineHeight":"49px","margin":0},"children":"This page could not be found."}]}]]}]}]],"notFoundStyles":[],"styles":null}]}],["$","footer",null,{"className":"border-t border-gray-900/10 bg-white text-xs font-bold text-slate-500","aria-labelledby":"footer-heading ","children":[["$","h2",null,{"id":"footer-heading","className":"sr-only","children":"Footer"}],["$","div",null,{"className":"container mx-auto grid grid-cols-2 px-6 py-8 lg:px-24","children":[["$","div",null,{"className":"col-span-1 flex flex-col items-start gap-4","children":[["$","div",null,{"className":"flex gap-2","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","fill":"none","viewBox":"0 0 24 24","strokeWidth":1.5,"stroke":"currentColor","aria-hidden":"true","data-slot":"icon","aria-labelledby":"$undefined","width":20,"height":20,"className":"h-5 w-5 flex-shrink-0","children":[null,["$","path",null,{"strokeLinecap":"round","strokeLinejoin":"round","d":"M15 10.5a3 3 0 1 1-6 0 3 3 0 0 1 6 0Z"}],["$","path",null,{"strokeLinecap":"round","strokeLinejoin":"round","d":"M19.5 10.5c0 7.142-7.5 11.25-7.5 11.25S4.5 17.642 4.5 10.5a7.5 7.5 0 1 1 15 0Z"}]]}],["$","p",null,{"children":"Room 703 Department of Computer Engineering Sharif University of Technology Tehran, Iran"}]]}],["$","$L5",null,{"href":"mailto:hpcan@ce.sharif.edu","className":"flex gap-2","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","fill":"none","viewBox":"0 0 24 24","strokeWidth":1.5,"stroke":"currentColor","aria-hidden":"true","data-slot":"icon","aria-labelledby":"$undefined","width":20,"height":20,"className":"h-5 w-5 flex-shrink-0","children":[null,["$","path",null,{"strokeLinecap":"round","strokeLinejoin":"round","d":"M21.75 6.75v10.5a2.25 2.25 0 0 1-2.25 2.25h-15a2.25 2.25 0 0 1-2.25-2.25V6.75m19.5 0A2.25 2.25 0 0 0 19.5 4.5h-15a2.25 2.25 0 0 0-2.25 2.25m19.5 0v.243a2.25 2.25 0 0 1-1.07 1.916l-7.5 4.615a2.25 2.25 0 0 1-2.36 0L3.32 8.91a2.25 2.25 0 0 1-1.07-1.916V6.75"}]]}],["$","p",null,{"children":"hpcan@ce.sharif.edu"}]]}],["$","$L5",null,{"href":"tel:+98 21 6616 6672","className":"flex gap-2","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","fill":"none","viewBox":"0 0 24 24","strokeWidth":1.5,"stroke":"currentColor","aria-hidden":"true","data-slot":"icon","aria-labelledby":"$undefined","width":20,"height":20,"className":"h-5 w-5 flex-shrink-0","children":[null,["$","path",null,{"strokeLinecap":"round","strokeLinejoin":"round","d":"M2.25 6.75c0 8.284 6.716 15 15 15h2.25a2.25 2.25 0 0 0 2.25-2.25v-1.372c0-.516-.351-.966-.852-1.091l-4.423-1.106c-.44-.11-.902.055-1.173.417l-.97 1.293c-.282.376-.769.542-1.21.38a12.035 12.035 0 0 1-7.143-7.143c-.162-.441.004-.928.38-1.21l1.293-.97c.363-.271.527-.734.417-1.173L6.963 3.102a1.125 1.125 0 0 0-1.091-.852H4.5A2.25 2.25 0 0 0 2.25 4.5v2.25Z"}]]}],["$","p",null,{"children":"+98 21 6616 6672"}]]}]]}],["$","p",null,{"className":"text-gray-5 00 place-self-end text-sm  leading-5","children":"© 2024 HPCAN Lab"}]]}]]}]]}]]}]}],null]],[[["$","link","0",{"rel":"stylesheet","href":"/hpcan-homepage/_next/static/css/8a67a7fa5f9c0802.css","precedence":"next","crossOrigin":""}]],"$L6"]]]]
6:[["$","meta","0",{"name":"viewport","content":"width=device-width, initial-scale=1"}],["$","meta","1",{"charSet":"utf-8"}],["$","title","2",{"children":"HPCAN LAB | Publications"}],["$","meta","3",{"name":"description","content":"High Performance Computing Architectures and Networks"}],["$","link","4",{"rel":"icon","href":"/hpcan-homepage/favicon.ico","type":"image/x-icon","sizes":"16x16"}]]
1:null
