Protel Design System Design Rule Check
PCB File : D:\youtan\AD\loRa\Copy of PCB.PcbDoc
Date     : 2022/4/13
Time     : 14:45:41

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=10mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) ((InNet('GND') OR InNet('VCC3V3')))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=18mil) (Preferred=15mil) (InNet('+5V'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-1(799.292mil,1689.182mil) on Top Layer And Pad *1-2(749.292mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-10(180mil,1689.182mil) on Top Layer And Pad *1-11(130mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-10(180mil,1689.182mil) on Top Layer And Pad *1-9(230mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-12(130mil,1138mil) on Top Layer And Pad *1-13(180mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-13(180mil,1138mil) on Top Layer And Pad *1-14(230mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-14(230mil,1138mil) on Top Layer And Pad *1-15(280mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-15(280mil,1138mil) on Top Layer And Pad *1-16(330mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-16(330mil,1138mil) on Top Layer And Pad *1-17(380mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-17(380mil,1138mil) on Top Layer And Pad *1-18(430mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-18(430mil,1138mil) on Top Layer And Pad *1-19(480mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-2(749.292mil,1689.182mil) on Top Layer And Pad *1-3(699.292mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-20(699.292mil,1138mil) on Top Layer And Pad *1-21(749.292mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-21(749.292mil,1138mil) on Top Layer And Pad *1-22(799.292mil,1138mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-4(480mil,1689.182mil) on Top Layer And Pad *1-5(430mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-5(430mil,1689.182mil) on Top Layer And Pad *1-6(380mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-6(380mil,1689.182mil) on Top Layer And Pad *1-7(330mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-7(330mil,1689.182mil) on Top Layer And Pad *1-8(280mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad *1-8(280mil,1689.182mil) on Top Layer And Pad *1-9(230mil,1689.182mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C10-1(236mil,291mil) on Bottom Layer And Pad C10-2(236mil,333.918mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.159mil < 10mil) Between Pad C10-1(236mil,291mil) on Bottom Layer And Pad P1-6(287.954mil,245.284mil) on Multi-Layer [Bottom Solder] Mask Sliver [9.159mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C1-1(71.082mil,1784mil) on Top Layer And Pad C1-2(114mil,1784mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C11-1(296mil,645mil) on Top Layer And Pad C11-2(296mil,687.918mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.915mil < 10mil) Between Pad C11-2(296mil,687.918mil) on Top Layer And Via (315mil,732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C12-1(294mil,562.918mil) on Top Layer And Pad C12-2(294mil,520mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.978mil < 10mil) Between Pad C14-2(217mil,418mil) on Top Layer And Via (194mil,456mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.978mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad C14-2(217mil,418mil) on Top Layer And Via (253mil,406mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C3-1(117mil,252mil) on Bottom Layer And Pad C3-2(117mil,294.918mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C5-1(724mil,946mil) on Bottom Layer And Pad C5-2(724mil,903.082mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C6-1(730mil,385.082mil) on Bottom Layer And Pad C6-2(730mil,428mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Pad C7-2(112mil,670.918mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.819mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Via (93mil,583mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad C7-2(112mil,670.918mil) on Bottom Layer And Via (93mil,709mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.333mil < 10mil) Between Pad C9-2(631mil,301mil) on Bottom Layer And Pad P1-9(583.23mil,245.284mil) on Multi-Layer [Bottom Solder] Mask Sliver [8.333mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.026mil < 10mil) Between Pad JP1-1(39mil,129mil) on Multi-Layer And Pad JP1-2(39mil,179.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.026mil] / [Bottom Solder] Mask Sliver [3.026mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-10(39mil,579mil) on Multi-Layer And Pad JP1-11(39mil,629mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-10(39mil,579mil) on Multi-Layer And Pad JP1-9(39mil,529mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-11(39mil,629mil) on Multi-Layer And Pad JP1-12(39mil,679mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-12(39mil,679mil) on Multi-Layer And Pad JP1-13(39mil,729mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-13(39mil,729mil) on Multi-Layer And Pad JP1-14(39mil,779mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-14(39mil,779mil) on Multi-Layer And Pad JP1-15(39mil,829mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-15(39mil,829mil) on Multi-Layer And Pad JP1-16(39mil,879mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-16(39mil,879mil) on Multi-Layer And Pad JP1-17(39mil,929mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-17(39mil,929mil) on Multi-Layer And Pad JP1-18(39mil,979mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-2(39mil,179.002mil) on Multi-Layer And Pad JP1-3(39mil,229.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-3(39mil,229.002mil) on Multi-Layer And Pad JP1-4(39mil,279.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-4(39mil,279.002mil) on Multi-Layer And Pad JP1-5(39mil,329.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.022mil < 10mil) Between Pad JP1-5(39mil,329.002mil) on Multi-Layer And Pad JP1-6(39mil,379mil) on Multi-Layer [Top Solder] Mask Sliver [3.022mil] / [Bottom Solder] Mask Sliver [3.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-6(39mil,379mil) on Multi-Layer And Pad JP1-7(39mil,429mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-7(39mil,429mil) on Multi-Layer And Pad JP1-8(39mil,479mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP1-8(39mil,479mil) on Multi-Layer And Pad JP1-9(39mil,529mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.026mil < 10mil) Between Pad JP2-1(826mil,129mil) on Multi-Layer And Pad JP2-2(826mil,179.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.026mil] / [Bottom Solder] Mask Sliver [3.026mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-10(826mil,579mil) on Multi-Layer And Pad JP2-11(826mil,629mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-10(826mil,579mil) on Multi-Layer And Pad JP2-9(826mil,529mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-11(826mil,629mil) on Multi-Layer And Pad JP2-12(826mil,679mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-12(826mil,679mil) on Multi-Layer And Pad JP2-13(826mil,729mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-13(826mil,729mil) on Multi-Layer And Pad JP2-14(826mil,779mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-14(826mil,779mil) on Multi-Layer And Pad JP2-15(826mil,829mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-15(826mil,829mil) on Multi-Layer And Pad JP2-16(826mil,879mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-16(826mil,879mil) on Multi-Layer And Pad JP2-17(826mil,929mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-17(826mil,929mil) on Multi-Layer And Pad JP2-18(826mil,979mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-2(826mil,179.002mil) on Multi-Layer And Pad JP2-3(826mil,229.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-3(826mil,229.002mil) on Multi-Layer And Pad JP2-4(826mil,279.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-4(826mil,279.002mil) on Multi-Layer And Pad JP2-5(826mil,329.002mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.022mil < 10mil) Between Pad JP2-5(826mil,329.002mil) on Multi-Layer And Pad JP2-6(826mil,379mil) on Multi-Layer [Top Solder] Mask Sliver [3.022mil] / [Bottom Solder] Mask Sliver [3.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-6(826mil,379mil) on Multi-Layer And Pad JP2-7(826mil,429mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-7(826mil,429mil) on Multi-Layer And Pad JP2-8(826mil,479mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad JP2-8(826mil,479mil) on Multi-Layer And Pad JP2-9(826mil,529mil) on Multi-Layer [Top Solder] Mask Sliver [3.024mil] / [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Pad P1-9(583.23mil,245.284mil) on Multi-Layer And Pad R6-2(534mil,291mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R2-1(176mil,330.08mil) on Bottom Layer And Pad R2-2(176mil,296mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R3-1(221mil,511.92mil) on Top Layer And Pad R3-2(221mil,546mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R5-1(159mil,512.92mil) on Top Layer And Pad R5-2(159mil,547mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.865mil < 10mil) Between Pad R5-2(159mil,547mil) on Top Layer And Via (157mil,585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.865mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R7-1(585.92mil,576mil) on Top Layer And Pad R7-2(620mil,576mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R8-1(585mil,515mil) on Top Layer And Pad R8-2(619.08mil,515mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad R9-1(149mil,359mil) on Top Layer And Pad R9-2(149mil,393.08mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.785mil < 10mil) Between Pad R9-2(149mil,393.08mil) on Top Layer And Via (153mil,426mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-1(207mil,500mil) on Bottom Layer And Pad U1-2(207mil,519.69mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-10(207mil,677.17mil) on Bottom Layer And Pad U1-11(207mil,696.85mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-10(207mil,677.17mil) on Bottom Layer And Pad U1-9(207mil,657.48mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-11(207mil,696.85mil) on Bottom Layer And Pad U1-12(207mil,716.54mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-12(207mil,716.54mil) on Bottom Layer And Pad U1-13(207mil,736.22mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-13(207mil,736.22mil) on Bottom Layer And Pad U1-14(207mil,755.91mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.333mil < 10mil) Between Pad U1-13(207mil,736.22mil) on Bottom Layer And Via (258mil,755.91mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.333mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-14(207mil,755.91mil) on Bottom Layer And Pad U1-15(207mil,775.59mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-15(207mil,775.59mil) on Bottom Layer And Pad U1-16(207mil,795.28mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.326mil < 10mil) Between Pad U1-15(207mil,775.59mil) on Bottom Layer And Via (258mil,755.91mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.326mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-17(277.86mil,866.14mil) on Bottom Layer And Pad U1-18(297.55mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-18(297.55mil,866.14mil) on Bottom Layer And Pad U1-19(317.23mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-19(317.23mil,866.14mil) on Bottom Layer And Pad U1-20(336.92mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-2(207mil,519.69mil) on Bottom Layer And Pad U1-3(207mil,539.37mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-20(336.92mil,866.14mil) on Bottom Layer And Pad U1-21(356.6mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-21(356.6mil,866.14mil) on Bottom Layer And Pad U1-22(376.29mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-22(376.29mil,866.14mil) on Bottom Layer And Pad U1-23(395.97mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-23(395.97mil,866.14mil) on Bottom Layer And Pad U1-24(415.66mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-24(415.66mil,866.14mil) on Bottom Layer And Pad U1-25(435.34mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-25(435.34mil,866.14mil) on Bottom Layer And Pad U1-26(455.03mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-26(455.03mil,866.14mil) on Bottom Layer And Pad U1-27(474.71mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-27(474.71mil,866.14mil) on Bottom Layer And Pad U1-28(494.4mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-28(494.4mil,866.14mil) on Bottom Layer And Pad U1-29(514.08mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-29(514.08mil,866.14mil) on Bottom Layer And Pad U1-30(533.77mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.471mil < 10mil) Between Pad U1-29(514.08mil,866.14mil) on Bottom Layer And Via (530mil,812mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-3(207mil,539.37mil) on Bottom Layer And Pad U1-4(207mil,559.06mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-30(533.77mil,866.14mil) on Bottom Layer And Pad U1-31(553.45mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-31(553.45mil,866.14mil) on Bottom Layer And Pad U1-32(573.14mil,866.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.2mil < 10mil) Between Pad U1-31(553.45mil,866.14mil) on Bottom Layer And Via (530mil,812mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.525mil < 10mil) Between Pad U1-32(573.14mil,866.14mil) on Bottom Layer And Via (565.95mil,802.95mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-33(644mil,795.28mil) on Bottom Layer And Pad U1-34(644mil,775.59mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-34(644mil,775.59mil) on Bottom Layer And Pad U1-35(644mil,755.91mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-35(644mil,755.91mil) on Bottom Layer And Pad U1-36(644mil,736.22mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-36(644mil,736.22mil) on Bottom Layer And Pad U1-37(644mil,716.54mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-37(644mil,716.54mil) on Bottom Layer And Pad U1-38(644mil,696.85mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-38(644mil,696.85mil) on Bottom Layer And Pad U1-39(644mil,677.17mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-39(644mil,677.17mil) on Bottom Layer And Pad U1-40(644mil,657.48mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-4(207mil,559.06mil) on Bottom Layer And Pad U1-5(207mil,578.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.291mil < 10mil) Between Pad U1-4(207mil,559.06mil) on Bottom Layer And Via (157mil,585mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.291mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-40(644mil,657.48mil) on Bottom Layer And Pad U1-41(644mil,637.8mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-41(644mil,637.8mil) on Bottom Layer And Pad U1-42(644mil,618.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-42(644mil,618.11mil) on Bottom Layer And Pad U1-43(644mil,598.43mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-43(644mil,598.43mil) on Bottom Layer And Pad U1-44(644mil,578.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-44(644mil,578.74mil) on Bottom Layer And Pad U1-45(644mil,559.06mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-45(644mil,559.06mil) on Bottom Layer And Pad U1-46(644mil,539.37mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-46(644mil,539.37mil) on Bottom Layer And Pad U1-47(644mil,519.69mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-47(644mil,519.69mil) on Bottom Layer And Pad U1-48(644mil,500mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.488mil < 10mil) Between Pad U1-48(644mil,500mil) on Bottom Layer And Via (639mil,474mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-49(573.14mil,429.14mil) on Bottom Layer And Pad U1-50(553.45mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-5(207mil,578.74mil) on Bottom Layer And Pad U1-6(207mil,598.43mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-50(553.45mil,429.14mil) on Bottom Layer And Pad U1-51(533.77mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.635mil < 10mil) Between Pad U1-50(553.45mil,429.14mil) on Bottom Layer And Via (540.95mil,374mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.635mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.207mil < 10mil) Between Pad U1-50(553.45mil,429.14mil) on Bottom Layer And Via (572mil,376mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.207mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-51(533.77mil,429.14mil) on Bottom Layer And Pad U1-52(514.08mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.709mil < 10mil) Between Pad U1-51(533.77mil,429.14mil) on Bottom Layer And Via (540.95mil,374mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-52(514.08mil,429.14mil) on Bottom Layer And Pad U1-53(494.4mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-53(494.4mil,429.14mil) on Bottom Layer And Pad U1-54(474.71mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-54(474.71mil,429.14mil) on Bottom Layer And Pad U1-55(455.03mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-55(455.03mil,429.14mil) on Bottom Layer And Pad U1-56(435.34mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-56(435.34mil,429.14mil) on Bottom Layer And Pad U1-57(415.66mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-57(415.66mil,429.14mil) on Bottom Layer And Pad U1-58(395.97mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-58(395.97mil,429.14mil) on Bottom Layer And Pad U1-59(376.29mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-59(376.29mil,429.14mil) on Bottom Layer And Pad U1-60(356.6mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-6(207mil,598.43mil) on Bottom Layer And Pad U1-7(207mil,618.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-60(356.6mil,429.14mil) on Bottom Layer And Pad U1-61(336.92mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.53mil < 10mil) Between Pad U1-60(356.6mil,429.14mil) on Bottom Layer And Via (345mil,490mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.53mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-61(336.92mil,429.14mil) on Bottom Layer And Pad U1-62(317.23mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.391mil < 10mil) Between Pad U1-61(336.92mil,429.14mil) on Bottom Layer And Via (320mil,371mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.465mil < 10mil) Between Pad U1-61(336.92mil,429.14mil) on Bottom Layer And Via (345mil,490mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-62(317.23mil,429.14mil) on Bottom Layer And Pad U1-63(297.55mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.787mil < 10mil) Between Pad U1-62(317.23mil,429.14mil) on Bottom Layer And Via (296mil,486mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.843mil < 10mil) Between Pad U1-62(317.23mil,429.14mil) on Bottom Layer And Via (320mil,371mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-63(297.55mil,429.14mil) on Bottom Layer And Pad U1-64(277.86mil,429.14mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.472mil < 10mil) Between Pad U1-63(297.55mil,429.14mil) on Bottom Layer And Via (296mil,486mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-7(207mil,618.11mil) on Bottom Layer And Pad U1-8(207mil,637.8mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-8(207mil,637.8mil) on Bottom Layer And Pad U1-9(207mil,657.48mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.523mil < 10mil) Between Pad U2-3(457.812mil,582.054mil) on Top Layer And Via (421.976mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.523mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.63mil < 10mil) Between Pad U2-4(383mil,582.054mil) on Top Layer And Via (345mil,621mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Pad U2-4(383mil,582.054mil) on Top Layer And Via (421.976mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad U3-1(217mil,274.78mil) on Top Layer And Pad U3-2(191mil,274.78mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-1(217mil,274.78mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad U3-2(191mil,274.78mil) on Top Layer And Pad U3-3(165mil,274.78mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-2(191mil,274.78mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-3(165mil,274.78mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad U3-4(165mil,198mil) on Top Layer And Pad U3-5(191mil,198mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-4(165mil,198mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad U3-5(191mil,198mil) on Top Layer And Pad U3-6(217mil,198mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-5(191mil,198mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.846mil < 10mil) Between Pad U3-6(217mil,198mil) on Top Layer And Pad U3-7(191mil,236.39mil) on Top Layer [Top Solder] Mask Sliver [1.846mil]
Rule Violations :165

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (102.37mil,353.529mil) on Bottom Overlay And Pad C2-2(116mil,372.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (102.37mil,433.553mil) on Bottom Overlay And Pad C2-1(116mil,415mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (102.37mil,485.529mil) on Bottom Overlay And Pad C8-2(116mil,504.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (102.37mil,565.553mil) on Bottom Overlay And Pad C8-1(116mil,547mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (103.37mil,233.447mil) on Bottom Overlay And Pad C3-1(117mil,252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (103.37mil,313.471mil) on Bottom Overlay And Pad C3-2(117mil,294.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (120.63mil,733.529mil) on Bottom Overlay And Pad C4-2(107mil,752.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (120.63mil,813.553mil) on Bottom Overlay And Pad C4-1(107mil,795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (125.63mil,609.447mil) on Bottom Overlay And Pad C7-1(112mil,628mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (125.63mil,689.471mil) on Bottom Overlay And Pad C7-2(112mil,670.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (129.63mil,353.529mil) on Bottom Overlay And Pad C2-2(116mil,372.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (129.63mil,433.553mil) on Bottom Overlay And Pad C2-1(116mil,415mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (129.63mil,485.529mil) on Bottom Overlay And Pad C8-2(116mil,504.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (129.63mil,565.553mil) on Bottom Overlay And Pad C8-1(116mil,547mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (130.63mil,233.447mil) on Bottom Overlay And Pad C3-1(117mil,252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (130.63mil,313.471mil) on Bottom Overlay And Pad C3-2(117mil,294.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (132.553mil,1770.37mil) on Top Overlay And Pad C1-2(114mil,1784mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (132.553mil,1797.63mil) on Top Overlay And Pad C1-2(114mil,1784mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.183mil < 10mil) Between Arc (193.195mil,474.49mil) on Bottom Overlay And Pad U1-1(207mil,500mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (222.37mil,272.447mil) on Bottom Overlay And Pad C10-1(236mil,291mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (222.37mil,352.471mil) on Bottom Overlay And Pad C10-2(236mil,333.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.459mil < 10mil) Between Arc (234.208mil,293.438mil) on Top Overlay And Pad U3-1(217mil,274.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (249.63mil,272.447mil) on Bottom Overlay And Pad C10-1(236mil,291mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (249.63mil,352.471mil) on Bottom Overlay And Pad C10-2(236mil,333.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (280.37mil,501.447mil) on Top Overlay And Pad C12-2(294mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (280.37mil,581.471mil) on Top Overlay And Pad C12-1(294mil,562.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (282.37mil,626.447mil) on Top Overlay And Pad C11-1(296mil,645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (282.37mil,706.471mil) on Top Overlay And Pad C11-2(296mil,687.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (307.63mil,501.447mil) on Top Overlay And Pad C12-2(294mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (307.63mil,581.471mil) on Top Overlay And Pad C12-1(294mil,562.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (309.63mil,626.447mil) on Top Overlay And Pad C11-1(296mil,645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (309.63mil,706.471mil) on Top Overlay And Pad C11-2(296mil,687.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (52.529mil,1770.37mil) on Top Overlay And Pad C1-1(71.082mil,1784mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (52.529mil,1797.63mil) on Top Overlay And Pad C1-1(71.082mil,1784mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (612.447mil,287.37mil) on Bottom Overlay And Pad C9-2(631mil,301mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (612.447mil,314.63mil) on Bottom Overlay And Pad C9-2(631mil,301mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (692.471mil,287.37mil) on Bottom Overlay And Pad C9-1(673.918mil,301mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (692.471mil,314.63mil) on Bottom Overlay And Pad C9-1(673.918mil,301mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (710.37mil,884.529mil) on Bottom Overlay And Pad C5-2(724mil,903.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (710.37mil,964.553mil) on Bottom Overlay And Pad C5-1(724mil,946mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (716.37mil,366.529mil) on Bottom Overlay And Pad C6-1(730mil,385.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (716.37mil,446.553mil) on Bottom Overlay And Pad C6-2(730mil,428mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (737.63mil,884.529mil) on Bottom Overlay And Pad C5-2(724mil,903.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (737.63mil,964.553mil) on Bottom Overlay And Pad C5-1(724mil,946mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (743.63mil,366.529mil) on Bottom Overlay And Pad C6-1(730mil,385.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (743.63mil,446.553mil) on Bottom Overlay And Pad C6-2(730mil,428mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (93.37mil,733.529mil) on Bottom Overlay And Pad C4-2(107mil,752.082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (93.37mil,813.553mil) on Bottom Overlay And Pad C4-1(107mil,795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (98.37mil,609.447mil) on Bottom Overlay And Pad C7-1(112mil,628mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (98.37mil,689.471mil) on Bottom Overlay And Pad C7-2(112mil,670.918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad *1-1(799.292mil,1689.182mil) on Top Layer And Track (826.108mil,1689.182mil)(838.662mil,1689.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad *1-11(130mil,1689.182mil) on Top Layer And Track (51.26mil,1689.182mil)(103.184mil,1689.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad *1-12(130mil,1138mil) on Top Layer And Track (51.26mil,1138mil)(103.184mil,1138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad *1-19(480mil,1138mil) on Top Layer And Track (506.818mil,1138mil)(672.474mil,1138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad *1-20(699.292mil,1138mil) on Top Layer And Track (506.818mil,1138mil)(672.474mil,1138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad *1-22(799.292mil,1138mil) on Top Layer And Track (826.108mil,1138mil)(838.662mil,1138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad *1-3(699.292mil,1689.182mil) on Top Layer And Track (506.818mil,1689.182mil)(672.474mil,1689.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad *1-4(480mil,1689.182mil) on Top Layer And Track (506.818mil,1689.182mil)(672.474mil,1689.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C10-1(236mil,291mil) on Bottom Layer And Track (216.37mil,272.448mil)(216.37mil,303.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C10-1(236mil,291mil) on Bottom Layer And Track (222.37mil,266.448mil)(249.63mil,266.448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(236mil,291mil) on Bottom Layer And Track (255.63mil,272.448mil)(255.63mil,303.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(236mil,333.918mil) on Bottom Layer And Track (216.37mil,321.366mil)(216.37mil,352.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C10-2(236mil,333.918mil) on Bottom Layer And Track (222.37mil,358.472mil)(249.63mil,358.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(236mil,333.918mil) on Bottom Layer And Track (255.63mil,321.366mil)(255.63mil,352.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.112mil < 10mil) Between Pad C1-1(71.082mil,1784mil) on Top Layer And Text "*1" (46mil,1748.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C1-1(71.082mil,1784mil) on Top Layer And Track (46.53mil,1770.37mil)(46.53mil,1797.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C1-1(71.082mil,1784mil) on Top Layer And Track (52.53mil,1764.37mil)(83.636mil,1764.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(71.082mil,1784mil) on Top Layer And Track (52.53mil,1803.63mil)(83.636mil,1803.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.074mil < 10mil) Between Pad C11-1(296mil,645mil) on Top Layer And Text "C12" (271mil,610.918mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C11-1(296mil,645mil) on Top Layer And Track (276.37mil,626.448mil)(276.37mil,657.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C11-1(296mil,645mil) on Top Layer And Track (282.37mil,620.448mil)(309.63mil,620.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(296mil,645mil) on Top Layer And Track (315.63mil,626.448mil)(315.63mil,657.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(296mil,687.918mil) on Top Layer And Track (276.37mil,675.366mil)(276.37mil,706.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C11-2(296mil,687.918mil) on Top Layer And Track (282.37mil,712.472mil)(309.63mil,712.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(296mil,687.918mil) on Top Layer And Track (315.63mil,675.366mil)(315.63mil,706.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(114mil,1784mil) on Top Layer And Track (101.448mil,1764.37mil)(132.554mil,1764.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(114mil,1784mil) on Top Layer And Track (101.448mil,1803.63mil)(132.554mil,1803.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C1-2(114mil,1784mil) on Top Layer And Track (138.554mil,1770.37mil)(138.554mil,1797.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(294mil,562.918mil) on Top Layer And Track (274.37mil,550.366mil)(274.37mil,581.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C12-1(294mil,562.918mil) on Top Layer And Track (280.37mil,587.472mil)(307.63mil,587.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(294mil,562.918mil) on Top Layer And Track (313.63mil,550.366mil)(313.63mil,581.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C12-2(294mil,520mil) on Top Layer And Track (274.37mil,501.448mil)(274.37mil,532.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C12-2(294mil,520mil) on Top Layer And Track (280.37mil,495.448mil)(307.63mil,495.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(294mil,520mil) on Top Layer And Track (313.63mil,501.448mil)(313.63mil,532.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C13-1(393mil,426mil) on Top Layer And Track (365mil,400mil)(365mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.011mil < 10mil) Between Pad C13-1(393mil,426mil) on Top Layer And Track (365mil,400mil)(410mil,400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(393mil,426mil) on Top Layer And Track (365mil,452mil)(410mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(462mil,426mil) on Top Layer And Track (445mil,400mil)(490mil,400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(462mil,426mil) on Top Layer And Track (445mil,452mil)(490mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C13-2(462mil,426mil) on Top Layer And Track (490mil,400mil)(490mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.011mil < 10mil) Between Pad C14-1(217mil,349mil) on Top Layer And Track (191mil,321mil)(191mil,366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C14-1(217mil,349mil) on Top Layer And Track (191mil,321mil)(243mil,321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-1(217mil,349mil) on Top Layer And Track (243mil,321mil)(243mil,366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-2(217mil,418mil) on Top Layer And Track (191mil,401mil)(191mil,446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C14-2(217mil,418mil) on Top Layer And Track (191mil,446mil)(243mil,446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-2(217mil,418mil) on Top Layer And Track (243mil,401mil)(243mil,446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C2-1(116mil,415mil) on Bottom Layer And Track (102.37mil,439.554mil)(129.63mil,439.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(116mil,415mil) on Bottom Layer And Track (135.63mil,402.448mil)(135.63mil,433.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(116mil,415mil) on Bottom Layer And Track (96.37mil,402.448mil)(96.37mil,433.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.805mil < 10mil) Between Pad C2-2(116mil,372.082mil) on Bottom Layer And Text "C3" (126mil,342.918mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C2-2(116mil,372.082mil) on Bottom Layer And Track (102.37mil,347.53mil)(129.63mil,347.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(116mil,372.082mil) on Bottom Layer And Track (135.63mil,353.53mil)(135.63mil,384.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C2-2(116mil,372.082mil) on Bottom Layer And Track (96.37mil,353.53mil)(96.37mil,384.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C3-1(117mil,252mil) on Bottom Layer And Track (103.37mil,227.448mil)(130.63mil,227.448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(117mil,252mil) on Bottom Layer And Track (136.63mil,233.448mil)(136.63mil,264.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C3-1(117mil,252mil) on Bottom Layer And Track (97.37mil,233.448mil)(97.37mil,264.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C3-2(117mil,294.918mil) on Bottom Layer And Track (103.37mil,319.472mil)(130.63mil,319.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(117mil,294.918mil) on Bottom Layer And Track (136.63mil,282.366mil)(136.63mil,313.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(117mil,294.918mil) on Bottom Layer And Track (97.37mil,282.366mil)(97.37mil,313.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(107mil,795mil) on Bottom Layer And Track (126.63mil,782.448mil)(126.63mil,813.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(107mil,795mil) on Bottom Layer And Track (87.37mil,782.448mil)(87.37mil,813.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C4-1(107mil,795mil) on Bottom Layer And Track (93.37mil,819.554mil)(120.63mil,819.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.13mil < 10mil) Between Pad C4-2(107mil,752.082mil) on Bottom Layer And Text "C7" (121mil,719mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(107mil,752.082mil) on Bottom Layer And Track (126.63mil,733.53mil)(126.63mil,764.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C4-2(107mil,752.082mil) on Bottom Layer And Track (87.37mil,733.53mil)(87.37mil,764.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C4-2(107mil,752.082mil) on Bottom Layer And Track (93.37mil,727.53mil)(120.63mil,727.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(724mil,946mil) on Bottom Layer And Track (704.37mil,933.448mil)(704.37mil,964.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C5-1(724mil,946mil) on Bottom Layer And Track (710.37mil,970.554mil)(737.63mil,970.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(724mil,946mil) on Bottom Layer And Track (743.63mil,933.448mil)(743.63mil,964.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C5-2(724mil,903.082mil) on Bottom Layer And Track (704.37mil,884.53mil)(704.37mil,915.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C5-2(724mil,903.082mil) on Bottom Layer And Track (710.37mil,878.53mil)(737.63mil,878.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(724mil,903.082mil) on Bottom Layer And Track (743.63mil,884.53mil)(743.63mil,915.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C6-1(730mil,385.082mil) on Bottom Layer And Track (710.37mil,366.53mil)(710.37mil,397.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C6-1(730mil,385.082mil) on Bottom Layer And Track (716.37mil,360.53mil)(743.63mil,360.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(730mil,385.082mil) on Bottom Layer And Track (749.63mil,366.53mil)(749.63mil,397.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(730mil,428mil) on Bottom Layer And Track (710.37mil,415.448mil)(710.37mil,446.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C6-2(730mil,428mil) on Bottom Layer And Track (716.37mil,452.554mil)(743.63mil,452.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(730mil,428mil) on Bottom Layer And Track (749.63mil,415.448mil)(749.63mil,446.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.399mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Text "C8" (125.37mil,594.649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Track (131.63mil,609.448mil)(131.63mil,640.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Track (92.37mil,609.448mil)(92.37mil,640.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C7-1(112mil,628mil) on Bottom Layer And Track (98.37mil,603.448mil)(125.63mil,603.448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(112mil,670.918mil) on Bottom Layer And Track (131.63mil,658.366mil)(131.63mil,689.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(112mil,670.918mil) on Bottom Layer And Track (92.37mil,658.366mil)(92.37mil,689.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C7-2(112mil,670.918mil) on Bottom Layer And Track (98.37mil,695.472mil)(125.63mil,695.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C8-1(116mil,547mil) on Bottom Layer And Track (102.37mil,571.554mil)(129.63mil,571.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(116mil,547mil) on Bottom Layer And Track (135.63mil,534.448mil)(135.63mil,565.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(116mil,547mil) on Bottom Layer And Track (96.37mil,534.448mil)(96.37mil,565.554mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Pad C8-2(116mil,504.082mil) on Bottom Layer And Text "C2" (125mil,463mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C8-2(116mil,504.082mil) on Bottom Layer And Track (102.37mil,479.53mil)(129.63mil,479.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(116mil,504.082mil) on Bottom Layer And Track (135.63mil,485.53mil)(135.63mil,516.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C8-2(116mil,504.082mil) on Bottom Layer And Track (96.37mil,485.53mil)(96.37mil,516.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(673.918mil,301mil) on Bottom Layer And Track (661.366mil,281.37mil)(692.472mil,281.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(673.918mil,301mil) on Bottom Layer And Track (661.366mil,320.63mil)(692.472mil,320.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C9-1(673.918mil,301mil) on Bottom Layer And Track (698.472mil,287.37mil)(698.472mil,314.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C9-2(631mil,301mil) on Bottom Layer And Track (606.448mil,287.37mil)(606.448mil,314.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C9-2(631mil,301mil) on Bottom Layer And Track (612.448mil,281.37mil)(643.554mil,281.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(631mil,301mil) on Bottom Layer And Track (612.448mil,320.63mil)(643.554mil,320.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.882mil < 10mil) Between Pad JP1-1(39mil,129mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.51mil < 10mil) Between Pad JP1-1(39mil,129mil) on Multi-Layer And Track (9.37mil,101.002mil)(69.37mil,101.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.142mil < 10mil) Between Pad JP1-1(39mil,129mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-10(39mil,579mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-10(39mil,579mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-11(39mil,629mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-11(39mil,629mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-12(39mil,679mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-12(39mil,679mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-13(39mil,729mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-13(39mil,729mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-14(39mil,779mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-14(39mil,779mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-15(39mil,829mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-15(39mil,829mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-16(39mil,879mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-16(39mil,879mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-17(39mil,929mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-17(39mil,929mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-18(39mil,979mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad JP1-18(39mil,979mil) on Multi-Layer And Track (9.37mil,1007mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-18(39mil,979mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-2(39mil,179.002mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-2(39mil,179.002mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-3(39mil,229.002mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-3(39mil,229.002mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-4(39mil,279.002mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-4(39mil,279.002mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-5(39mil,329.002mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-5(39mil,329.002mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-6(39mil,379mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-6(39mil,379mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-7(39mil,429mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-7(39mil,429mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-8(39mil,479mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-8(39mil,479mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP1-9(39mil,529mil) on Multi-Layer And Track (69.37mil,101.002mil)(69.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP1-9(39mil,529mil) on Multi-Layer And Track (9.37mil,101.002mil)(9.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.142mil < 10mil) Between Pad JP2-1(826mil,129mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.51mil < 10mil) Between Pad JP2-1(826mil,129mil) on Multi-Layer And Track (796.37mil,101.002mil)(856.37mil,101.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.882mil < 10mil) Between Pad JP2-1(826mil,129mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-10(826mil,579mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-10(826mil,579mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-11(826mil,629mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-11(826mil,629mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-12(826mil,679mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-12(826mil,679mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-13(826mil,729mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-13(826mil,729mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-14(826mil,779mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-14(826mil,779mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-15(826mil,829mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-15(826mil,829mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-16(826mil,879mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-16(826mil,879mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-17(826mil,929mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-17(826mil,929mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad JP2-18(826mil,979mil) on Multi-Layer And Track (796.37mil,1007mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-18(826mil,979mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-18(826mil,979mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-2(826mil,179.002mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-2(826mil,179.002mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-3(826mil,229.002mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-3(826mil,229.002mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-4(826mil,279.002mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-4(826mil,279.002mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-5(826mil,329.002mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-5(826mil,329.002mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-6(826mil,379mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-6(826mil,379mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-7(826mil,429mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-7(826mil,429mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-8(826mil,479mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-8(826mil,479mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad JP2-9(826mil,529mil) on Multi-Layer And Track (796.37mil,101.002mil)(796.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.591mil < 10mil) Between Pad JP2-9(826mil,529mil) on Multi-Layer And Track (856.37mil,101.002mil)(856.37mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (552.168mil,652.638mil)(563.976mil,640.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (563.976mil,640.83mil)(567.92mil,640.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.693mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (567.92mil,640.83mil)(595.476mil,640.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (568.22mil,708.154mil)(581.606mil,694.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (581.606mil,694.768mil)(581.606mil,708.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (581.606mil,694.768mil)(594.6mil,707.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (595.476mil,640.83mil)(599.414mil,640.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad LED1-1(582mil,668mil) on Top Layer And Track (599.414mil,640.83mil)(611.228mil,652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (552.08mil,754.218mil)(610.346mil,754.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (567.828mil,708.154mil)(568.22mil,708.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (567.828mil,708.154mil)(594.6mil,708.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (568.22mil,708.154mil)(581.606mil,694.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (581.606mil,694.768mil)(581.606mil,708.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.024mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (581.606mil,694.768mil)(594.6mil,707.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED1-2(581.724mil,730.952mil) on Top Layer And Track (594.6mil,707.762mil)(594.6mil,708.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (463.168mil,653.638mil)(474.976mil,641.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (474.976mil,641.83mil)(478.92mil,641.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.693mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (478.92mil,641.83mil)(506.476mil,641.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (479.22mil,709.154mil)(492.606mil,695.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (492.606mil,695.768mil)(492.606mil,709.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (492.606mil,695.768mil)(505.6mil,708.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (506.476mil,641.83mil)(510.414mil,641.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad LED2-1(493mil,669mil) on Top Layer And Track (510.414mil,641.83mil)(522.228mil,653.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (463.08mil,755.218mil)(521.346mil,755.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (478.828mil,709.154mil)(479.22mil,709.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (478.828mil,709.154mil)(505.6mil,709.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (479.22mil,709.154mil)(492.606mil,695.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (492.606mil,695.768mil)(492.606mil,709.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.024mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (492.606mil,695.768mil)(505.6mil,708.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED2-2(492.724mil,731.952mil) on Top Layer And Track (505.6mil,708.762mil)(505.6mil,709.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P1-1(486.772mil,263mil) on Top Layer And Track (504.73mil,264.97mil)(548.54mil,264.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P1-5(384.41mil,263mil) on Top Layer And Track (322.644mil,264.97mil)(366.452mil,264.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R1-1(338mil,300mil) on Bottom Layer And Track (318.37mil,279.866mil)(318.37mil,308.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R1-1(338mil,300mil) on Bottom Layer And Track (318.37mil,279.866mil)(357.63mil,279.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(338mil,300mil) on Bottom Layer And Track (357.63mil,279.866mil)(357.63mil,308.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(176mil,330.08mil) on Bottom Layer And Track (156.37mil,321.946mil)(156.37mil,350.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R2-1(176mil,330.08mil) on Bottom Layer And Track (156.37mil,350.216mil)(195.63mil,350.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(176mil,330.08mil) on Bottom Layer And Track (195.63mil,321.946mil)(195.63mil,350.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R2-2(176mil,296mil) on Bottom Layer And Track (156.37mil,275.866mil)(156.37mil,304.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R2-2(176mil,296mil) on Bottom Layer And Track (156.37mil,275.866mil)(195.63mil,275.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(176mil,296mil) on Bottom Layer And Track (195.63mil,275.866mil)(195.63mil,304.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R3-1(221mil,511.92mil) on Top Layer And Track (201.37mil,491.786mil)(201.37mil,520.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R3-1(221mil,511.92mil) on Top Layer And Track (201.37mil,491.786mil)(240.63mil,491.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(221mil,511.92mil) on Top Layer And Track (240.63mil,491.786mil)(240.63mil,520.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(221mil,546mil) on Top Layer And Track (201.37mil,537.866mil)(201.37mil,566.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R3-2(221mil,546mil) on Top Layer And Track (201.37mil,566.136mil)(240.63mil,566.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(221mil,546mil) on Top Layer And Track (240.63mil,537.866mil)(240.63mil,566.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R5-1(159mil,512.92mil) on Top Layer And Track (139.37mil,492.786mil)(139.37mil,521.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R5-1(159mil,512.92mil) on Top Layer And Track (139.37mil,492.786mil)(178.63mil,492.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(159mil,512.92mil) on Top Layer And Track (178.63mil,492.786mil)(178.63mil,521.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(159mil,547mil) on Top Layer And Track (139.37mil,538.866mil)(139.37mil,567.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R5-2(159mil,547mil) on Top Layer And Track (139.37mil,567.136mil)(178.63mil,567.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(159mil,547mil) on Top Layer And Track (178.63mil,538.866mil)(178.63mil,567.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(534mil,325.08mil) on Bottom Layer And Track (514.37mil,316.946mil)(514.37mil,345.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R6-1(534mil,325.08mil) on Bottom Layer And Track (514.37mil,345.216mil)(553.63mil,345.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(534mil,325.08mil) on Bottom Layer And Track (553.63mil,316.946mil)(553.63mil,345.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R6-2(534mil,291mil) on Bottom Layer And Track (514.37mil,270.866mil)(514.37mil,299.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R6-2(534mil,291mil) on Bottom Layer And Track (514.37mil,270.866mil)(553.63mil,270.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(534mil,291mil) on Bottom Layer And Track (553.63mil,270.866mil)(553.63mil,299.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(585.92mil,576mil) on Top Layer And Text "R8" (561.865mil,558.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R7-1(585.92mil,576mil) on Top Layer And Track (565.786mil,556.37mil)(565.786mil,595.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R7-1(585.92mil,576mil) on Top Layer And Track (565.786mil,556.37mil)(594.054mil,556.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(585.92mil,576mil) on Top Layer And Track (565.786mil,595.63mil)(594.054mil,595.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(620mil,576mil) on Top Layer And Track (611.866mil,556.37mil)(640.136mil,556.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(620mil,576mil) on Top Layer And Track (611.866mil,595.63mil)(640.136mil,595.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R7-2(620mil,576mil) on Top Layer And Track (640.136mil,556.37mil)(640.136mil,595.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R8-1(585mil,515mil) on Top Layer And Track (564.866mil,495.37mil)(564.866mil,534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R8-1(585mil,515mil) on Top Layer And Track (564.866mil,495.37mil)(593.134mil,495.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(585mil,515mil) on Top Layer And Track (564.866mil,534.63mil)(593.134mil,534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(619.08mil,515mil) on Top Layer And Track (610.946mil,495.37mil)(639.216mil,495.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(619.08mil,515mil) on Top Layer And Track (610.946mil,534.63mil)(639.216mil,534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R8-2(619.08mil,515mil) on Top Layer And Track (639.216mil,495.37mil)(639.216mil,534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.697mil < 10mil) Between Pad R9-1(149mil,359mil) on Top Layer And Text "U3" (146mil,321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R9-1(149mil,359mil) on Top Layer And Track (129.37mil,338.866mil)(129.37mil,367.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad R9-1(149mil,359mil) on Top Layer And Track (129.37mil,338.866mil)(168.63mil,338.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(149mil,359mil) on Top Layer And Track (168.63mil,338.866mil)(168.63mil,367.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(149mil,393.08mil) on Top Layer And Track (129.37mil,384.946mil)(129.37mil,413.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R9-2(149mil,393.08mil) on Top Layer And Track (129.37mil,413.216mil)(168.63mil,413.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(149mil,393.08mil) on Top Layer And Track (168.63mil,384.946mil)(168.63mil,413.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.225mil < 10mil) Between Pad U1-51(533.77mil,429.14mil) on Bottom Layer And Text "R6" (542mil,369mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.87mil < 10mil) Between Pad U1-52(514.08mil,429.14mil) on Bottom Layer And Text "R6" (542mil,369mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad U1-60(356.6mil,429.14mil) on Bottom Layer And Text "R1" (343mil,377.08mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.388mil < 10mil) Between Pad U1-61(336.92mil,429.14mil) on Bottom Layer And Text "R1" (343mil,377.08mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.813mil < 10mil) Between Pad U1-62(317.23mil,429.14mil) on Bottom Layer And Text "R1" (343mil,377.08mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.54mil < 10mil) Between Pad U2-1(383mil,523mil) on Top Layer And Text "C13" (361mil,476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.838mil < 10mil) Between Pad U2-1(383mil,523mil) on Top Layer And Track (351.508mil,513.158mil)(351.508mil,591.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad U2-1(383mil,523mil) on Top Layer And Track (371.194mil,493.472mil)(469.62mil,493.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.906mil < 10mil) Between Pad U2-2(457.812mil,523mil) on Top Layer And Track (371.194mil,493.472mil)(469.62mil,493.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.838mil < 10mil) Between Pad U2-2(457.812mil,523mil) on Top Layer And Track (489.304mil,513.158mil)(489.304mil,591.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad U2-3(457.812mil,582.054mil) on Top Layer And Track (371.194mil,611.582mil)(469.62mil,611.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.838mil < 10mil) Between Pad U2-3(457.812mil,582.054mil) on Top Layer And Track (489.304mil,513.158mil)(489.304mil,591.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad U2-4(383mil,582.054mil) on Top Layer And Track (351.508mil,513.158mil)(351.508mil,591.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad U2-4(383mil,582.054mil) on Top Layer And Track (371.194mil,611.582mil)(469.62mil,611.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.484mil < 10mil) Between Pad U3-1(217mil,274.78mil) on Top Layer And Track (232.34mil,195.05mil)(232.34mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.203mil < 10mil) Between Pad U3-3(165mil,274.78mil) on Top Layer And Track (149.66mil,195.05mil)(149.66mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.484mil < 10mil) Between Pad U3-4(165mil,198mil) on Top Layer And Track (149.66mil,195.05mil)(149.66mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.484mil < 10mil) Between Pad U3-6(217mil,198mil) on Top Layer And Track (232.34mil,195.05mil)(232.34mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.894mil < 10mil) Between Pad U3-7(191mil,236.39mil) on Top Layer And Track (149.66mil,195.05mil)(149.66mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.894mil < 10mil) Between Pad U3-7(191mil,236.39mil) on Top Layer And Track (232.34mil,195.05mil)(232.34mil,277.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.894mil]
Rule Violations :323

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.902mil < 10mil) Between Arc (102.37mil,485.529mil) on Bottom Overlay And Text "C2" (125mil,463mil) on Bottom Overlay Silk Text to Silk Clearance [3.902mil]
   Violation between Silk To Silk Clearance Constraint: (9.916mil < 10mil) Between Arc (129.63mil,485.529mil) on Bottom Overlay And Text "C2" (125mil,463mil) on Bottom Overlay Silk Text to Silk Clearance [9.916mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (98.37mil,609.447mil) on Bottom Overlay And Text "C8" (125.37mil,594.649mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.62mil < 10mil) Between Text "C14" (187mil,470mil) on Top Overlay And Track (139.37mil,492.786mil)(178.63mil,492.786mil) on Top Overlay Silk Text to Silk Clearance [9.62mil]
   Violation between Silk To Silk Clearance Constraint: (9.62mil < 10mil) Between Text "C14" (187mil,470mil) on Top Overlay And Track (178.63mil,492.786mil)(178.63mil,521.054mil) on Top Overlay Silk Text to Silk Clearance [9.62mil]
   Violation between Silk To Silk Clearance Constraint: (9.956mil < 10mil) Between Text "C14" (187mil,470mil) on Top Overlay And Track (201.37mil,491.786mil)(201.37mil,520.054mil) on Top Overlay Silk Text to Silk Clearance [9.956mil]
   Violation between Silk To Silk Clearance Constraint: (9.956mil < 10mil) Between Text "C14" (187mil,470mil) on Top Overlay And Track (201.37mil,491.786mil)(240.63mil,491.786mil) on Top Overlay Silk Text to Silk Clearance [9.956mil]
   Violation between Silk To Silk Clearance Constraint: (7.069mil < 10mil) Between Text "C14" (187mil,470mil) on Top Overlay And Track (240.63mil,491.786mil)(240.63mil,520.054mil) on Top Overlay Silk Text to Silk Clearance [7.069mil]
   Violation between Silk To Silk Clearance Constraint: (4.661mil < 10mil) Between Text "C2" (125mil,463mil) on Bottom Overlay And Track (102.37mil,479.53mil)(129.63mil,479.53mil) on Bottom Overlay Silk Text to Silk Clearance [4.661mil]
   Violation between Silk To Silk Clearance Constraint: (9.045mil < 10mil) Between Text "C2" (125mil,463mil) on Bottom Overlay And Track (96.37mil,485.53mil)(96.37mil,516.636mil) on Bottom Overlay Silk Text to Silk Clearance [9.045mil]
   Violation between Silk To Silk Clearance Constraint: (9.667mil < 10mil) Between Text "U3" (146mil,321mil) on Top Overlay And Track (129.37mil,338.866mil)(168.63mil,338.866mil) on Top Overlay Silk Text to Silk Clearance [9.667mil]
   Violation between Silk To Silk Clearance Constraint: (9.629mil < 10mil) Between Text "U3" (146mil,321mil) on Top Overlay And Track (168.63mil,338.866mil)(168.63mil,367.134mil) on Top Overlay Silk Text to Silk Clearance [9.629mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00