
---------- Begin Simulation Statistics ----------
final_tick                               161448032000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239684                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667168                       # Number of bytes of host memory used
host_op_rate                                   240155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   417.22                       # Real time elapsed on the host
host_tick_rate                              386965761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161448                       # Number of seconds simulated
sim_ticks                                161448032000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.614480                       # CPI: cycles per instruction
system.cpu.discardedOps                        189430                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28805089                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619394                       # IPC: instructions per cycle
system.cpu.numCycles                        161448032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132642943                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        413543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24777                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485799                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103810                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101808                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51334874                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51334874                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51335384                       # number of overall hits
system.cpu.dcache.overall_hits::total        51335384                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       726579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         726579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       734488                       # number of overall misses
system.cpu.dcache.overall_misses::total        734488                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36924919000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36924919000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36924919000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36924919000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52061453                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52061453                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069872                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50820.239781                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50820.239781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50273.005141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50273.005141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.201047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       605666                       # number of writebacks
system.cpu.dcache.writebacks::total            605666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34038743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34038743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34810179999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34810179999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50435.687678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50435.687678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50981.591946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50981.591946                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40724249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40724249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15619473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15619473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41112371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41112371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40243.719758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40243.719758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14842228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14842228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38242.618659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38242.618659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21305446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21305446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62948.752722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62948.752722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51670                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51670                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19196515000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19196515000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66936.489450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66936.489450                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    771436999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    771436999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97588.488172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97588.488172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.728048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.183854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.728048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104822695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104822695                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685782                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024864                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277928                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277928                       # number of overall hits
system.cpu.icache.overall_hits::total        10277928                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72901000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72901000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72901000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72901000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94309.184994                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94309.184994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94309.184994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94309.184994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71355000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71355000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92309.184994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92309.184994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92309.184994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92309.184994                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277928                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94309.184994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94309.184994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71355000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71355000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92309.184994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92309.184994                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.184786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.155239                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.184786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558175                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 161448032000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460099                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              460099                       # number of overall hits
system.l2.overall_hits::total                  460200                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             222700                       # number of demand (read+write) misses
system.l2.demand_misses::total                 223372                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            222700                       # number of overall misses
system.l2.overall_misses::total                223372                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23084885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23151761000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23084885000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23151761000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683572                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683572                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326772                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326772                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99517.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103659.115402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103646.656698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99517.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103659.115402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103646.656698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              131639                       # number of writebacks
system.l2.writebacks::total                    131639                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        222695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            223367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       222695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           223367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18630567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18684003000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18630567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18684003000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79517.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83659.565774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83647.105436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79517.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83659.565774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83647.105436                       # average overall mshr miss latency
system.l2.replacements                         206960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141418                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15356543000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15356543000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105638.361686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105638.361686                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12449163000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12449163000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85638.361686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85638.361686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99517.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99517.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79517.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79517.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        318681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            318681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        77331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7728342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7728342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99938.472281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99938.472281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        77326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        77326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6181404000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6181404000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79939.528748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79939.528748                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32053.954095                       # Cycle average of tags in use
system.l2.tags.total_refs                     1357607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    239728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.663114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3738.607730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.334378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28230.011987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.114093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.861512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1605333                       # Number of tag accesses
system.l2.tags.data_accesses                  1605333                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    131594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    221806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.085141294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7661                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7661                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              610303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             124102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131639                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223367                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131639                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    889                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.035505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.480036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    104.395506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7532     98.32%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           37      0.48%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           88      1.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7661                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.173215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.141231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3283     42.85%     42.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.42%     44.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3940     51.43%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              317      4.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7661                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   56896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14295488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8424896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  161432268000                       # Total gap between requests
system.mem_ctrls.avgGap                     454731.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14195584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8420096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 266389.125139661075                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 87926646.265963777900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52153599.493860661983                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222695                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       131639                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18930500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7183546250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3956302415750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28170.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32257.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30054181.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14252480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14295488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8424896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8424896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       222695                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         223367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       131639                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        131639                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       266389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88279057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88545446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       266389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       266389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52183330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52183330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52183330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       266389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88279057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       140728776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               222478                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              131564                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8377                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3031014250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1112390000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7202476750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13623.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32373.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              134266                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73209                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       146567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.596110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.517381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.680633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       108154     73.79%     73.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16206     11.06%     84.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4984      3.40%     88.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1206      0.82%     89.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8868      6.05%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          839      0.57%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          349      0.24%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          321      0.22%     96.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5640      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       146567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14238592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8420096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.193035                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               52.153599                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       517678560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       275152680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      789626880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     341080020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12744560400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  34583920650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32872784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82124803350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.676398                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85094374750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5390978250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  70962679000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       528809820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       281069085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      798866040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     345684060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12744560400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34494073260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32948445120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82141507785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.779864                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  85294613250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5390978250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  70762440500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       131639                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145369                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77998                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       636910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 636910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22720384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22720384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            223367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  223367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              223367                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           940099000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1210752750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286787                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047373                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82461760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82532544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          206960                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8424896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           890532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164783                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865678     97.21%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24847      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             890532                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 161448032000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2577678000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048401995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
