/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _DWC_USB20_PHY_1P_MS_OTG0_NS_H_
#define _DWC_USB20_PHY_1P_MS_OTG0_NS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: usb20_phy                                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1081            */
/* Register: usb20_phy.PORT0_STAT_RO_0                                     */
#define USB20_PHY_PORT0_STAT_RO_0_ADDRESS 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_BYTE_ADDRESS 0x0u
/* Register: usb20_phy.PORT0_STAT_RO_1                                     */
#define USB20_PHY_PORT0_STAT_RO_1_ADDRESS 0x1u
#define USB20_PHY_PORT0_STAT_RO_1_BYTE_ADDRESS 0x1u
/* Register: usb20_phy.PORT0_STAT_RO_2                                     */
#define USB20_PHY_PORT0_STAT_RO_2_ADDRESS 0x2u
#define USB20_PHY_PORT0_STAT_RO_2_BYTE_ADDRESS 0x2u
/* Register: usb20_phy.PORT0_STAT_RO_3                                     */
#define USB20_PHY_PORT0_STAT_RO_3_ADDRESS 0x3u
#define USB20_PHY_PORT0_STAT_RO_3_BYTE_ADDRESS 0x3u
/* Register: usb20_phy.PORT0_STAT_RO_4                                     */
#define USB20_PHY_PORT0_STAT_RO_4_ADDRESS 0x4u
#define USB20_PHY_PORT0_STAT_RO_4_BYTE_ADDRESS 0x4u
/* Register: usb20_phy.PORT0_STAT_RO_5                                     */
#define USB20_PHY_PORT0_STAT_RO_5_ADDRESS 0x5u
#define USB20_PHY_PORT0_STAT_RO_5_BYTE_ADDRESS 0x5u
/* Register: usb20_phy.PORT0_STAT_RO_6                                     */
#define USB20_PHY_PORT0_STAT_RO_6_ADDRESS 0x6u
#define USB20_PHY_PORT0_STAT_RO_6_BYTE_ADDRESS 0x6u
/* Register: usb20_phy.PORT0_STAT_RO_7                                     */
#define USB20_PHY_PORT0_STAT_RO_7_ADDRESS 0x7u
#define USB20_PHY_PORT0_STAT_RO_7_BYTE_ADDRESS 0x7u
/* Register: usb20_phy.PORT0_STAT_RO_8                                     */
#define USB20_PHY_PORT0_STAT_RO_8_ADDRESS 0x8u
#define USB20_PHY_PORT0_STAT_RO_8_BYTE_ADDRESS 0x8u
/* Register: usb20_phy.PORT0_STAT_RO_9                                     */
#define USB20_PHY_PORT0_STAT_RO_9_ADDRESS 0x9u
#define USB20_PHY_PORT0_STAT_RO_9_BYTE_ADDRESS 0x9u
/* Register: usb20_phy.PORT0_STAT_RO_10                                    */
#define USB20_PHY_PORT0_STAT_RO_10_ADDRESS 0xau
#define USB20_PHY_PORT0_STAT_RO_10_BYTE_ADDRESS 0xau
/* Register: usb20_phy.PORT0_STAT_RO_11                                    */
#define USB20_PHY_PORT0_STAT_RO_11_ADDRESS 0xbu
#define USB20_PHY_PORT0_STAT_RO_11_BYTE_ADDRESS 0xbu
/* Register: usb20_phy.PORT0_STAT_RO_12                                    */
#define USB20_PHY_PORT0_STAT_RO_12_ADDRESS 0xcu
#define USB20_PHY_PORT0_STAT_RO_12_BYTE_ADDRESS 0xcu
/* Register: usb20_phy.PORT0_STAT_RO_13                                    */
#define USB20_PHY_PORT0_STAT_RO_13_ADDRESS 0xdu
#define USB20_PHY_PORT0_STAT_RO_13_BYTE_ADDRESS 0xdu
/* Register: usb20_phy.PORT0_STAT_RO_14                                    */
#define USB20_PHY_PORT0_STAT_RO_14_ADDRESS 0xeu
#define USB20_PHY_PORT0_STAT_RO_14_BYTE_ADDRESS 0xeu
/* Register: usb20_phy.PORT0_STAT_RO_15                                    */
#define USB20_PHY_PORT0_STAT_RO_15_ADDRESS 0xfu
#define USB20_PHY_PORT0_STAT_RO_15_BYTE_ADDRESS 0xfu
/* Register: usb20_phy.PORT0_OVRD_RW_0                                     */
#define USB20_PHY_PORT0_OVRD_RW_0_ADDRESS 0x10u
#define USB20_PHY_PORT0_OVRD_RW_0_BYTE_ADDRESS 0x10u
/* Register: usb20_phy.PORT0_OVRD_RW_1                                     */
#define USB20_PHY_PORT0_OVRD_RW_1_ADDRESS 0x11u
#define USB20_PHY_PORT0_OVRD_RW_1_BYTE_ADDRESS 0x11u
/* Register: usb20_phy.PORT0_OVRD_RW_2                                     */
#define USB20_PHY_PORT0_OVRD_RW_2_ADDRESS 0x12u
#define USB20_PHY_PORT0_OVRD_RW_2_BYTE_ADDRESS 0x12u
/* Register: usb20_phy.PORT0_OVRD_RW_3                                     */
#define USB20_PHY_PORT0_OVRD_RW_3_ADDRESS 0x13u
#define USB20_PHY_PORT0_OVRD_RW_3_BYTE_ADDRESS 0x13u
/* Register: usb20_phy.PORT0_OVRD_RW_4                                     */
#define USB20_PHY_PORT0_OVRD_RW_4_ADDRESS 0x14u
#define USB20_PHY_PORT0_OVRD_RW_4_BYTE_ADDRESS 0x14u
/* Register: usb20_phy.PORT0_OVRD_RW_5                                     */
#define USB20_PHY_PORT0_OVRD_RW_5_ADDRESS 0x15u
#define USB20_PHY_PORT0_OVRD_RW_5_BYTE_ADDRESS 0x15u
/* Register: usb20_phy.PORT0_OVRD_RW_6                                     */
#define USB20_PHY_PORT0_OVRD_RW_6_ADDRESS 0x16u
#define USB20_PHY_PORT0_OVRD_RW_6_BYTE_ADDRESS 0x16u
/* Register: usb20_phy.PORT0_OVRD_RW_7                                     */
#define USB20_PHY_PORT0_OVRD_RW_7_ADDRESS 0x17u
#define USB20_PHY_PORT0_OVRD_RW_7_BYTE_ADDRESS 0x17u
/* Register: usb20_phy.PORT0_OVRD_RW_8                                     */
#define USB20_PHY_PORT0_OVRD_RW_8_ADDRESS 0x18u
#define USB20_PHY_PORT0_OVRD_RW_8_BYTE_ADDRESS 0x18u
/* Register: usb20_phy.PORT0_OVRD_RW_9                                     */
#define USB20_PHY_PORT0_OVRD_RW_9_ADDRESS 0x19u
#define USB20_PHY_PORT0_OVRD_RW_9_BYTE_ADDRESS 0x19u
/* Register: usb20_phy.PORT0_OVRD_RW_10                                    */
#define USB20_PHY_PORT0_OVRD_RW_10_ADDRESS 0x1au
#define USB20_PHY_PORT0_OVRD_RW_10_BYTE_ADDRESS 0x1au
/* Register: usb20_phy.PORT0_OVRD_RW_11                                    */
#define USB20_PHY_PORT0_OVRD_RW_11_ADDRESS 0x1bu
#define USB20_PHY_PORT0_OVRD_RW_11_BYTE_ADDRESS 0x1bu
/* Register: usb20_phy.PORT0_OVRD_RW_12                                    */
#define USB20_PHY_PORT0_OVRD_RW_12_ADDRESS 0x1cu
#define USB20_PHY_PORT0_OVRD_RW_12_BYTE_ADDRESS 0x1cu
/* Register: usb20_phy.PORT0_OVRD_RW_13                                    */
#define USB20_PHY_PORT0_OVRD_RW_13_ADDRESS 0x1du
#define USB20_PHY_PORT0_OVRD_RW_13_BYTE_ADDRESS 0x1du
/* Register: usb20_phy.PORT0_OVRD_RW_14                                    */
#define USB20_PHY_PORT0_OVRD_RW_14_ADDRESS 0x1eu
#define USB20_PHY_PORT0_OVRD_RW_14_BYTE_ADDRESS 0x1eu
/* Register: usb20_phy.PORT0_OVRD_RW_15                                    */
#define USB20_PHY_PORT0_OVRD_RW_15_ADDRESS 0x1fu
#define USB20_PHY_PORT0_OVRD_RW_15_BYTE_ADDRESS 0x1fu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: usb20_phy                                              */
/* Addressmap template: usb20_phy                                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 18              */
#define USB20_PHY_SIZE 0x20u
#define USB20_PHY_BYTE_SIZE 0x20u
/* Register member: usb20_phy.PORT0_STAT_RO_0                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_0                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_0                */
#define USB20_PHY_PORT0_STAT_RO_0_OFFSET 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_BYTE_OFFSET 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_0_RESET_MASK 0x0bu
#define USB20_PHY_PORT0_STAT_RO_0_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_0_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_1                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_1                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_1                */
#define USB20_PHY_PORT0_STAT_RO_1_OFFSET 0x1u
#define USB20_PHY_PORT0_STAT_RO_1_BYTE_OFFSET 0x1u
#define USB20_PHY_PORT0_STAT_RO_1_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_1_RESET_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_1_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_1_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_2                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_2                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_2                */
#define USB20_PHY_PORT0_STAT_RO_2_OFFSET 0x2u
#define USB20_PHY_PORT0_STAT_RO_2_BYTE_OFFSET 0x2u
#define USB20_PHY_PORT0_STAT_RO_2_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_2_RESET_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_2_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_2_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_3                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_3                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_3                */
#define USB20_PHY_PORT0_STAT_RO_3_OFFSET 0x3u
#define USB20_PHY_PORT0_STAT_RO_3_BYTE_OFFSET 0x3u
#define USB20_PHY_PORT0_STAT_RO_3_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_3_RESET_MASK 0x09u
#define USB20_PHY_PORT0_STAT_RO_3_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_3_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_4                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_4                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_4                */
#define USB20_PHY_PORT0_STAT_RO_4_OFFSET 0x4u
#define USB20_PHY_PORT0_STAT_RO_4_BYTE_OFFSET 0x4u
#define USB20_PHY_PORT0_STAT_RO_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_4_RESET_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_4_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_4_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_5                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_5                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_5                */
#define USB20_PHY_PORT0_STAT_RO_5_OFFSET 0x5u
#define USB20_PHY_PORT0_STAT_RO_5_BYTE_OFFSET 0x5u
#define USB20_PHY_PORT0_STAT_RO_5_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_5_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_5_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_5_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_6                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_6                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_6                */
#define USB20_PHY_PORT0_STAT_RO_6_OFFSET 0x6u
#define USB20_PHY_PORT0_STAT_RO_6_BYTE_OFFSET 0x6u
#define USB20_PHY_PORT0_STAT_RO_6_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_6_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_6_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_6_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_7                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_7                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_7                */
#define USB20_PHY_PORT0_STAT_RO_7_OFFSET 0x7u
#define USB20_PHY_PORT0_STAT_RO_7_BYTE_OFFSET 0x7u
#define USB20_PHY_PORT0_STAT_RO_7_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_7_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_7_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_7_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_8                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_8                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_8                */
#define USB20_PHY_PORT0_STAT_RO_8_OFFSET 0x8u
#define USB20_PHY_PORT0_STAT_RO_8_BYTE_OFFSET 0x8u
#define USB20_PHY_PORT0_STAT_RO_8_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_8_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_9                              */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_9                    */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_9                */
#define USB20_PHY_PORT0_STAT_RO_9_OFFSET 0x9u
#define USB20_PHY_PORT0_STAT_RO_9_BYTE_OFFSET 0x9u
#define USB20_PHY_PORT0_STAT_RO_9_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_9_RESET_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_9_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_9_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_10                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_10                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_10               */
#define USB20_PHY_PORT0_STAT_RO_10_OFFSET 0xau
#define USB20_PHY_PORT0_STAT_RO_10_BYTE_OFFSET 0xau
#define USB20_PHY_PORT0_STAT_RO_10_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_10_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_10_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_10_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_11                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_11                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_11               */
#define USB20_PHY_PORT0_STAT_RO_11_OFFSET 0xbu
#define USB20_PHY_PORT0_STAT_RO_11_BYTE_OFFSET 0xbu
#define USB20_PHY_PORT0_STAT_RO_11_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_11_RESET_MASK 0x0du
#define USB20_PHY_PORT0_STAT_RO_11_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_11_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_12                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_12                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_12               */
#define USB20_PHY_PORT0_STAT_RO_12_OFFSET 0xcu
#define USB20_PHY_PORT0_STAT_RO_12_BYTE_OFFSET 0xcu
#define USB20_PHY_PORT0_STAT_RO_12_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_STAT_RO_12_RESET_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_12_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_12_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_13                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_13                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_13               */
#define USB20_PHY_PORT0_STAT_RO_13_OFFSET 0xdu
#define USB20_PHY_PORT0_STAT_RO_13_BYTE_OFFSET 0xdu
#define USB20_PHY_PORT0_STAT_RO_13_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_13_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_13_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_13_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_14                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_14                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_14               */
#define USB20_PHY_PORT0_STAT_RO_14_OFFSET 0xeu
#define USB20_PHY_PORT0_STAT_RO_14_BYTE_OFFSET 0xeu
#define USB20_PHY_PORT0_STAT_RO_14_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_14_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_14_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_14_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_STAT_RO_15                             */
/* Register type referenced: usb20_phy::PORT0_STAT_RO_15                   */
/* Register template referenced: usb20_phy::PORT0_STAT_RO_15               */
#define USB20_PHY_PORT0_STAT_RO_15_OFFSET 0xfu
#define USB20_PHY_PORT0_STAT_RO_15_BYTE_OFFSET 0xfu
#define USB20_PHY_PORT0_STAT_RO_15_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_15_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_15_READ_MASK 0xffu
#define USB20_PHY_PORT0_STAT_RO_15_WRITE_MASK 0x00u
/* Register member: usb20_phy.PORT0_OVRD_RW_0                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_0                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_0                */
#define USB20_PHY_PORT0_OVRD_RW_0_OFFSET 0x10u
#define USB20_PHY_PORT0_OVRD_RW_0_BYTE_OFFSET 0x10u
#define USB20_PHY_PORT0_OVRD_RW_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_0_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_1                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_1                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_1                */
#define USB20_PHY_PORT0_OVRD_RW_1_OFFSET 0x11u
#define USB20_PHY_PORT0_OVRD_RW_1_BYTE_OFFSET 0x11u
#define USB20_PHY_PORT0_OVRD_RW_1_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_1_RESET_MASK 0xf0u
#define USB20_PHY_PORT0_OVRD_RW_1_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_1_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_2                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_2                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_2                */
#define USB20_PHY_PORT0_OVRD_RW_2_OFFSET 0x12u
#define USB20_PHY_PORT0_OVRD_RW_2_BYTE_OFFSET 0x12u
#define USB20_PHY_PORT0_OVRD_RW_2_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_2_RESET_MASK 0xf0u
#define USB20_PHY_PORT0_OVRD_RW_2_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_2_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_3                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_3                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_3                */
#define USB20_PHY_PORT0_OVRD_RW_3_OFFSET 0x13u
#define USB20_PHY_PORT0_OVRD_RW_3_BYTE_OFFSET 0x13u
#define USB20_PHY_PORT0_OVRD_RW_3_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_3_RESET_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_3_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_3_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_4                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_4                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_4                */
#define USB20_PHY_PORT0_OVRD_RW_4_OFFSET 0x14u
#define USB20_PHY_PORT0_OVRD_RW_4_BYTE_OFFSET 0x14u
#define USB20_PHY_PORT0_OVRD_RW_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_4_RESET_MASK 0xf4u
#define USB20_PHY_PORT0_OVRD_RW_4_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_4_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_5                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_5                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_5                */
#define USB20_PHY_PORT0_OVRD_RW_5_OFFSET 0x15u
#define USB20_PHY_PORT0_OVRD_RW_5_BYTE_OFFSET 0x15u
#define USB20_PHY_PORT0_OVRD_RW_5_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_5_RESET_MASK 0x33u
#define USB20_PHY_PORT0_OVRD_RW_5_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_5_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_6                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_6                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_6                */
#define USB20_PHY_PORT0_OVRD_RW_6_OFFSET 0x16u
#define USB20_PHY_PORT0_OVRD_RW_6_BYTE_OFFSET 0x16u
#define USB20_PHY_PORT0_OVRD_RW_6_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_6_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_7                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_7                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_7                */
#define USB20_PHY_PORT0_OVRD_RW_7_OFFSET 0x17u
#define USB20_PHY_PORT0_OVRD_RW_7_BYTE_OFFSET 0x17u
#define USB20_PHY_PORT0_OVRD_RW_7_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_7_RESET_MASK 0x88u
#define USB20_PHY_PORT0_OVRD_RW_7_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_7_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_8                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_8                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_8                */
#define USB20_PHY_PORT0_OVRD_RW_8_OFFSET 0x18u
#define USB20_PHY_PORT0_OVRD_RW_8_BYTE_OFFSET 0x18u
#define USB20_PHY_PORT0_OVRD_RW_8_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_8_RESET_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_8_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_8_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_9                              */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_9                    */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_9                */
#define USB20_PHY_PORT0_OVRD_RW_9_OFFSET 0x19u
#define USB20_PHY_PORT0_OVRD_RW_9_BYTE_OFFSET 0x19u
#define USB20_PHY_PORT0_OVRD_RW_9_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_9_RESET_MASK 0xfcu
#define USB20_PHY_PORT0_OVRD_RW_9_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_9_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_10                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_10                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_10               */
#define USB20_PHY_PORT0_OVRD_RW_10_OFFSET 0x1au
#define USB20_PHY_PORT0_OVRD_RW_10_BYTE_OFFSET 0x1au
#define USB20_PHY_PORT0_OVRD_RW_10_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_10_RESET_MASK 0xf0u
#define USB20_PHY_PORT0_OVRD_RW_10_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_10_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_11                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_11                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_11               */
#define USB20_PHY_PORT0_OVRD_RW_11_OFFSET 0x1bu
#define USB20_PHY_PORT0_OVRD_RW_11_BYTE_OFFSET 0x1bu
#define USB20_PHY_PORT0_OVRD_RW_11_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_11_RESET_MASK 0xf7u
#define USB20_PHY_PORT0_OVRD_RW_11_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_11_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_12                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_12                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_12               */
#define USB20_PHY_PORT0_OVRD_RW_12_OFFSET 0x1cu
#define USB20_PHY_PORT0_OVRD_RW_12_BYTE_OFFSET 0x1cu
#define USB20_PHY_PORT0_OVRD_RW_12_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_12_RESET_MASK 0x11u
#define USB20_PHY_PORT0_OVRD_RW_12_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_12_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_13                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_13                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_13               */
#define USB20_PHY_PORT0_OVRD_RW_13_OFFSET 0x1du
#define USB20_PHY_PORT0_OVRD_RW_13_BYTE_OFFSET 0x1du
#define USB20_PHY_PORT0_OVRD_RW_13_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_13_RESET_MASK 0xccu
#define USB20_PHY_PORT0_OVRD_RW_13_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_13_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_14                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_14                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_14               */
#define USB20_PHY_PORT0_OVRD_RW_14_OFFSET 0x1eu
#define USB20_PHY_PORT0_OVRD_RW_14_BYTE_OFFSET 0x1eu
#define USB20_PHY_PORT0_OVRD_RW_14_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_14_RESET_MASK 0xfeu
#define USB20_PHY_PORT0_OVRD_RW_14_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_14_WRITE_MASK 0xffu
/* Register member: usb20_phy.PORT0_OVRD_RW_15                             */
/* Register type referenced: usb20_phy::PORT0_OVRD_RW_15                   */
/* Register template referenced: usb20_phy::PORT0_OVRD_RW_15               */
#define USB20_PHY_PORT0_OVRD_RW_15_OFFSET 0x1fu
#define USB20_PHY_PORT0_OVRD_RW_15_BYTE_OFFSET 0x1fu
#define USB20_PHY_PORT0_OVRD_RW_15_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_VALUE 0x00u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_15_READ_MASK 0xffu
#define USB20_PHY_PORT0_OVRD_RW_15_WRITE_MASK 0xffu

/* Register type: usb20_phy::PORT0_STAT_RO_0                               */
/* Register template: usb20_phy::PORT0_STAT_RO_0                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 21              */
/* Field member: usb20_phy::PORT0_STAT_RO_0.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 48              */
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_0.PLL_Lock                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 42              */
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_0.RX_Squelch                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 37              */
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_0.RESERVED_1                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 31              */
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_0.RESERVED_0                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 25              */
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_1                               */
/* Register template: usb20_phy::PORT0_STAT_RO_1                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 54              */
/* Field member: usb20_phy::PORT0_STAT_RO_1.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 82              */
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_1.vbus_valid_pu                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 76              */
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_1.otg_pu                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 70              */
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_1_OTG_PU_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_1.tx_vref_vreg_pu                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 64              */
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_SET(x) \
   (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_1.sqrx_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 58              */
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_2                               */
/* Register template: usb20_phy::PORT0_STAT_RO_2                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 88              */
/* Field member: usb20_phy::PORT0_STAT_RO_2.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 116             */
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_2.comp_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 110             */
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_2_COMP_PU_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_2.bias_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 104             */
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_2.pll_pu                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 98              */
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_2_PLL_PU_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_2.xo_pu                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 92              */
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_2_XO_PU_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_3                               */
/* Register template: usb20_phy::PORT0_STAT_RO_3                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 122             */
/* Field member: usb20_phy::PORT0_STAT_RO_3.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 148             */
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_3.shrtser_shortdet               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 142             */
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_GET(x) \
   (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_SET(x) \
   (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_3.TxValid                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 137             */
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_3_TXVALID_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_3.TxValidH                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 132             */
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_3.TxReady                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 126             */
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_3_TXREADY_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_4                               */
/* Register template: usb20_phy::PORT0_STAT_RO_4                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 154             */
/* Field member: usb20_phy::PORT0_STAT_RO_4.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 182             */
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_4.RxActive                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 176             */
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_4.RxValid                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 170             */
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_4_RXVALID_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_4.RxValidH                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 164             */
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_4.RxError                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 158             */
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_4_RXERROR_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_5                               */
/* Register template: usb20_phy::PORT0_STAT_RO_5                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 188             */
/* Field member: usb20_phy::PORT0_STAT_RO_5.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 197             */
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_5.DataOut                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 192             */
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_5_DATAOUT_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_6                               */
/* Register template: usb20_phy::PORT0_STAT_RO_6                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 203             */
/* Field member: usb20_phy::PORT0_STAT_RO_6.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 212             */
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_6.tx_sliver_en_ct                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 207             */
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_7                               */
/* Register template: usb20_phy::PORT0_STAT_RO_7                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 218             */
/* Field member: usb20_phy::PORT0_STAT_RO_7.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 227             */
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_7.DataIn                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 222             */
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_7_DATAIN_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_8                               */
/* Register template: usb20_phy::PORT0_STAT_RO_8                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 233             */
/* Field member: usb20_phy::PORT0_STAT_RO_8.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 257             */
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_8.DMinus                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 252             */
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_8_DMINUS_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_8.DPlus                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 247             */
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_8_DPLUS_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_8.HSData                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 242             */
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_8_HSDATA_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_8.FSData                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 237             */
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_8_FSDATA_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_9                               */
/* Register template: usb20_phy::PORT0_STAT_RO_9                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 263             */
/* Field member: usb20_phy::PORT0_STAT_RO_9.RESERVED_7_4                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 291             */
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_9.RESERVED_3                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 285             */
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_9.tx_short                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 279             */
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_9.bistDone                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 273             */
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_9_BISTDONE_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_9.bistError                      */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 267             */
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_9_BISTERROR_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_10                              */
/* Register template: usb20_phy::PORT0_STAT_RO_10                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 297             */
/* Field member: usb20_phy::PORT0_STAT_RO_10.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 306             */
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_10.RESERVED_3_0                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 301             */
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_11                              */
/* Register template: usb20_phy::PORT0_STAT_RO_11                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 312             */
/* Field member: usb20_phy::PORT0_STAT_RO_11.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 339             */
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_11.RESERVED_3                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 333             */
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_11.comp_dis_latch_enb            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 327             */
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_GET(x) \
   (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_SET(x) \
   (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_11.comp_dis                      */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 322             */
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_11.RESERVED_0                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 316             */
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_12                              */
/* Register template: usb20_phy::PORT0_STAT_RO_12                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 345             */
/* Field member: usb20_phy::PORT0_STAT_RO_12.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 373             */
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_12.underOverDebug                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 367             */
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_LSB 3u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_SET(x) \
   (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_STAT_RO_12.receive_start                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 361             */
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_MSB 2u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_LSB 2u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_STAT_RO_12.RESERVED_1                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 355             */
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_MSB 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_LSB 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_STAT_RO_12.RESERVED_0                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 349             */
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_MSB 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_WIDTH 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_RESET 0x0u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_STAT_RO_13                              */
/* Register template: usb20_phy::PORT0_STAT_RO_13                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 379             */
/* Field member: usb20_phy::PORT0_STAT_RO_13.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 388             */
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_13.tap_val                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 383             */
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_14                              */
/* Register template: usb20_phy::PORT0_STAT_RO_14                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 394             */
/* Field member: usb20_phy::PORT0_STAT_RO_14.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 403             */
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_14.RESERVED_3_0                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 398             */
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_STAT_RO_15                              */
/* Register template: usb20_phy::PORT0_STAT_RO_15                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 409             */
/* Field member: usb20_phy::PORT0_STAT_RO_15.RESERVED_7_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 418             */
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_MSB 7u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_LSB 4u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_GET(x) (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_SET(x) (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_STAT_RO_15.RESERVED_3_0                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 413             */
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_MSB 3u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_LSB 0u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_WIDTH 4u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_WRITE_ACCESS 0u
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_OVRD_RW_0                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_0                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 424             */
/* Field member: usb20_phy::PORT0_OVRD_RW_0.overrd_addr_OVRD_EN            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 432             */
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_WIDTH 4u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_GET(x) \
   (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_SET(x) \
   (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_0.overrd_addr                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 427             */
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_WIDTH 4u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_OVRD_RW_1                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_1                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 438             */
/* Field member: usb20_phy::PORT0_OVRD_RW_1.vbus_valid_pu_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 479             */
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.otg_pu_OVRD_EN                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 473             */
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_GET(x) (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_SET(x) (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.tx_vref_vreg_pu_OVRD_EN        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 467             */
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.sqrx_pu_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 461             */
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_GET(x) (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.vbus_valid_pu                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 456             */
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.otg_pu                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 451             */
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.tx_vref_vreg_pu                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 446             */
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_SET(x) \
   (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_1.sqrx_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 441             */
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_2                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_2                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 486             */
/* Field member: usb20_phy::PORT0_OVRD_RW_2.comp_pu_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 527             */
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_GET(x) (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.bias_pu_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 521             */
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_GET(x) (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.pll_pu_OVRD_EN                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 515             */
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_GET(x) (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_SET(x) (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.xo_pu_OVRD_EN                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 509             */
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_GET(x) (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_SET(x) (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.comp_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 504             */
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.bias_pu                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 499             */
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.pll_pu                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 494             */
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_2.xo_pu                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 489             */
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_2_XO_PU_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_3                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_3                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 534             */
/* Field member: usb20_phy::PORT0_OVRD_RW_3.fs_rx_kjk_fix_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 579             */
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.XO_always_on_OVRD_EN           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 573             */
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.serclk_rx_enb_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 567             */
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.serclk_tx_enb_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 561             */
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.fs_rx_kjk_fix                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 555             */
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.XO_always_on                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 549             */
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.serclk_rx_enb                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 543             */
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_3.serclk_tx_enb                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 537             */
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_4                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_4                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 586             */
/* Field member: usb20_phy::PORT0_OVRD_RW_4.LoopbackEnb_OVRD_EN            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 628             */
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.RESERVED_6                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 622             */
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_GET(x) (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_SET(x) (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.VDPU_EN2_OVRD_EN               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 616             */
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.VDPU_EN1_OVRD_EN               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 610             */
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.LoopbackEnb                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 605             */
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.RESERVED_2                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 599             */
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.VDPU_EN2                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 594             */
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_4.VDPU_EN1                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 589             */
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_5                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_5                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 635             */
/* Field member: usb20_phy::PORT0_OVRD_RW_5.xo_clk_div_OVRD_EN             */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 667             */
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_WIDTH 2u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_FIELD_MASK 0xc0u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_GET(x) \
   (((x) & 0xc0u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_SET(x) \
   (((x) << 6) & 0xc0u)
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0xc0u) | ((r) & 0x3fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_5.mstr_overrd_bit_OVRD_EN        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 661             */
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_5.overrd_addr_4_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 655             */
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_5.xo_clk_div                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 650             */
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_WIDTH 2u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_FIELD_MASK 0x0cu
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_GET(x) (((x) & 0x0cu) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_SET(x) (((x) << 2) & 0x0cu)
#define USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_MODIFY(r, x) \
   ((((x) << 2) & 0x0cu) | ((r) & 0xf3u))
/* Field member: usb20_phy::PORT0_OVRD_RW_5.mstr_overrd_bit                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 644             */
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_SET(x) \
   (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_5.overrd_addr_4                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 638             */
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_6                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_6                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 673             */
/* Field member: usb20_phy::PORT0_OVRD_RW_6.tx_sliver_en_OVRD_EN           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 681             */
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_WIDTH 4u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_FIELD_MASK 0xf0u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_GET(x) \
   (((x) & 0xf0u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_SET(x) \
   (((x) << 4) & 0xf0u)
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_6.tx_sliver_en                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 676             */
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_WIDTH 4u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_FIELD_MASK 0x0fu
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_GET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_SET(x) ((x) & 0x0fu)
#define USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: usb20_phy::PORT0_OVRD_RW_7                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_7                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 687             */
/* Field member: usb20_phy::PORT0_OVRD_RW_7.tx_ls_en_OVRD_EN               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 706             */
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_7.pwr_seq_clk_div_OVRD_EN        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 701             */
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_WIDTH 3u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_FIELD_MASK 0x70u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_GET(x) \
   (((x) & 0x70u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_SET(x) \
   (((x) << 4) & 0x70u)
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x70u) | ((r) & 0x8fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_7.tx_ls_en                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 695             */
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_7.pwr_seq_clk_div                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 690             */
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_WIDTH 3u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_FIELD_MASK 0x07u
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_GET(x) ((x) & 0x07u)
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_SET(x) ((x) & 0x07u)
#define USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_MODIFY(r, x) \
   (((x) & 0x07u) | ((r) & 0xf8u))

/* Register type: usb20_phy::PORT0_OVRD_RW_8                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_8                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 713             */
/* Field member: usb20_phy::PORT0_OVRD_RW_8.bistEn_OVRD_EN                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 758             */
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_GET(x) (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_SET(x) (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.hs_bist_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 752             */
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_GET(x) (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.fs_bist_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 746             */
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_GET(x) (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.ls_bist_OVRD_EN                */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 740             */
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_GET(x) (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.bistEn                         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 734             */
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_8_BISTEN_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.hs_bist                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 728             */
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.fs_bist                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 722             */
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_8.ls_bist                        */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 716             */
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_9                               */
/* Register template: usb20_phy::PORT0_OVRD_RW_9                           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 765             */
/* Field member: usb20_phy::PORT0_OVRD_RW_9.inst_bist_err_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 808             */
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.pll_lock_sts_OVRD_EN           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 802             */
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.dm_pulldown_en_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 796             */
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.dp_pulldown_en_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 790             */
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.inst_bist_err                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 784             */
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.pll_lock_sts                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 778             */
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.dm_pulldown_en                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 773             */
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_9.dp_pulldown_en                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 768             */
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_10                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_10                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 815             */
/* Field member: usb20_phy::PORT0_OVRD_RW_10.res_ack_out_OVRD_EN           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 856             */
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_assert_se0_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 850             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_output_enb_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 844             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_dataout_OVRD_EN            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 838             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.res_ack_out                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 833             */
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_assert_se0                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 828             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_output_enb                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 823             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_10.fs_dataout                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 818             */
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_11                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_11                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 863             */
/* Field member: usb20_phy::PORT0_OVRD_RW_11.res_req_in_OVRD_EN            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 907             */
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.incr_tune_dis_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 901             */
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.comp_sel_analog_OVRD_EN       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 895             */
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.RESERVED_4                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 889             */
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_GET(x) (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_SET(x) (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.res_req_in                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 884             */
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.incr_tune_dis                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 878             */
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.comp_sel_analog               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 872             */
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_GET(x) \
   (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_SET(x) \
   (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_11.RESERVED_0                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 866             */
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_12                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_12                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 914             */
/* Field member: usb20_phy::PORT0_OVRD_RW_12.pll_clk_div_OVRD_EN           */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 934             */
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_WIDTH 3u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_FIELD_MASK 0xe0u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_GET(x) \
   (((x) & 0xe0u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_SET(x) \
   (((x) << 5) & 0xe0u)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0xe0u) | ((r) & 0x1fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_12.pll_reset_OVRD_EN             */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 928             */
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_12.pll_clk_div                   */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 923             */
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_WIDTH 3u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_FIELD_MASK 0x0eu
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_GET(x) (((x) & 0x0eu) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_SET(x) (((x) << 1) & 0x0eu)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_MODIFY(r, x) \
   ((((x) << 1) & 0x0eu) | ((r) & 0xf1u))
/* Field member: usb20_phy::PORT0_OVRD_RW_12.pll_reset                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 917             */
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_13                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_13                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 940             */
/* Field member: usb20_phy::PORT0_OVRD_RW_13.bist_mode_OVRD_EN             */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 971             */
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_13.test_pkt_rpt_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 965             */
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_13.xo_clk_sel_OVRD_EN            */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 960             */
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_WIDTH 2u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_FIELD_MASK 0x30u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_GET(x) \
   (((x) & 0x30u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_SET(x) \
   (((x) << 4) & 0x30u)
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x30u) | ((r) & 0xcfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_13.bist_mode                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 954             */
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_13.test_pkt_rpt                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 948             */
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_13.xo_clk_sel                    */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 943             */
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_WIDTH 2u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_FIELD_MASK 0x03u
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_GET(x) ((x) & 0x03u)
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_SET(x) ((x) & 0x03u)
#define USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_MODIFY(r, x) \
   (((x) & 0x03u) | ((r) & 0xfcu))

/* Register type: usb20_phy::PORT0_OVRD_RW_14                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_14                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 978             */
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_sel_ovrd_OVRD_EN          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1022            */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_shift_enb_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1016            */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_shift_dir_OVRD_EN         */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1010            */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.Squelch_OVRD_EN               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1004            */
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_sel_ovrd                  */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 998             */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_shift_enb                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 992             */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_GET(x) (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_SET(x) (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.tap_shift_dir                 */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 986             */
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_14.Squelch                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 981             */
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: usb20_phy::PORT0_OVRD_RW_15                              */
/* Register template: usb20_phy::PORT0_OVRD_RW_15                          */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1029            */
/* Field member: usb20_phy::PORT0_OVRD_RW_15.ClkUsable_OVRD_EN             */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1074            */
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_MSB 7u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_LSB 7u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_FIELD_MASK 0x80u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_GET(x) \
   (((x) & 0x80u) >> 7)
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_SET(x) \
   (((x) << 7) & 0x80u)
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.scale_down_mode_OVRD_EN       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1068            */
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_MSB 6u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_LSB 6u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_FIELD_MASK 0x40u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_GET(x) \
   (((x) & 0x40u) >> 6)
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_SET(x) \
   (((x) << 6) & 0x40u)
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.pll_lock_OVRD_EN              */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1062            */
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_MSB 5u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_LSB 5u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_FIELD_MASK 0x20u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_GET(x) \
   (((x) & 0x20u) >> 5)
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_SET(x) \
   (((x) << 5) & 0x20u)
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.reset_tm_OVRD_EN              */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1056            */
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_MSB 4u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_LSB 4u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_FIELD_MASK 0x10u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_GET(x) \
   (((x) & 0x10u) >> 4)
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_SET(x) \
   (((x) << 4) & 0x10u)
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.ClkUsable                     */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1050            */
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_MSB 3u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_LSB 3u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_FIELD_MASK 0x08u
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_GET(x) (((x) & 0x08u) >> 3)
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_SET(x) (((x) << 3) & 0x08u)
#define USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.scale_down_mode               */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1044            */
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_MSB 2u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_LSB 2u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_FIELD_MASK 0x04u
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_GET(x) \
   (((x) & 0x04u) >> 2)
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_SET(x) \
   (((x) << 2) & 0x04u)
#define USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.pll_lock                      */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1038            */
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_MSB 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_LSB 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_FIELD_MASK 0x02u
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_GET(x) (((x) & 0x02u) >> 1)
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_SET(x) (((x) << 1) & 0x02u)
#define USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: usb20_phy::PORT0_OVRD_RW_15.reset_tm                      */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1032            */
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_MSB 0u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_LSB 0u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_WIDTH 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_READ_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_WRITE_ACCESS 1u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_RESET 0x0u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_FIELD_MASK 0x01u
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_GET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_SET(x) ((x) & 0x01u)
#define USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: usb20_phy                                       */
/* Source filename: dwc_usb20_phy_1p_ms_otg0_ns.csr, line: 1081            */
typedef struct {
   volatile uint8_t PORT0_STAT_RO_0; /**< Offset 0x0 (R) */
   volatile uint8_t PORT0_STAT_RO_1; /**< Offset 0x1 (R) */
   volatile uint8_t PORT0_STAT_RO_2; /**< Offset 0x2 (R) */
   volatile uint8_t PORT0_STAT_RO_3; /**< Offset 0x3 (R) */
   volatile uint8_t PORT0_STAT_RO_4; /**< Offset 0x4 (R) */
   volatile uint8_t PORT0_STAT_RO_5; /**< Offset 0x5 (R) */
   volatile uint8_t PORT0_STAT_RO_6; /**< Offset 0x6 (R) */
   volatile uint8_t PORT0_STAT_RO_7; /**< Offset 0x7 (R) */
   volatile uint8_t PORT0_STAT_RO_8; /**< Offset 0x8 (R) */
   volatile uint8_t PORT0_STAT_RO_9; /**< Offset 0x9 (R) */
   volatile uint8_t PORT0_STAT_RO_10; /**< Offset 0xa (R) */
   volatile uint8_t PORT0_STAT_RO_11; /**< Offset 0xb (R) */
   volatile uint8_t PORT0_STAT_RO_12; /**< Offset 0xc (R) */
   volatile uint8_t PORT0_STAT_RO_13; /**< Offset 0xd (R) */
   volatile uint8_t PORT0_STAT_RO_14; /**< Offset 0xe (R) */
   volatile uint8_t PORT0_STAT_RO_15; /**< Offset 0xf (R) */
   volatile uint8_t PORT0_OVRD_RW_0; /**< Offset 0x10 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_1; /**< Offset 0x11 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_2; /**< Offset 0x12 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_3; /**< Offset 0x13 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_4; /**< Offset 0x14 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_5; /**< Offset 0x15 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_6; /**< Offset 0x16 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_7; /**< Offset 0x17 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_8; /**< Offset 0x18 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_9; /**< Offset 0x19 (R/W) */
   volatile uint8_t PORT0_OVRD_RW_10; /**< Offset 0x1a (R/W) */
   volatile uint8_t PORT0_OVRD_RW_11; /**< Offset 0x1b (R/W) */
   volatile uint8_t PORT0_OVRD_RW_12; /**< Offset 0x1c (R/W) */
   volatile uint8_t PORT0_OVRD_RW_13; /**< Offset 0x1d (R/W) */
   volatile uint8_t PORT0_OVRD_RW_14; /**< Offset 0x1e (R/W) */
   volatile uint8_t PORT0_OVRD_RW_15; /**< Offset 0x1f (R/W) */
} Usb20_phy, *PTR_Usb20_phy;

#endif
