Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  1 01:45:51 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_drc -file main_top_module_drc_routed.rpt -pb main_top_module_drc_routed.pb -rpx main_top_module_drc_routed.rpx
| Design       : main_top_module
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net UUT1/parallel_load_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin UUT1/parallel_load_reg_LDC_i_1/O, cell UUT1/parallel_load_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net UUT2/MAIN_CLK_arch2 is a gated clock net sourced by a combinational pin UUT2/drtcount[24]_i_2/O, cell UUT2/drtcount[24]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT UUT2/drtcount[24]_i_2 is driving clock pin of 29 cells. This could lead to large hold time violations. Involved cells are:
UUT2/CHAR_CHANGE_CLK_reg, UUT2/SCAN_CLK_reg, UUT2/counter_reg[0], UUT2/counter_reg[1], UUT2/drtcount_reg[0], UUT2/drtcount_reg[10], UUT2/drtcount_reg[11], UUT2/drtcount_reg[12], UUT2/drtcount_reg[13], UUT2/drtcount_reg[14], UUT2/drtcount_reg[15], UUT2/drtcount_reg[16], UUT2/drtcount_reg[17], UUT2/drtcount_reg[18], UUT2/drtcount_reg[19] (the first 15 of 29 listed)
Related violations: <none>


