
robot_6900_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080d8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08008260  08008260  00018260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008318  08008318  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08008318  08008318  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008318  08008318  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008318  08008318  00018318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800831c  0800831c  0001831c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08008320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015b8  20000030  08008350  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015e8  08008350  000215e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b378  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000359c  00000000  00000000  0003b3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001758  00000000  00000000  0003e978  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015b0  00000000  00000000  000400d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e227  00000000  00000000  00041680  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015902  00000000  00000000  0005f8a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aea28  00000000  00000000  000751a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00123bd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006428  00000000  00000000  00123c4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008248 	.word	0x08008248

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08008248 	.word	0x08008248

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <default_process>:
#include "commands.h"

uint8_t default_process(CMD_PACKET* _cmd_pck, ROBOT6900_HANDLER* h_robot6900)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  //printf("Non-implemented command !!");
	

	return 1;
 8000a0e:	2301      	movs	r3, #1
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <switch_ON>:

uint8_t switch_ON(CMD_PACKET* _cmd_pck, ROBOT6900_HANDLER* h_robot6900)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
  //printf("Non-implemented command !!");
	h_robot6900->robot_state->Robot_State = Running;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	709a      	strb	r2, [r3, #2]

	h_robot6900->robot_state->status_update = 1;
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	2201      	movs	r2, #1
 8000a34:	705a      	strb	r2, [r3, #1]
	return 1;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <start_motor>:

uint8_t start_motor(CMD_PACKET* _cmd_pck, ROBOT6900_HANDLER* h_robot6900)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  //printf("Non-implemented command !!");
	h_robot6900->robot_state->Etat_Movement = Avancer;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	2201      	movs	r2, #1
 8000a54:	70da      	strb	r2, [r3, #3]

	h_robot6900->robot_state->status_update = 1;
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	705a      	strb	r2, [r3, #1]
	return 1;
 8000a5e:	2301      	movs	r3, #1
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <stop_motor>:

uint8_t stop_motor(CMD_PACKET* _cmd_pck, ROBOT6900_HANDLER* h_robot6900)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  //printf("Non-implemented command !!");
	h_robot6900->robot_state->Robot_State = Stopper;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	2203      	movs	r2, #3
 8000a7c:	709a      	strb	r2, [r3, #2]

	h_robot6900->robot_state->status_update = 1;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	2201      	movs	r2, #1
 8000a84:	705a      	strb	r2, [r3, #1]
	return 1;
 8000a86:	2301      	movs	r3, #1
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <start_lidar>:

uint8_t start_lidar(CMD_PACKET* _cmd_pck, ROBOT6900_HANDLER* h_robot6900)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  //printf("Non-implemented command !!");
	h_robot6900->robot_state->LiDAR_State = LiDAR_ACQ_Const;
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	725a      	strb	r2, [r3, #9]

	h_robot6900->robot_state->status_update = 1;
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2201      	movs	r2, #1
 8000aac:	705a      	strb	r2, [r3, #1]
	return 1;
 8000aae:	2301      	movs	r3, #1
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <NVIC_command_parser_INT>:
 *
 * Fired each time the UART receives a byte command pck, and fill the command pipeline
 *
 */
void NVIC_command_parser_INT(UART_HandleTypeDef *huart)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]

	if(CMDs_buffer_size < MAX_COMMAND_STACK_SIZE)
 8000ac4:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <NVIC_command_parser_INT+0x50>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	d817      	bhi.n	8000afe <NVIC_command_parser_INT+0x42>
	{
		/* Fill pipeline and update ptr */
		CMDs_buffer[CMDs_buffer_size] = Rx_buffer;
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <NVIC_command_parser_INT+0x50>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <NVIC_command_parser_INT+0x54>)
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <NVIC_command_parser_INT+0x58>)
 8000ada:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		CMDs_buffer_size++;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <NVIC_command_parser_INT+0x50>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <NVIC_command_parser_INT+0x50>)
 8000aea:	701a      	strb	r2, [r3, #0]

		CMDs_buffer_full = 0;
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <NVIC_command_parser_INT+0x5c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]

		// Reactivate receive on Interrupt on 1 byte
		HAL_UART_Receive_IT(huart, &Rx_buffer, NVIC_INT_BYTE_SIZE);
 8000af2:	2205      	movs	r2, #5
 8000af4:	4907      	ldr	r1, [pc, #28]	; (8000b14 <NVIC_command_parser_INT+0x58>)
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f006 fb44 	bl	8007184 <HAL_UART_Receive_IT>
	}
	else
	{
		CMDs_buffer_full = 1;
	}
}
 8000afc:	e002      	b.n	8000b04 <NVIC_command_parser_INT+0x48>
		CMDs_buffer_full = 1;
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <NVIC_command_parser_INT+0x5c>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	701a      	strb	r2, [r3, #0]
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000051 	.word	0x20000051
 8000b10:	200000a8 	.word	0x200000a8
 8000b14:	2000004c 	.word	0x2000004c
 8000b18:	20000052 	.word	0x20000052

08000b1c <uart_init>:
############################################################################
*/

/* Initial the command parser */
void uart_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef* hcrc)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
	// Initiate ptr
	_hcrc = hcrc;
 8000b26:	4a08      	ldr	r2, [pc, #32]	; (8000b48 <uart_init+0x2c>)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	6013      	str	r3, [r2, #0]
	_huart5 = huart;
 8000b2c:	4a07      	ldr	r2, [pc, #28]	; (8000b4c <uart_init+0x30>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6013      	str	r3, [r2, #0]

	// Activate UART Receive Interrupt each 4 bytes received
	HAL_UART_Receive_IT(_huart5, &Rx_buffer, NVIC_INT_BYTE_SIZE);
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <uart_init+0x30>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2205      	movs	r2, #5
 8000b38:	4905      	ldr	r1, [pc, #20]	; (8000b50 <uart_init+0x34>)
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f006 fb22 	bl	8007184 <HAL_UART_Receive_IT>
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000084 	.word	0x20000084
 8000b4c:	20000080 	.word	0x20000080
 8000b50:	2000004c 	.word	0x2000004c

08000b54 <cmd_parser_process>:
 *
 * Return the global FSM state (COMMANDS_PARSER_ERROR)
 *
 */
COMMANDS_PARSER_ERROR cmd_parser_process(ROBOT6900_HANDLER* h_robot6900)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
#ifndef DEBUG
	HAL_IWDG_Refresh(h_robot6900->_hiwdg);
#endif

	if(CMDs_buffer_size > 0)
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <cmd_parser_process+0x70>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d003      	beq.n	8000b6e <cmd_parser_process+0x1a>
	{
		current_state = GET_COMMAND;
 8000b66:	4b18      	ldr	r3, [pc, #96]	; (8000bc8 <cmd_parser_process+0x74>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]
 8000b6c:	e002      	b.n	8000b74 <cmd_parser_process+0x20>
	}
	else{
		current_state = WAIT;
 8000b6e:	4b16      	ldr	r3, [pc, #88]	; (8000bc8 <cmd_parser_process+0x74>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	701a      	strb	r2, [r3, #0]
	}

	// Full State Machine Call
	CMD_Parser_Log = (full_state_machine[current_state]).state_process(h_robot6900);
 8000b74:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <cmd_parser_process+0x74>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	4a14      	ldr	r2, [pc, #80]	; (8000bcc <cmd_parser_process+0x78>)
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	4413      	add	r3, r2
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	4798      	blx	r3
 8000b84:	4603      	mov	r3, r0
 8000b86:	461a      	mov	r2, r3
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <cmd_parser_process+0x7c>)
 8000b8a:	701a      	strb	r2, [r3, #0]

	// Process Parser Logs
	if(CMDs_buffer_full == 1)
 8000b8c:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <cmd_parser_process+0x80>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d10d      	bne.n	8000bb0 <cmd_parser_process+0x5c>
	{
		// As we process one command in the pipeline, it's no more full. Reactivate NVIC
		HAL_UART_Receive_IT(_huart5, &Rx_buffer, NVIC_INT_BYTE_SIZE);
 8000b94:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <cmd_parser_process+0x84>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2205      	movs	r2, #5
 8000b9a:	4910      	ldr	r1, [pc, #64]	; (8000bdc <cmd_parser_process+0x88>)
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f006 faf1 	bl	8007184 <HAL_UART_Receive_IT>

		// Notify Pipeline is full
		CMD_Parser_Log |= PARSER_PIPELINE_FULL;
 8000ba2:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <cmd_parser_process+0x7c>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	f043 0304 	orr.w	r3, r3, #4
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <cmd_parser_process+0x7c>)
 8000bae:	701a      	strb	r2, [r3, #0]
	}

	// Update Debug LED state regarding Parser state flags
	generate_parser_flag(h_robot6900);
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f000 f94f 	bl	8000e54 <generate_parser_flag>

	return CMD_Parser_Log;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <cmd_parser_process+0x7c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000051 	.word	0x20000051
 8000bc8:	20000053 	.word	0x20000053
 8000bcc:	08008288 	.word	0x08008288
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	20000052 	.word	0x20000052
 8000bd8:	20000080 	.word	0x20000080
 8000bdc:	2000004c 	.word	0x2000004c

08000be0 <get_command>:
 *
 * Return the global FSM state (COMMANDS_PARSER_ERROR)
 *
 */
COMMANDS_PARSER_ERROR get_command(ROBOT6900_HANDLER* h_robot6900)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	COMMANDS_PARSER_ERROR parser_log = PARSER_OK;
 8000be8:	2301      	movs	r3, #1
 8000bea:	75fb      	strb	r3, [r7, #23]
	uint8_t* raw_packet = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	613b      	str	r3, [r7, #16]
	CMD_PACKET cmd;
	uint8_t cmd_defined = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	75bb      	strb	r3, [r7, #22]

	// Get oldest command in the queue
	raw_packet = CMDs_buffer[0];
 8000bf4:	4b1d      	ldr	r3, [pc, #116]	; (8000c6c <get_command+0x8c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	613b      	str	r3, [r7, #16]

	// Check raw packet validity and create a cmd defined struct
	parser_log = command_integrity(raw_packet, &cmd);
 8000bfa:	f107 030c 	add.w	r3, r7, #12
 8000bfe:	4619      	mov	r1, r3
 8000c00:	6938      	ldr	r0, [r7, #16]
 8000c02:	f000 f837 	bl	8000c74 <command_integrity>
 8000c06:	4603      	mov	r3, r0
 8000c08:	75fb      	strb	r3, [r7, #23]

	// Search for command in the dispatch table
	if(parser_log == PARSER_OK)
 8000c0a:	7dfb      	ldrb	r3, [r7, #23]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d120      	bne.n	8000c52 <get_command+0x72>
	{
		// Looking if the command is defined
		for(uint8_t i = 0 ; i < NUMBER_OF_COMMAND; i++)
 8000c10:	2300      	movs	r3, #0
 8000c12:	757b      	strb	r3, [r7, #21]
 8000c14:	e015      	b.n	8000c42 <get_command+0x62>
		{
			if(cmd.name == dispatch_table[i].name)
 8000c16:	7b7a      	ldrb	r2, [r7, #13]
 8000c18:	7d7b      	ldrb	r3, [r7, #21]
 8000c1a:	4915      	ldr	r1, [pc, #84]	; (8000c70 <get_command+0x90>)
 8000c1c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d10b      	bne.n	8000c3c <get_command+0x5c>
			{
				cmd_defined = 1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	75bb      	strb	r3, [r7, #22]
				// Process command function
				dispatch_table[i].process(&cmd, h_robot6900);
 8000c28:	7d7b      	ldrb	r3, [r7, #21]
 8000c2a:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <get_command+0x90>)
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	4413      	add	r3, r2
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f107 020c 	add.w	r2, r7, #12
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	4610      	mov	r0, r2
 8000c3a:	4798      	blx	r3
		for(uint8_t i = 0 ; i < NUMBER_OF_COMMAND; i++)
 8000c3c:	7d7b      	ldrb	r3, [r7, #21]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	757b      	strb	r3, [r7, #21]
 8000c42:	7d7b      	ldrb	r3, [r7, #21]
 8000c44:	2b04      	cmp	r3, #4
 8000c46:	d9e6      	bls.n	8000c16 <get_command+0x36>
			}
		}

		// Check if command was found
		if(!cmd_defined)
 8000c48:	7dbb      	ldrb	r3, [r7, #22]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d101      	bne.n	8000c52 <get_command+0x72>
		{
			parser_log = PARSER_NO_CMD;
 8000c4e:	2320      	movs	r3, #32
 8000c50:	75fb      	strb	r3, [r7, #23]
		}
	}

	// Remove command from the buffer and shift next one
	parser_log |= update_pipeline();
 8000c52:	f000 f853 	bl	8000cfc <update_pipeline>
 8000c56:	4603      	mov	r3, r0
 8000c58:	461a      	mov	r2, r3
 8000c5a:	7dfb      	ldrb	r3, [r7, #23]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	75fb      	strb	r3, [r7, #23]


	return parser_log;
 8000c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3718      	adds	r7, #24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200000a8 	.word	0x200000a8
 8000c70:	08008260 	.word	0x08008260

08000c74 <command_integrity>:
 * Check command packet integrity (ID and CRC-8)
 *
 * Return the global FSM state (COMMANDS_PARSER_ERROR)
 */
COMMANDS_PARSER_ERROR command_integrity(uint8_t* _raw_packet, CMD_PACKET* _cmd)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	COMMANDS_PARSER_ERROR parser_log = PARSER_OK;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_buffer[2];

	// Avoid SoF byte
	_raw_packet+=1;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3301      	adds	r3, #1
 8000c86:	607b      	str	r3, [r7, #4]

	// Parse 32bits raw_data to the packet_structure.
	*(_cmd) = *(CMD_PACKET*)(_raw_packet);
 8000c88:	683a      	ldr	r2, [r7, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	6013      	str	r3, [r2, #0]

	// Check Packet ID
	if(_cmd->ID != rx_last_ID + 1)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	461a      	mov	r2, r3
 8000c96:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <command_integrity+0x80>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d002      	beq.n	8000ca6 <command_integrity+0x32>
	{
		parser_log = PARSER_WRONG_ID;
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	73fb      	strb	r3, [r7, #15]
 8000ca4:	e021      	b.n	8000cea <command_integrity+0x76>
	}
	// Check CRC-8
	else
	{
		/* If ID right, update ID flag for next packet */
		if(_cmd->ID == 0xFF)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2bff      	cmp	r3, #255	; 0xff
 8000cac:	d103      	bne.n	8000cb6 <command_integrity+0x42>
		{
			rx_last_ID = 0;
 8000cae:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <command_integrity+0x80>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
 8000cb4:	e003      	b.n	8000cbe <command_integrity+0x4a>
		}
		else
		{
			rx_last_ID = _cmd->ID;
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	781a      	ldrb	r2, [r3, #0]
 8000cba:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <command_integrity+0x80>)
 8000cbc:	701a      	strb	r2, [r3, #0]
		}

		// Calculate 8bits CRC and check for validity
		crc_buffer[0] = _cmd->name;
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	785b      	ldrb	r3, [r3, #1]
 8000cc2:	733b      	strb	r3, [r7, #12]
		crc_buffer[1] = _cmd->data;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	789b      	ldrb	r3, [r3, #2]
 8000cc8:	737b      	strb	r3, [r7, #13]
		if( (uint8_t)(HAL_CRC_Calculate(_hcrc, crc_buffer, 2)) != _cmd->crc)
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <command_integrity+0x84>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f107 010c 	add.w	r1, r7, #12
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f003 f83b 	bl	8003d50 <HAL_CRC_Calculate>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	78db      	ldrb	r3, [r3, #3]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d001      	beq.n	8000cea <command_integrity+0x76>
		{
			parser_log = PARSER_WRONG_CRC;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	73fb      	strb	r3, [r7, #15]
		/*
		 * Nothing if CRC wrong
		 */
	}

	return parser_log;
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000054 	.word	0x20000054
 8000cf8:	20000084 	.word	0x20000084

08000cfc <update_pipeline>:
 * index 0
 *
 * Return the global FSM state (COMMANDS_PARSER_ERROR)
 */
COMMANDS_PARSER_ERROR update_pipeline()
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
	COMMANDS_PARSER_ERROR parser_log = PARSER_INIT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	71fb      	strb	r3, [r7, #7]

	// Disable NVIC Interrupt before process on pipeline
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 8000d06:	2035      	movs	r0, #53	; 0x35
 8000d08:	f002 ffa3 	bl	8003c52 <HAL_NVIC_DisableIRQ>

	for(uint8_t i = 0 ; i < CMDs_buffer_size ; i++)
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	71bb      	strb	r3, [r7, #6]
 8000d10:	e00d      	b.n	8000d2e <update_pipeline+0x32>
	{

		*(CMDs_buffer + i) = *(CMDs_buffer + i + 1);
 8000d12:	79bb      	ldrb	r3, [r7, #6]
 8000d14:	3301      	adds	r3, #1
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4a15      	ldr	r2, [pc, #84]	; (8000d70 <update_pipeline+0x74>)
 8000d1a:	441a      	add	r2, r3
 8000d1c:	79bb      	ldrb	r3, [r7, #6]
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4913      	ldr	r1, [pc, #76]	; (8000d70 <update_pipeline+0x74>)
 8000d22:	440b      	add	r3, r1
 8000d24:	6812      	ldr	r2, [r2, #0]
 8000d26:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0 ; i < CMDs_buffer_size ; i++)
 8000d28:	79bb      	ldrb	r3, [r7, #6]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	71bb      	strb	r3, [r7, #6]
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <update_pipeline+0x78>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	79ba      	ldrb	r2, [r7, #6]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d3eb      	bcc.n	8000d12 <update_pipeline+0x16>
	}

	if(CMDs_buffer_size - 1 >= 0)
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <update_pipeline+0x78>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	3b01      	subs	r3, #1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db07      	blt.n	8000d56 <update_pipeline+0x5a>
	{
		CMDs_buffer_size -= 1;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <update_pipeline+0x78>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	b2da      	uxtb	r2, r3
 8000d50:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <update_pipeline+0x78>)
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e004      	b.n	8000d60 <update_pipeline+0x64>
	}
	else
	{
		parser_log = PARSER_UNKNOWN;
 8000d56:	2302      	movs	r3, #2
 8000d58:	71fb      	strb	r3, [r7, #7]
		CMDs_buffer_size = 0;
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <update_pipeline+0x78>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
	}

	// Enable NVIC Interrupt after critical process on pipeline
	HAL_NVIC_EnableIRQ(UART5_IRQn);
 8000d60:	2035      	movs	r0, #53	; 0x35
 8000d62:	f002 ff68 	bl	8003c36 <HAL_NVIC_EnableIRQ>

	return parser_log;
 8000d66:	79fb      	ldrb	r3, [r7, #7]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200000a8 	.word	0x200000a8
 8000d74:	20000051 	.word	0x20000051

08000d78 <wait>:
 *
 * Nothing to do.
 *
 */
COMMANDS_PARSER_ERROR wait(ROBOT6900_HANDLER* h_robot6900)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	return CMD_Parser_Log;
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <wait+0x18>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	20000000 	.word	0x20000000

08000d94 <parser_return>:
 * Check if firmware has to return data to the HOST, and transmit data on UART5
 *
 * Return global robot state, LIDar packet, ect...
 */
void parser_return(ROBOT6900_HANDLER* h_robot6900)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	uint8_t tx_pck_size = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	73fb      	strb	r3, [r7, #15]

	/* Clear TX_BUFFER */
	//memset(Tx_buffer, 0, TX_BUFFER_SIZE);

	if(h_robot6900->RPlidar->RPlidar_update)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	7a5b      	ldrb	r3, [r3, #9]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d006      	beq.n	8000db8 <parser_return+0x24>
	{
		parser_OUTPUT_RPlidar(h_robot6900);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 f80c 	bl	8000dc8 <parser_OUTPUT_RPlidar>
//		HAL_UART_Transmit(_huart5, Tx_buffer, tx_pck_size, 0xFFFF);
		h_robot6900->RPlidar->RPlidar_update = 0;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	2200      	movs	r2, #0
 8000db6:	725a      	strb	r2, [r3, #9]
//	{
//		HAL_UART_Transmit_IT(_huart, &Tx_buffer, tx_pck_size);
//	}

	/* Clear Robot Update Sate Flag */
	h_robot6900->robot_state->status_update = 0;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	705a      	strb	r2, [r3, #1]

}
 8000dc0:	bf00      	nop
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <parser_OUTPUT_RPlidar>:

	return packet_size;
}

uint8_t parser_OUTPUT_RPlidar(ROBOT6900_HANDLER* h_robot6900)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	uint16_t pck_size = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	81fb      	strh	r3, [r7, #14]
	/* Init Start of Frame */
	Tx_buffer[0] = (CMD_START_OF_FRAME & tx_last_ID);
 8000dd4:	4b1c      	ldr	r3, [pc, #112]	; (8000e48 <parser_OUTPUT_RPlidar+0x80>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b1b      	ldr	r3, [pc, #108]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000de0:	701a      	strb	r2, [r3, #0]
	/* Init Type of Packet */
	Tx_buffer[1] = TX_TYPE_DESCRIPTOR_PCK;
 8000de2:	4b1a      	ldr	r3, [pc, #104]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000de4:	2202      	movs	r2, #2
 8000de6:	705a      	strb	r2, [r3, #1]

	// RPlidar Packet Size
	Tx_buffer[2] = (uint8_t)(h_robot6900->RPlidar->data_size & 0x00FF);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000df6:	709a      	strb	r2, [r3, #2]
	Tx_buffer[3] = (uint8_t)(h_robot6900->RPlidar->data_size >> 8);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	0a1b      	lsrs	r3, r3, #8
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	4b10      	ldr	r3, [pc, #64]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000e0a:	70da      	strb	r2, [r3, #3]
	Tx_buffer[4] = '\n';
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000e0e:	220a      	movs	r2, #10
 8000e10:	711a      	strb	r2, [r3, #4]

	// Send Pre-packet descriptor
	HAL_UART_Transmit(_huart5, &Tx_buffer, 5, 0xFFFF);
 8000e12:	4b0f      	ldr	r3, [pc, #60]	; (8000e50 <parser_OUTPUT_RPlidar+0x88>)
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	490b      	ldr	r1, [pc, #44]	; (8000e4c <parser_OUTPUT_RPlidar+0x84>)
 8000e1e:	f006 f8c1 	bl	8006fa4 <HAL_UART_Transmit>

	// Send prepacket (4 bytes in a blocking way)
	HAL_UART_Transmit_IT(_huart5, h_robot6900->RPlidar->data, h_robot6900->RPlidar->data_size);
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <parser_OUTPUT_RPlidar+0x88>)
 8000e24:	6818      	ldr	r0, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	f8d3 1003 	ldr.w	r1, [r3, #3]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f006 f947 	bl	80070cc <HAL_UART_Transmit_IT>

}
 8000e3e:	bf00      	nop
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20000055 	.word	0x20000055
 8000e4c:	20000088 	.word	0x20000088
 8000e50:	20000080 	.word	0x20000080

08000e54 <generate_parser_flag>:

/*
 * Generate the Debug LEDs logics regarding global FSM state (COMMANDS_PARSER_ERROR)
 */
void generate_parser_flag(ROBOT6900_HANDLER* h_robot6900)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	static COMMANDS_PARSER_ERROR previous_log = PARSER_OK;

	// Do not change LEDs statues is parser's flags didn't change
	if(CMD_Parser_Log != previous_log)
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	; (8000f1c <generate_parser_flag+0xc8>)
 8000e5e:	781a      	ldrb	r2, [r3, #0]
 8000e60:	4b2f      	ldr	r3, [pc, #188]	; (8000f20 <generate_parser_flag+0xcc>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d052      	beq.n	8000f0e <generate_parser_flag+0xba>
	{
		h_robot6900->robot_state->debug_leds = ((CMD_Parser_Log & PARSER_OK) == 1 ? 0x00 : DB_LED3);
 8000e68:	4b2c      	ldr	r3, [pc, #176]	; (8000f1c <generate_parser_flag+0xc8>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	f003 0301 	and.w	r3, r3, #1
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	bf0c      	ite	eq
 8000e74:	2301      	moveq	r3, #1
 8000e76:	2300      	movne	r3, #0
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	701a      	strb	r2, [r3, #0]
		h_robot6900->robot_state->debug_leds |= ((CMD_Parser_Log & PARSER_NO_CMD) == PARSER_NO_CMD ? DB_LED7 : 0x00);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b25a      	sxtb	r2, r3
 8000e88:	4b24      	ldr	r3, [pc, #144]	; (8000f1c <generate_parser_flag+0xc8>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	105b      	asrs	r3, r3, #1
 8000e8e:	b25b      	sxtb	r3, r3
 8000e90:	f003 0310 	and.w	r3, r3, #16
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b25a      	sxtb	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	b2d2      	uxtb	r2, r2
 8000ea0:	701a      	strb	r2, [r3, #0]
		h_robot6900->robot_state->debug_leds |= ((CMD_Parser_Log & PARSER_WRONG_ID) == PARSER_WRONG_ID || (CMD_Parser_Log & PARSER_WRONG_CRC) == PARSER_WRONG_CRC ? DB_LED8 : 0x00);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	b25b      	sxtb	r3, r3
 8000eaa:	4a1c      	ldr	r2, [pc, #112]	; (8000f1c <generate_parser_flag+0xc8>)
 8000eac:	7812      	ldrb	r2, [r2, #0]
 8000eae:	f002 0208 	and.w	r2, r2, #8
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d105      	bne.n	8000ec2 <generate_parser_flag+0x6e>
 8000eb6:	4a19      	ldr	r2, [pc, #100]	; (8000f1c <generate_parser_flag+0xc8>)
 8000eb8:	7812      	ldrb	r2, [r2, #0]
 8000eba:	f002 0210 	and.w	r2, r2, #16
 8000ebe:	2a00      	cmp	r2, #0
 8000ec0:	d001      	beq.n	8000ec6 <generate_parser_flag+0x72>
 8000ec2:	2220      	movs	r2, #32
 8000ec4:	e000      	b.n	8000ec8 <generate_parser_flag+0x74>
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	701a      	strb	r2, [r3, #0]
		h_robot6900->robot_state->debug_leds |= ((CMD_Parser_Log & PARSER_PIPELINE_FULL) == PARSER_PIPELINE_FULL || (CMD_Parser_Log & PARSER_WRONG_CRC) == PARSER_WRONG_CRC ? DB_LED9 : 0x00);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b25b      	sxtb	r3, r3
 8000edc:	4a0f      	ldr	r2, [pc, #60]	; (8000f1c <generate_parser_flag+0xc8>)
 8000ede:	7812      	ldrb	r2, [r2, #0]
 8000ee0:	f002 0204 	and.w	r2, r2, #4
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	d105      	bne.n	8000ef4 <generate_parser_flag+0xa0>
 8000ee8:	4a0c      	ldr	r2, [pc, #48]	; (8000f1c <generate_parser_flag+0xc8>)
 8000eea:	7812      	ldrb	r2, [r2, #0]
 8000eec:	f002 0210 	and.w	r2, r2, #16
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d001      	beq.n	8000ef8 <generate_parser_flag+0xa4>
 8000ef4:	2240      	movs	r2, #64	; 0x40
 8000ef6:	e000      	b.n	8000efa <generate_parser_flag+0xa6>
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4313      	orrs	r3, r2
 8000efc:	b25a      	sxtb	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	701a      	strb	r2, [r3, #0]

		// Update last parser's flag values
		previous_log = CMD_Parser_Log;
 8000f06:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <generate_parser_flag+0xc8>)
 8000f08:	781a      	ldrb	r2, [r3, #0]
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <generate_parser_flag+0xcc>)
 8000f0c:	701a      	strb	r2, [r3, #0]
	}

}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000001 	.word	0x20000001

08000f24 <NVIC_RPlidar_INT>:
 *
 * NVIC routine is either reloaded in Simple INT mode or DMA mode, regarding
 * the DMA_Rx flag
 */
void NVIC_RPlidar_INT(UART_HandleTypeDef *huart)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	/* Switch DMA buffer */
	current_DMA_buffer = (current_DMA_buffer + 1) % RX_NBR_BUFFER;
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <NVIC_RPlidar_INT+0x7c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	1c5a      	adds	r2, r3, #1
 8000f32:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <NVIC_RPlidar_INT+0x80>)
 8000f34:	fb83 3102 	smull	r3, r1, r3, r2
 8000f38:	17d3      	asrs	r3, r2, #31
 8000f3a:	1ac9      	subs	r1, r1, r3
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	440b      	add	r3, r1
 8000f42:	1ad1      	subs	r1, r2, r3
 8000f44:	b2ca      	uxtb	r2, r1
 8000f46:	4b16      	ldr	r3, [pc, #88]	; (8000fa0 <NVIC_RPlidar_INT+0x7c>)
 8000f48:	701a      	strb	r2, [r3, #0]

	/* Set buffer ready to be process */
	buffer_ready = 1;
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <NVIC_RPlidar_INT+0x84>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	701a      	strb	r2, [r3, #0]


	if(DMA_Rx)
 8000f50:	4b16      	ldr	r3, [pc, #88]	; (8000fac <NVIC_RPlidar_INT+0x88>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d00f      	beq.n	8000f78 <NVIC_RPlidar_INT+0x54>
	{
		/* Reload DMA process with new buffer */
		HAL_UART_Receive_DMA(_huart, RP_Rx_buffer[current_DMA_buffer], DMA_next_packet_size);
 8000f58:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <NVIC_RPlidar_INT+0x8c>)
 8000f5a:	6818      	ldr	r0, [r3, #0]
 8000f5c:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <NVIC_RPlidar_INT+0x7c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	2354      	movs	r3, #84	; 0x54
 8000f64:	fb03 f302 	mul.w	r3, r3, r2
 8000f68:	4a12      	ldr	r2, [pc, #72]	; (8000fb4 <NVIC_RPlidar_INT+0x90>)
 8000f6a:	1899      	adds	r1, r3, r2
 8000f6c:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <NVIC_RPlidar_INT+0x94>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	f006 f995 	bl	80072a0 <HAL_UART_Receive_DMA>
	else
	{
		HAL_UART_Receive_IT(_huart, RP_Rx_buffer[current_DMA_buffer], NVIC_Rx_next_size);
	}

}
 8000f76:	e00f      	b.n	8000f98 <NVIC_RPlidar_INT+0x74>
		HAL_UART_Receive_IT(_huart, RP_Rx_buffer[current_DMA_buffer], NVIC_Rx_next_size);
 8000f78:	4b0d      	ldr	r3, [pc, #52]	; (8000fb0 <NVIC_RPlidar_INT+0x8c>)
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <NVIC_RPlidar_INT+0x7c>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	2354      	movs	r3, #84	; 0x54
 8000f84:	fb03 f302 	mul.w	r3, r3, r2
 8000f88:	4a0a      	ldr	r2, [pc, #40]	; (8000fb4 <NVIC_RPlidar_INT+0x90>)
 8000f8a:	1899      	adds	r1, r3, r2
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <NVIC_RPlidar_INT+0x98>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	461a      	mov	r2, r3
 8000f94:	f006 f8f6 	bl	8007184 <HAL_UART_Receive_IT>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000056 	.word	0x20000056
 8000fa4:	55555556 	.word	0x55555556
 8000fa8:	20000057 	.word	0x20000057
 8000fac:	20000058 	.word	0x20000058
 8000fb0:	200000c0 	.word	0x200000c0
 8000fb4:	200000c4 	.word	0x200000c4
 8000fb8:	2000005a 	.word	0x2000005a
 8000fbc:	20000059 	.word	0x20000059

08000fc0 <NVIC_Timout_1ms_INT>:
 * RP_lidar Timer interrupt for Timeout communication
 * and motor RPM calculation if enabled.
 *
 */
void NVIC_Timout_1ms_INT(TIM_HandleTypeDef* htim)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	if(RPM_init == 1)
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <NVIC_Timout_1ms_INT+0x48>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d10d      	bne.n	8000fec <NVIC_Timout_1ms_INT+0x2c>
	{
		RPM_cnt_1ms += 1;
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	; (800100c <NVIC_Timout_1ms_INT+0x4c>)
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	4b0c      	ldr	r3, [pc, #48]	; (800100c <NVIC_Timout_1ms_INT+0x4c>)
 8000fdc:	801a      	strh	r2, [r3, #0]
		RPlidar_OUTPUT_cnt += 1;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <NVIC_Timout_1ms_INT+0x50>)
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <NVIC_Timout_1ms_INT+0x50>)
 8000fe8:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		RPlidar_timeout += 1;
	}
}
 8000fea:	e006      	b.n	8000ffa <NVIC_Timout_1ms_INT+0x3a>
		RPlidar_timeout += 1;
 8000fec:	4b09      	ldr	r3, [pc, #36]	; (8001014 <NVIC_Timout_1ms_INT+0x54>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b07      	ldr	r3, [pc, #28]	; (8001014 <NVIC_Timout_1ms_INT+0x54>)
 8000ff8:	701a      	strb	r2, [r3, #0]
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000060 	.word	0x20000060
 800100c:	20000062 	.word	0x20000062
 8001010:	20000068 	.word	0x20000068
 8001014:	2000005e 	.word	0x2000005e

08001018 <RPlidar_init>:
 *
 * Set RP_lidar FSM to initiate state.
 *
 */
void RPlidar_init(ROBOT6900_HANDLER* h_robot6900, UART_HandleTypeDef *huart, TIM_HandleTypeDef* htim7)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
	// Initiate ptr
	_huart = huart;
 8001024:	4a0c      	ldr	r2, [pc, #48]	; (8001058 <RPlidar_init+0x40>)
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	6013      	str	r3, [r2, #0]
	_htim7 = htim7;
 800102a:	4a0c      	ldr	r2, [pc, #48]	; (800105c <RPlidar_init+0x44>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6013      	str	r3, [r2, #0]

	h_robot6900->RPlidar->data = (uint16_t*)(&RPlidar_data);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <RPlidar_init+0x48>)
 8001036:	f8c3 2003 	str.w	r2, [r3, #3]

	// Disable Lidar motor
	HAL_GPIO_WritePin(GPIOA, RPLIDAR_EN_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001044:	f003 fb88 	bl	8004758 <HAL_GPIO_WritePin>

	RPlidar_current_state = RP_INIT;
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <RPlidar_init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200000c0 	.word	0x200000c0
 800105c:	200001c0 	.word	0x200001c0
 8001060:	200001c4 	.word	0x200001c4
 8001064:	2000005c 	.word	0x2000005c

08001068 <RPlidar_process>:
 *
 * Return the global FSM state (COMMANDS_PARSER_ERROR)
 *
 */
RPLIDAR_ERROR RPlidar_process(ROBOT6900_HANDLER* h_robot6900)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
#ifndef DEBUG
	HAL_IWDG_Refresh(h_robot6900->_hiwdg);
#endif

	// Full State Machine Call
	RPlidar_Log = (RPlidar_FSM[RPlidar_current_state]).state_process(h_robot6900);
 8001070:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <RPlidar_process+0x44>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	4a0e      	ldr	r2, [pc, #56]	; (80010b0 <RPlidar_process+0x48>)
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	4413      	add	r3, r2
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	4798      	blx	r3
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <RPlidar_process+0x4c>)
 8001086:	701a      	strb	r2, [r3, #0]

	if(RPlidar_OUTPUT_cnt >= RPLIDAR_OUTPUT_100ms)
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <RPlidar_process+0x50>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001090:	d306      	bcc.n	80010a0 <RPlidar_process+0x38>
	{
		h_robot6900->RPlidar->RPlidar_update = 1;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	2201      	movs	r2, #1
 8001098:	725a      	strb	r2, [r3, #9]
		RPlidar_OUTPUT_cnt = 0;
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <RPlidar_process+0x50>)
 800109c:	2200      	movs	r2, #0
 800109e:	801a      	strh	r2, [r3, #0]
	}

	return RPlidar_Log;
 80010a0:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <RPlidar_process+0x4c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	2000005c 	.word	0x2000005c
 80010b0:	08008298 	.word	0x08008298
 80010b4:	2000005d 	.word	0x2000005d
 80010b8:	20000068 	.word	0x20000068

080010bc <init_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR init_state(ROBOT6900_HANDLER* h_robot6900)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

	// Clear buffers
	for(uint8_t i = 0 ; i < RX_NBR_BUFFER; i++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]
 80010c8:	e00d      	b.n	80010e6 <init_state+0x2a>
	{
		memset(RP_Rx_buffer[i], 0, RX_BUFFER_SIZE);
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	2254      	movs	r2, #84	; 0x54
 80010ce:	fb02 f303 	mul.w	r3, r2, r3
 80010d2:	4a14      	ldr	r2, [pc, #80]	; (8001124 <init_state+0x68>)
 80010d4:	4413      	add	r3, r2
 80010d6:	2254      	movs	r2, #84	; 0x54
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f007 f8ac 	bl	8008238 <memset>
	for(uint8_t i = 0 ; i < RX_NBR_BUFFER; i++)
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	3301      	adds	r3, #1
 80010e4:	73fb      	strb	r3, [r7, #15]
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d9ee      	bls.n	80010ca <init_state+0xe>
	}

	buffer_ready = 0;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <init_state+0x6c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
	current_DMA_buffer = 0;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <init_state+0x70>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
	RPlidar_timeout = 0;
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <init_state+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
	RPlidar_hard_failure_cnt = 0;
 80010fe:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <init_state+0x78>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]

	// Enable Motor spinning
	HAL_GPIO_WritePin(GPIOA, RPLIDAR_EN_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800110a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110e:	f003 fb23 	bl	8004758 <HAL_GPIO_WritePin>

	RPlidar_current_state = RP_GET_HEALTH;
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <init_state+0x7c>)
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]

	return RPlidar_Log;
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <init_state+0x80>)
 800111a:	781b      	ldrb	r3, [r3, #0]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200000c4 	.word	0x200000c4
 8001128:	20000057 	.word	0x20000057
 800112c:	20000056 	.word	0x20000056
 8001130:	2000005e 	.word	0x2000005e
 8001134:	2000005f 	.word	0x2000005f
 8001138:	2000005c 	.word	0x2000005c
 800113c:	2000005d 	.word	0x2000005d

08001140 <health_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR health_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	static uint8_t health_process_step = 0;
	static uint8_t descriptor_received = 0;

	RPLIDAR_ERROR log = RPLIDAR_OK;
 8001148:	2301      	movs	r3, #1
 800114a:	73bb      	strb	r3, [r7, #14]

	// health packet
	uint8_t health_pck[HEALTH_PCK_SIZE];
	HAL_StatusTypeDef uart_log = HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	73fb      	strb	r3, [r7, #15]

	// RPlidar status and error carried by the HEALTH descriptor
	uint8_t status = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	737b      	strb	r3, [r7, #13]
	uint16_t error_code = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	817b      	strh	r3, [r7, #10]

	/* First step of the state, just build the packet and send it */
	if(health_process_step == 0)
 8001158:	4b6e      	ldr	r3, [pc, #440]	; (8001314 <health_state+0x1d4>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d128      	bne.n	80011b2 <health_state+0x72>
	{
		// Build Health packet
		health_pck[0] = REQUEST_SoF;
 8001160:	23a5      	movs	r3, #165	; 0xa5
 8001162:	723b      	strb	r3, [r7, #8]
		health_pck[1] = RP_GET_HEALTH_CMD;
 8001164:	2352      	movs	r3, #82	; 0x52
 8001166:	727b      	strb	r3, [r7, #9]



		// Send GET_HEALTH pck
		while(uart_log != HAL_OK)
 8001168:	e00a      	b.n	8001180 <health_state+0x40>
		{
			uart_log = HAL_UART_Transmit(_huart, health_pck, HEALTH_PCK_SIZE, 0xFFFF);
 800116a:	4b6b      	ldr	r3, [pc, #428]	; (8001318 <health_state+0x1d8>)
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	f107 0108 	add.w	r1, r7, #8
 8001172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001176:	2202      	movs	r2, #2
 8001178:	f005 ff14 	bl	8006fa4 <HAL_UART_Transmit>
 800117c:	4603      	mov	r3, r0
 800117e:	73fb      	strb	r3, [r7, #15]
		while(uart_log != HAL_OK)
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f1      	bne.n	800116a <health_state+0x2a>
		}

		// Initiate Rx INT to get Descriptor Pck in NVIC INT mode
		HAL_UART_Receive_IT(_huart, RP_Rx_buffer[current_DMA_buffer], RESPONSE_DESCRIPTOR_SIZE);
 8001186:	4b64      	ldr	r3, [pc, #400]	; (8001318 <health_state+0x1d8>)
 8001188:	6818      	ldr	r0, [r3, #0]
 800118a:	4b64      	ldr	r3, [pc, #400]	; (800131c <health_state+0x1dc>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	2354      	movs	r3, #84	; 0x54
 8001192:	fb03 f302 	mul.w	r3, r3, r2
 8001196:	4a62      	ldr	r2, [pc, #392]	; (8001320 <health_state+0x1e0>)
 8001198:	4413      	add	r3, r2
 800119a:	2207      	movs	r2, #7
 800119c:	4619      	mov	r1, r3
 800119e:	f005 fff1 	bl	8007184 <HAL_UART_Receive_IT>

		// Prepare NEXT NVIC interurpt for response packet this time
		NVIC_Rx_next_size = HEALTH_RESPONSE_SIZE;
 80011a2:	4b60      	ldr	r3, [pc, #384]	; (8001324 <health_state+0x1e4>)
 80011a4:	2203      	movs	r2, #3
 80011a6:	701a      	strb	r2, [r3, #0]

		// Start Timeout to test COM error
		RPlidar_start_timeout();
 80011a8:	f000 fd28 	bl	8001bfc <RPlidar_start_timeout>

		health_process_step = 1;
 80011ac:	4b59      	ldr	r3, [pc, #356]	; (8001314 <health_state+0x1d4>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
	}

	/* Second step of the state, wait for lidar response and check for Timeout or Protection flag */
	if(health_process_step == 1)
 80011b2:	4b58      	ldr	r3, [pc, #352]	; (8001314 <health_state+0x1d4>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	f040 80a0 	bne.w	80012fc <health_state+0x1bc>
	{
		// Read Descriptor response and Packet Response
		if(buffer_ready == 1)
 80011bc:	4b5a      	ldr	r3, [pc, #360]	; (8001328 <health_state+0x1e8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	f040 808d 	bne.w	80012e2 <health_state+0x1a2>
		{
			// Read Packet Descriptor
			if(descriptor_received == 0)
 80011c8:	4b58      	ldr	r3, [pc, #352]	; (800132c <health_state+0x1ec>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d109      	bne.n	80011e4 <health_state+0xa4>
			{
				// Read, check and save descriptor pck
				descriptor_received = RPlidar_get_descriptor_pck();
 80011d0:	f000 fd9c 	bl	8001d0c <RPlidar_get_descriptor_pck>
 80011d4:	4603      	mov	r3, r0
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b54      	ldr	r3, [pc, #336]	; (800132c <health_state+0x1ec>)
 80011da:	701a      	strb	r2, [r3, #0]
				// Prepare NEXT NVIC interurpt for response packet this time
				NVIC_Rx_next_size = RESPONSE_DESCRIPTOR_SIZE;
 80011dc:	4b51      	ldr	r3, [pc, #324]	; (8001324 <health_state+0x1e4>)
 80011de:	2207      	movs	r2, #7
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	e08b      	b.n	80012fc <health_state+0x1bc>
			}
			else
			{
				// Read 4th byte of the Health response descriptor, containing status description
				status = AVAILABLE_RX_BUFFER(0);
 80011e4:	4b4d      	ldr	r3, [pc, #308]	; (800131c <health_state+0x1dc>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	1c99      	adds	r1, r3, #2
 80011ea:	4b51      	ldr	r3, [pc, #324]	; (8001330 <health_state+0x1f0>)
 80011ec:	fb83 3201 	smull	r3, r2, r3, r1
 80011f0:	17cb      	asrs	r3, r1, #31
 80011f2:	1ad2      	subs	r2, r2, r3
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	1aca      	subs	r2, r1, r3
 80011fc:	4948      	ldr	r1, [pc, #288]	; (8001320 <health_state+0x1e0>)
 80011fe:	2354      	movs	r3, #84	; 0x54
 8001200:	fb03 f302 	mul.w	r3, r3, r2
 8001204:	440b      	add	r3, r1
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	737b      	strb	r3, [r7, #13]
				// Get error_code in case
				error_code = ((uint16_t)(AVAILABLE_RX_BUFFER(1)) << 8) + AVAILABLE_RX_BUFFER(2);
 800120a:	4b44      	ldr	r3, [pc, #272]	; (800131c <health_state+0x1dc>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	1c99      	adds	r1, r3, #2
 8001210:	4b47      	ldr	r3, [pc, #284]	; (8001330 <health_state+0x1f0>)
 8001212:	fb83 3201 	smull	r3, r2, r3, r1
 8001216:	17cb      	asrs	r3, r1, #31
 8001218:	1ad2      	subs	r2, r2, r3
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	1aca      	subs	r2, r1, r3
 8001222:	493f      	ldr	r1, [pc, #252]	; (8001320 <health_state+0x1e0>)
 8001224:	2354      	movs	r3, #84	; 0x54
 8001226:	fb03 f302 	mul.w	r3, r3, r2
 800122a:	440b      	add	r3, r1
 800122c:	3301      	adds	r3, #1
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b29b      	uxth	r3, r3
 8001232:	021b      	lsls	r3, r3, #8
 8001234:	b298      	uxth	r0, r3
 8001236:	4b39      	ldr	r3, [pc, #228]	; (800131c <health_state+0x1dc>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	1c99      	adds	r1, r3, #2
 800123c:	4b3c      	ldr	r3, [pc, #240]	; (8001330 <health_state+0x1f0>)
 800123e:	fb83 3201 	smull	r3, r2, r3, r1
 8001242:	17cb      	asrs	r3, r1, #31
 8001244:	1ad2      	subs	r2, r2, r3
 8001246:	4613      	mov	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	4413      	add	r3, r2
 800124c:	1aca      	subs	r2, r1, r3
 800124e:	4934      	ldr	r1, [pc, #208]	; (8001320 <health_state+0x1e0>)
 8001250:	2354      	movs	r3, #84	; 0x54
 8001252:	fb03 f302 	mul.w	r3, r3, r2
 8001256:	440b      	add	r3, r1
 8001258:	3302      	adds	r3, #2
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b29b      	uxth	r3, r3
 800125e:	4403      	add	r3, r0
 8001260:	817b      	strh	r3, [r7, #10]

				buffer_ready = 0;
 8001262:	4b31      	ldr	r3, [pc, #196]	; (8001328 <health_state+0x1e8>)
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]

				// Check Protection error
				if(status == HEALTH_PROTECTION_ERR)
 8001268:	7b7b      	ldrb	r3, [r7, #13]
 800126a:	2b02      	cmp	r3, #2
 800126c:	d126      	bne.n	80012bc <health_state+0x17c>
				{
					RPlidar_hard_failure_cnt++;
 800126e:	4b31      	ldr	r3, [pc, #196]	; (8001334 <health_state+0x1f4>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4b2f      	ldr	r3, [pc, #188]	; (8001334 <health_state+0x1f4>)
 8001278:	701a      	strb	r2, [r3, #0]
					if(RPlidar_hard_failure_cnt < HEALTH_HARD_FAILURE_LIMIT)
 800127a:	4b2e      	ldr	r3, [pc, #184]	; (8001334 <health_state+0x1f4>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b09      	cmp	r3, #9
 8001280:	d809      	bhi.n	8001296 <health_state+0x156>
					{
						RPlidar_current_state = RP_RESET;	/* ------------> */
 8001282:	4b2d      	ldr	r3, [pc, #180]	; (8001338 <health_state+0x1f8>)
 8001284:	2204      	movs	r2, #4
 8001286:	701a      	strb	r2, [r3, #0]
						health_process_step = 0;
 8001288:	4b22      	ldr	r3, [pc, #136]	; (8001314 <health_state+0x1d4>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
						descriptor_received = 0;
 800128e:	4b27      	ldr	r3, [pc, #156]	; (800132c <health_state+0x1ec>)
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
 8001294:	e008      	b.n	80012a8 <health_state+0x168>
					}
					else
					{
						RPlidar_current_state = RP_HARD_ERR;	/* ------------> */
 8001296:	4b28      	ldr	r3, [pc, #160]	; (8001338 <health_state+0x1f8>)
 8001298:	2203      	movs	r2, #3
 800129a:	701a      	strb	r2, [r3, #0]
						health_process_step = 0;
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <health_state+0x1d4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
						descriptor_received = 0;
 80012a2:	4b22      	ldr	r3, [pc, #136]	; (800132c <health_state+0x1ec>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
					}

					// Update RPlidar handler
					h_robot6900->RPlidar->state = status;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	7b7a      	ldrb	r2, [r7, #13]
 80012ae:	701a      	strb	r2, [r3, #0]
					h_robot6900->RPlidar->error_code = error_code;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	897a      	ldrh	r2, [r7, #10]
 80012b6:	f8a3 2001 	strh.w	r2, [r3, #1]
 80012ba:	e01f      	b.n	80012fc <health_state+0x1bc>
				}
				// Evrything's OK, then jump to next state
				else
				{
					// Update RPlidar handler
					h_robot6900->RPlidar->state = status;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	7b7a      	ldrb	r2, [r7, #13]
 80012c2:	701a      	strb	r2, [r3, #0]
					h_robot6900->RPlidar->error_code = error_code;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	897a      	ldrh	r2, [r7, #10]
 80012ca:	f8a3 2001 	strh.w	r2, [r3, #1]

					// Jump to next state
					RPlidar_current_state = RP_START_SCAN;	/* ------------> */
 80012ce:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <health_state+0x1f8>)
 80012d0:	2205      	movs	r2, #5
 80012d2:	701a      	strb	r2, [r3, #0]
					health_process_step = 0;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <health_state+0x1d4>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
					descriptor_received = 0;
 80012da:	4b14      	ldr	r3, [pc, #80]	; (800132c <health_state+0x1ec>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
 80012e0:	e00c      	b.n	80012fc <health_state+0x1bc>
		}
		// Wait for Response Descriptor paquet
		else
		{
			// Check if communication with the lidar timed out
			if(RPlidar_timeout >= 2)
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <health_state+0x1fc>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d907      	bls.n	80012fc <health_state+0x1bc>
			{
				RPlidar_timeout = 0;
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <health_state+0x1fc>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
				RPlidar_abord_timeout();
 80012f2:	f000 fc93 	bl	8001c1c <RPlidar_abord_timeout>
				RPlidar_current_state = RP_COM_ERR;	/* ------------> */
 80012f6:	4b10      	ldr	r3, [pc, #64]	; (8001338 <health_state+0x1f8>)
 80012f8:	2202      	movs	r2, #2
 80012fa:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	// If we jump to another step, reinitialize the inside step value to 0
	if(RPlidar_current_state != RP_GET_HEALTH)
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <health_state+0x1f8>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d002      	beq.n	800130a <health_state+0x1ca>
	{
		health_process_step = 0;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <health_state+0x1d4>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	}

	return log;
 800130a:	7bbb      	ldrb	r3, [r7, #14]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000073 	.word	0x20000073
 8001318:	200000c0 	.word	0x200000c0
 800131c:	20000056 	.word	0x20000056
 8001320:	200000c4 	.word	0x200000c4
 8001324:	20000059 	.word	0x20000059
 8001328:	20000057 	.word	0x20000057
 800132c:	20000074 	.word	0x20000074
 8001330:	55555556 	.word	0x55555556
 8001334:	2000005f 	.word	0x2000005f
 8001338:	2000005c 	.word	0x2000005c
 800133c:	2000005e 	.word	0x2000005e

08001340 <reset_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR reset_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	static uint8_t reset_process_step = 0;
	static uint8_t wait_cnt = 0;

	RPLIDAR_ERROR log = RPLIDAR_OK;
 8001348:	2301      	movs	r3, #1
 800134a:	73bb      	strb	r3, [r7, #14]

	uint8_t reset_pck[HEALTH_PCK_SIZE];
	HAL_StatusTypeDef uart_log = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]

	if(reset_process_step == 0)
 8001350:	4b1e      	ldr	r3, [pc, #120]	; (80013cc <reset_state+0x8c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d118      	bne.n	800138a <reset_state+0x4a>
	{
		// Build Reset packet
		reset_pck[0] = REQUEST_SoF;
 8001358:	23a5      	movs	r3, #165	; 0xa5
 800135a:	733b      	strb	r3, [r7, #12]
		reset_pck[1] = RP_RESET_CMD;
 800135c:	2340      	movs	r3, #64	; 0x40
 800135e:	737b      	strb	r3, [r7, #13]

		// Send RESET_PCK pck
		while(uart_log != HAL_OK)
 8001360:	e00a      	b.n	8001378 <reset_state+0x38>
		{
			uart_log = HAL_UART_Transmit(_huart, reset_pck, RESET_PCK_SIZE, 0xFFFF);
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <reset_state+0x90>)
 8001364:	6818      	ldr	r0, [r3, #0]
 8001366:	f107 010c 	add.w	r1, r7, #12
 800136a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800136e:	2202      	movs	r2, #2
 8001370:	f005 fe18 	bl	8006fa4 <HAL_UART_Transmit>
 8001374:	4603      	mov	r3, r0
 8001376:	73fb      	strb	r3, [r7, #15]
		while(uart_log != HAL_OK)
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f1      	bne.n	8001362 <reset_state+0x22>
		}

		// Start Timeout to test COM error
		RPlidar_start_timeout();
 800137e:	f000 fc3d 	bl	8001bfc <RPlidar_start_timeout>

		reset_process_step = 1;
 8001382:	4b12      	ldr	r3, [pc, #72]	; (80013cc <reset_state+0x8c>)
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
 8001388:	e01a      	b.n	80013c0 <reset_state+0x80>
	}
	else
	{
		// Wait for the 2ms WAIT before the lidar wakes up
		if(RPlidar_timeout)
 800138a:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <reset_state+0x94>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b00      	cmp	r3, #0
 8001392:	d015      	beq.n	80013c0 <reset_state+0x80>
		{
			wait_cnt++;
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <reset_state+0x98>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	3301      	adds	r3, #1
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <reset_state+0x98>)
 800139e:	701a      	strb	r2, [r3, #0]
			RPlidar_timeout = 0;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <reset_state+0x94>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
			if(wait_cnt >= 2)	// TIMER_INT each 1ms, so wait_cnt > 2 to get 2ms
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <reset_state+0x98>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d908      	bls.n	80013c0 <reset_state+0x80>
			{
				RPlidar_current_state = RP_GET_HEALTH;	/* ------------> */
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <reset_state+0x9c>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]
				reset_process_step = 0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <reset_state+0x8c>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
				wait_cnt = 0;
 80013ba:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <reset_state+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return log;
 80013c0:	7bbb      	ldrb	r3, [r7, #14]

}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000075 	.word	0x20000075
 80013d0:	200000c0 	.word	0x200000c0
 80013d4:	2000005e 	.word	0x2000005e
 80013d8:	20000076 	.word	0x20000076
 80013dc:	2000005c 	.word	0x2000005c

080013e0 <start_scan_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR start_scan_state(ROBOT6900_HANDLER* h_robot6900)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	static uint8_t reset_process_step = 0;

	RPLIDAR_ERROR log = RPLIDAR_OK;
 80013e8:	2301      	movs	r3, #1
 80013ea:	75bb      	strb	r3, [r7, #22]

	uint8_t scan_pck[START_SCAN_PCK_SIZE];
	HAL_StatusTypeDef uart_log = HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	75fb      	strb	r3, [r7, #23]

	/* PCK INITIALISATION AND TX */
	if(reset_process_step == 0)
 80013f0:	4b35      	ldr	r3, [pc, #212]	; (80014c8 <start_scan_state+0xe8>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d140      	bne.n	800147a <start_scan_state+0x9a>
	{
		// Build EXPRESS Scan packet
		scan_pck[0] = REQUEST_SoF;
 80013f8:	23a5      	movs	r3, #165	; 0xa5
 80013fa:	733b      	strb	r3, [r7, #12]
		scan_pck[1] = RP_EXPRESS_SCAN_CMD;
 80013fc:	2382      	movs	r3, #130	; 0x82
 80013fe:	737b      	strb	r3, [r7, #13]

		scan_pck[2] = 5; // Payload Size
 8001400:	2305      	movs	r3, #5
 8001402:	73bb      	strb	r3, [r7, #14]

		scan_pck[3] = 0; // Working Mode. Set to 0. See datasheet
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
		scan_pck[4] = 0;	// Reserved
 8001408:	2300      	movs	r3, #0
 800140a:	743b      	strb	r3, [r7, #16]
		scan_pck[5] = 0;	// Reserved
 800140c:	2300      	movs	r3, #0
 800140e:	747b      	strb	r3, [r7, #17]
		scan_pck[6] = 0;	// Reserved
 8001410:	2300      	movs	r3, #0
 8001412:	74bb      	strb	r3, [r7, #18]
		scan_pck[7] = 0;	// Reserved
 8001414:	2300      	movs	r3, #0
 8001416:	74fb      	strb	r3, [r7, #19]

		scan_pck[8] = RPlidar_checksum(scan_pck, START_SCAN_PCK_SIZE - 1); // Checksum
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	2108      	movs	r1, #8
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fc54 	bl	8001ccc <RPlidar_checksum>
 8001424:	4603      	mov	r3, r0
 8001426:	753b      	strb	r3, [r7, #20]

		// Prepare Rx to switch to DMA mode for constant DATA acquisition
		DMA_Rx = 1;
 8001428:	4b28      	ldr	r3, [pc, #160]	; (80014cc <start_scan_state+0xec>)
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
		DMA_next_packet_size = EXPRESS_SCAN_RESPONSE_SIZE;
 800142e:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <start_scan_state+0xf0>)
 8001430:	2254      	movs	r2, #84	; 0x54
 8001432:	801a      	strh	r2, [r3, #0]

		// Initiate Rx INT to get Descriptor Pck in NVIC INT mode
		HAL_UART_Receive_IT(_huart, RP_Rx_buffer[current_DMA_buffer], RESPONSE_DESCRIPTOR_SIZE);
 8001434:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <start_scan_state+0xf4>)
 8001436:	6818      	ldr	r0, [r3, #0]
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <start_scan_state+0xf8>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	2354      	movs	r3, #84	; 0x54
 8001440:	fb03 f302 	mul.w	r3, r3, r2
 8001444:	4a25      	ldr	r2, [pc, #148]	; (80014dc <start_scan_state+0xfc>)
 8001446:	4413      	add	r3, r2
 8001448:	2207      	movs	r2, #7
 800144a:	4619      	mov	r1, r3
 800144c:	f005 fe9a 	bl	8007184 <HAL_UART_Receive_IT>

		// Send RESET_PCK pck
		while(uart_log != HAL_OK)
 8001450:	e00a      	b.n	8001468 <start_scan_state+0x88>
		{
			uart_log = HAL_UART_Transmit(_huart, scan_pck, START_SCAN_PCK_SIZE, 0xFFFF);
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <start_scan_state+0xf4>)
 8001454:	6818      	ldr	r0, [r3, #0]
 8001456:	f107 010c 	add.w	r1, r7, #12
 800145a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800145e:	2209      	movs	r2, #9
 8001460:	f005 fda0 	bl	8006fa4 <HAL_UART_Transmit>
 8001464:	4603      	mov	r3, r0
 8001466:	75fb      	strb	r3, [r7, #23]
		while(uart_log != HAL_OK)
 8001468:	7dfb      	ldrb	r3, [r7, #23]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f1      	bne.n	8001452 <start_scan_state+0x72>
		}


		// Start Timeout to test COM error
		RPlidar_start_timeout();
 800146e:	f000 fbc5 	bl	8001bfc <RPlidar_start_timeout>

		reset_process_step = 1;
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <start_scan_state+0xe8>)
 8001474:	2201      	movs	r2, #1
 8001476:	701a      	strb	r2, [r3, #0]
 8001478:	e020      	b.n	80014bc <start_scan_state+0xdc>
	}
	/* RECEIVE DESCRIPTOR, CHECK VALIDITY AND TIMEOUT */
	else
	{
		// Check if communication with the lidar timed out
		if(buffer_ready == 1)
 800147a:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <start_scan_state+0x100>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	b2db      	uxtb	r3, r3
 8001480:	2b01      	cmp	r3, #1
 8001482:	d10b      	bne.n	800149c <start_scan_state+0xbc>
		{
			// Read, check and save descriptor pck. Return 1 if OK
			if(RPlidar_get_descriptor_pck() == 1)
 8001484:	f000 fc42 	bl	8001d0c <RPlidar_get_descriptor_pck>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d116      	bne.n	80014bc <start_scan_state+0xdc>
			{
				RPlidar_current_state = RP_SAMPLING;	/* ------------> */
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <start_scan_state+0x104>)
 8001490:	2206      	movs	r2, #6
 8001492:	701a      	strb	r2, [r3, #0]
				reset_process_step = 0;
 8001494:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <start_scan_state+0xe8>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	e00f      	b.n	80014bc <start_scan_state+0xdc>
		}
		// Wait for Response Descriptor paquet
		else
		{
			// Check if communication with the lidar timed out
			if(RPlidar_timeout >= 20)
 800149c:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <start_scan_state+0x108>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b13      	cmp	r3, #19
 80014a4:	d90a      	bls.n	80014bc <start_scan_state+0xdc>
			{
				RPlidar_timeout = 0;
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <start_scan_state+0x108>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
				RPlidar_abord_timeout();
 80014ac:	f000 fbb6 	bl	8001c1c <RPlidar_abord_timeout>
				RPlidar_current_state = RP_COM_ERR;	/* ------------> */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <start_scan_state+0x104>)
 80014b2:	2202      	movs	r2, #2
 80014b4:	701a      	strb	r2, [r3, #0]
				reset_process_step = 0;
 80014b6:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <start_scan_state+0xe8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
			}
		}

	}

	return log;
 80014bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000077 	.word	0x20000077
 80014cc:	20000058 	.word	0x20000058
 80014d0:	2000005a 	.word	0x2000005a
 80014d4:	200000c0 	.word	0x200000c0
 80014d8:	20000056 	.word	0x20000056
 80014dc:	200000c4 	.word	0x200000c4
 80014e0:	20000057 	.word	0x20000057
 80014e4:	2000005c 	.word	0x2000005c
 80014e8:	2000005e 	.word	0x2000005e

080014ec <sampling_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR sampling_state(ROBOT6900_HANDLER* h_robot6900)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	static uint8_t init_process_buffer = 0;

	RPLIDAR_ERROR log = RPLIDAR_OK;
 80014f4:	2301      	movs	r3, #1
 80014f6:	73fb      	strb	r3, [r7, #15]

	uint8_t timeout_cnt = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73bb      	strb	r3, [r7, #14]

	/* WAIT FOR EXPRESS SCAN RESPONSE PCK */
	if(buffer_ready == 1)
 80014fc:	4b19      	ldr	r3, [pc, #100]	; (8001564 <sampling_state+0x78>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b01      	cmp	r3, #1
 8001504:	d111      	bne.n	800152a <sampling_state+0x3e>
	{
		// Wait for the 1st buffer to be filled
		if(init_process_buffer == 0)
 8001506:	4b18      	ldr	r3, [pc, #96]	; (8001568 <sampling_state+0x7c>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d106      	bne.n	800151c <sampling_state+0x30>
		{
			init_process_buffer = 1;
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <sampling_state+0x7c>)
 8001510:	2201      	movs	r2, #1
 8001512:	701a      	strb	r2, [r3, #0]
			buffer_ready = 0;
 8001514:	4b13      	ldr	r3, [pc, #76]	; (8001564 <sampling_state+0x78>)
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]
 800151a:	e01b      	b.n	8001554 <sampling_state+0x68>
		}
		// Wait for the 2nd buffer to be filled
		else
		{
			buffer_ready = 0;
 800151c:	4b11      	ldr	r3, [pc, #68]	; (8001564 <sampling_state+0x78>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
			RPlidar_current_state = RP_PROCESS;	/* ------------> */
 8001522:	4b12      	ldr	r3, [pc, #72]	; (800156c <sampling_state+0x80>)
 8001524:	2207      	movs	r2, #7
 8001526:	701a      	strb	r2, [r3, #0]
 8001528:	e014      	b.n	8001554 <sampling_state+0x68>

	}
	else
	{
		// Timeout Check (2ms)
		if(RPlidar_timeout)
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <sampling_state+0x84>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00f      	beq.n	8001554 <sampling_state+0x68>
		{
			RPlidar_timeout = 0;
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <sampling_state+0x84>)
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
			if(timeout_cnt >= 20)
 800153a:	7bbb      	ldrb	r3, [r7, #14]
 800153c:	2b13      	cmp	r3, #19
 800153e:	d906      	bls.n	800154e <sampling_state+0x62>
			{
				RPlidar_current_state = RP_COM_ERR;	/* ------------> */
 8001540:	4b0a      	ldr	r3, [pc, #40]	; (800156c <sampling_state+0x80>)
 8001542:	2202      	movs	r2, #2
 8001544:	701a      	strb	r2, [r3, #0]
				init_process_buffer = 0;
 8001546:	4b08      	ldr	r3, [pc, #32]	; (8001568 <sampling_state+0x7c>)
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
 800154c:	e002      	b.n	8001554 <sampling_state+0x68>
			}
			else
			{
				timeout_cnt++;
 800154e:	7bbb      	ldrb	r3, [r7, #14]
 8001550:	3301      	adds	r3, #1
 8001552:	73bb      	strb	r3, [r7, #14]
			}
		}
	}

	return log;
 8001554:	7bfb      	ldrb	r3, [r7, #15]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	20000057 	.word	0x20000057
 8001568:	20000078 	.word	0x20000078
 800156c:	2000005c 	.word	0x2000005c
 8001570:	2000005e 	.word	0x2000005e

08001574 <processing_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR processing_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001578:	b089      	sub	sp, #36	; 0x24
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
	static uint16_t nbr_scan = 0;
	static uint8_t process_cnt = 0;
	static uint16_t max_ptnumber = 0;
#endif

	uint8_t pck_checksum = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	773b      	strb	r3, [r7, #28]
	uint8_t real_checksum = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	76fb      	strb	r3, [r7, #27]

	uint8_t S_parameter = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	76bb      	strb	r3, [r7, #26]

	float start_angle = 0;
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
	float next_start_angle = 0;
 8001590:	f04f 0300 	mov.w	r3, #0
 8001594:	613b      	str	r3, [r7, #16]

	uint16_t pt_index = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	83fb      	strh	r3, [r7, #30]

	RPLIDAR_ERROR log = RPLIDAR_OK;
 800159a:	2301      	movs	r3, #1
 800159c:	73fb      	strb	r3, [r7, #15]

	/* TODO CHECKSUM TEST */
	real_checksum = RPlidar_checksum(&AVAILABLE_RX_BUFFER(2), EXPRESS_SCAN_RESPONSE_SIZE-2);
 800159e:	4ba7      	ldr	r3, [pc, #668]	; (800183c <processing_state+0x2c8>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	1c99      	adds	r1, r3, #2
 80015a4:	4ba6      	ldr	r3, [pc, #664]	; (8001840 <processing_state+0x2cc>)
 80015a6:	fb83 3201 	smull	r3, r2, r3, r1
 80015aa:	17cb      	asrs	r3, r1, #31
 80015ac:	1ad2      	subs	r2, r2, r3
 80015ae:	4613      	mov	r3, r2
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	1aca      	subs	r2, r1, r3
 80015b6:	2354      	movs	r3, #84	; 0x54
 80015b8:	fb03 f302 	mul.w	r3, r3, r2
 80015bc:	3302      	adds	r3, #2
 80015be:	4aa1      	ldr	r2, [pc, #644]	; (8001844 <processing_state+0x2d0>)
 80015c0:	4413      	add	r3, r2
 80015c2:	2152      	movs	r1, #82	; 0x52
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 fb81 	bl	8001ccc <RPlidar_checksum>
 80015ca:	4603      	mov	r3, r0
 80015cc:	76fb      	strb	r3, [r7, #27]
	pck_checksum = ( (AVAILABLE_RX_BUFFER(0) & 0x0F) + ((AVAILABLE_RX_BUFFER(1) & 0x0F) << 4) );
 80015ce:	4b9b      	ldr	r3, [pc, #620]	; (800183c <processing_state+0x2c8>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	1c99      	adds	r1, r3, #2
 80015d4:	4b9a      	ldr	r3, [pc, #616]	; (8001840 <processing_state+0x2cc>)
 80015d6:	fb83 3201 	smull	r3, r2, r3, r1
 80015da:	17cb      	asrs	r3, r1, #31
 80015dc:	1ad2      	subs	r2, r2, r3
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	1aca      	subs	r2, r1, r3
 80015e6:	4997      	ldr	r1, [pc, #604]	; (8001844 <processing_state+0x2d0>)
 80015e8:	2354      	movs	r3, #84	; 0x54
 80015ea:	fb03 f302 	mul.w	r3, r3, r2
 80015ee:	440b      	add	r3, r1
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	b2d8      	uxtb	r0, r3
 80015f8:	4b90      	ldr	r3, [pc, #576]	; (800183c <processing_state+0x2c8>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	1c99      	adds	r1, r3, #2
 80015fe:	4b90      	ldr	r3, [pc, #576]	; (8001840 <processing_state+0x2cc>)
 8001600:	fb83 3201 	smull	r3, r2, r3, r1
 8001604:	17cb      	asrs	r3, r1, #31
 8001606:	1ad2      	subs	r2, r2, r3
 8001608:	4613      	mov	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	4413      	add	r3, r2
 800160e:	1aca      	subs	r2, r1, r3
 8001610:	498c      	ldr	r1, [pc, #560]	; (8001844 <processing_state+0x2d0>)
 8001612:	2354      	movs	r3, #84	; 0x54
 8001614:	fb03 f302 	mul.w	r3, r3, r2
 8001618:	440b      	add	r3, r1
 800161a:	3301      	adds	r3, #1
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	b2db      	uxtb	r3, r3
 8001622:	4403      	add	r3, r0
 8001624:	773b      	strb	r3, [r7, #28]

	if(real_checksum != pck_checksum)
 8001626:	7efa      	ldrb	r2, [r7, #27]
 8001628:	7f3b      	ldrb	r3, [r7, #28]
 800162a:	429a      	cmp	r2, r3
 800162c:	d002      	beq.n	8001634 <processing_state+0xc0>
	{
		RPlidar_current_state = RP_COM_ERR;
 800162e:	4b86      	ldr	r3, [pc, #536]	; (8001848 <processing_state+0x2d4>)
 8001630:	2202      	movs	r2, #2
 8001632:	701a      	strb	r2, [r3, #0]
	}

	/* Get the and REBUILD the Angle of the current Pi packet */
	start_angle = (OLD_RX_BUFFER(2) +
 8001634:	4b81      	ldr	r3, [pc, #516]	; (800183c <processing_state+0x2c8>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	1c59      	adds	r1, r3, #1
 800163a:	4b81      	ldr	r3, [pc, #516]	; (8001840 <processing_state+0x2cc>)
 800163c:	fb83 3201 	smull	r3, r2, r3, r1
 8001640:	17cb      	asrs	r3, r1, #31
 8001642:	1ad2      	subs	r2, r2, r3
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	1aca      	subs	r2, r1, r3
 800164c:	497d      	ldr	r1, [pc, #500]	; (8001844 <processing_state+0x2d0>)
 800164e:	2354      	movs	r3, #84	; 0x54
 8001650:	fb03 f302 	mul.w	r3, r3, r2
 8001654:	440b      	add	r3, r1
 8001656:	3302      	adds	r3, #2
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
			( (uint16_t)( (OLD_RX_BUFFER(3) & EXPRESS_SCAN_ANGLE_LSB_MASK) ) << 8) );
 800165c:	4b77      	ldr	r3, [pc, #476]	; (800183c <processing_state+0x2c8>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	1c59      	adds	r1, r3, #1
 8001662:	4b77      	ldr	r3, [pc, #476]	; (8001840 <processing_state+0x2cc>)
 8001664:	fb83 3201 	smull	r3, r2, r3, r1
 8001668:	17cb      	asrs	r3, r1, #31
 800166a:	1ad2      	subs	r2, r2, r3
 800166c:	4613      	mov	r3, r2
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	4413      	add	r3, r2
 8001672:	1aca      	subs	r2, r1, r3
 8001674:	4973      	ldr	r1, [pc, #460]	; (8001844 <processing_state+0x2d0>)
 8001676:	2354      	movs	r3, #84	; 0x54
 8001678:	fb03 f302 	mul.w	r3, r3, r2
 800167c:	440b      	add	r3, r1
 800167e:	3303      	adds	r3, #3
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
	start_angle = (OLD_RX_BUFFER(2) +
 8001688:	4403      	add	r3, r0
 800168a:	ee07 3a90 	vmov	s15, r3
 800168e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001692:	edc7 7a05 	vstr	s15, [r7, #20]
	start_angle = start_angle / 64.0;
 8001696:	ed97 7a05 	vldr	s14, [r7, #20]
 800169a:	eddf 6a6c 	vldr	s13, [pc, #432]	; 800184c <processing_state+0x2d8>
 800169e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016a2:	edc7 7a05 	vstr	s15, [r7, #20]

	/* Get the and REBUILD the Angle of the next Pi+1 packet */
	next_start_angle = (AVAILABLE_RX_BUFFER(2) +
 80016a6:	4b65      	ldr	r3, [pc, #404]	; (800183c <processing_state+0x2c8>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	1c99      	adds	r1, r3, #2
 80016ac:	4b64      	ldr	r3, [pc, #400]	; (8001840 <processing_state+0x2cc>)
 80016ae:	fb83 3201 	smull	r3, r2, r3, r1
 80016b2:	17cb      	asrs	r3, r1, #31
 80016b4:	1ad2      	subs	r2, r2, r3
 80016b6:	4613      	mov	r3, r2
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4413      	add	r3, r2
 80016bc:	1aca      	subs	r2, r1, r3
 80016be:	4961      	ldr	r1, [pc, #388]	; (8001844 <processing_state+0x2d0>)
 80016c0:	2354      	movs	r3, #84	; 0x54
 80016c2:	fb03 f302 	mul.w	r3, r3, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	3302      	adds	r3, #2
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4618      	mov	r0, r3
			( (uint16_t)( (AVAILABLE_RX_BUFFER(3) & EXPRESS_SCAN_ANGLE_LSB_MASK) ) << 8) );
 80016ce:	4b5b      	ldr	r3, [pc, #364]	; (800183c <processing_state+0x2c8>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	1c99      	adds	r1, r3, #2
 80016d4:	4b5a      	ldr	r3, [pc, #360]	; (8001840 <processing_state+0x2cc>)
 80016d6:	fb83 3201 	smull	r3, r2, r3, r1
 80016da:	17cb      	asrs	r3, r1, #31
 80016dc:	1ad2      	subs	r2, r2, r3
 80016de:	4613      	mov	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	1aca      	subs	r2, r1, r3
 80016e6:	4957      	ldr	r1, [pc, #348]	; (8001844 <processing_state+0x2d0>)
 80016e8:	2354      	movs	r3, #84	; 0x54
 80016ea:	fb03 f302 	mul.w	r3, r3, r2
 80016ee:	440b      	add	r3, r1
 80016f0:	3303      	adds	r3, #3
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
	next_start_angle = (AVAILABLE_RX_BUFFER(2) +
 80016fa:	4403      	add	r3, r0
 80016fc:	ee07 3a90 	vmov	s15, r3
 8001700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001704:	edc7 7a04 	vstr	s15, [r7, #16]
	next_start_angle = next_start_angle / 64.0;
 8001708:	ed97 7a04 	vldr	s14, [r7, #16]
 800170c:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800184c <processing_state+0x2d8>
 8001710:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001714:	edc7 7a04 	vstr	s15, [r7, #16]


	/* Calculate the S parameter, in order to detect a new 360 Scan */
	S_parameter = (start_angle > next_start_angle ? 1 : 0);
 8001718:	ed97 7a05 	vldr	s14, [r7, #20]
 800171c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001720:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001728:	bfcc      	ite	gt
 800172a:	2301      	movgt	r3, #1
 800172c:	2300      	movle	r3, #0
 800172e:	b2db      	uxtb	r3, r3
 8001730:	76bb      	strb	r3, [r7, #26]

#ifdef RPLIDAR_DEBUG
	process_cnt++;
#endif
	// If new scan detected, refresh data by starting at RPlidar_data[0]
	if(S_parameter == 1)
 8001732:	7ebb      	ldrb	r3, [r7, #26]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d111      	bne.n	800175c <processing_state+0x1e8>
	{
		RPlidar_RPM = RPlidar_measure_RPM();
 8001738:	f000 fa7e 	bl	8001c38 <RPlidar_measure_RPM>
 800173c:	eef0 7a40 	vmov.f32	s15, s0
 8001740:	4b43      	ldr	r3, [pc, #268]	; (8001850 <processing_state+0x2dc>)
 8001742:	edc3 7a00 	vstr	s15, [r3]
		// Times 2 since h_robot6900->RPlidar->data is a 16bits ptr instead of 32bits ptr
		h_robot6900->RPlidar->data_size = 2 * current_data_index;
 8001746:	4b43      	ldr	r3, [pc, #268]	; (8001854 <processing_state+0x2e0>)
 8001748:	881a      	ldrh	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	0052      	lsls	r2, r2, #1
 8001750:	b292      	uxth	r2, r2
 8001752:	f8a3 2007 	strh.w	r2, [r3, #7]
		{
			nbr_scan++;
		}
#endif

		current_data_index = 0;
 8001756:	4b3f      	ldr	r3, [pc, #252]	; (8001854 <processing_state+0x2e0>)
 8001758:	2200      	movs	r2, #0
 800175a:	801a      	strh	r2, [r3, #0]



	/* CALCULATE DATA POINTS using Pi (in LiDAR_process_buffer) and Pi+1 */
	/* Processing de-compressing calculation */
	for(uint8_t cabin_i = 0 ; cabin_i < EXPRESS_SCAN_CABIN_NBR; cabin_i++)
 800175c:	2300      	movs	r3, #0
 800175e:	777b      	strb	r3, [r7, #29]
 8001760:	e1ed      	b.n	8001b3e <processing_state+0x5ca>
	{
		// Point index in the result RPLIDAR_DATA array
		pt_index = (cabin_i * 2);
 8001762:	7f7b      	ldrb	r3, [r7, #29]
 8001764:	b29b      	uxth	r3, r3
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	83fb      	strh	r3, [r7, #30]

		// Security check on index
		if(current_data_index + pt_index + 1 >= SAMPLES_PER_360)
 800176a:	4b3a      	ldr	r3, [pc, #232]	; (8001854 <processing_state+0x2e0>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	461a      	mov	r2, r3
 8001770:	8bfb      	ldrh	r3, [r7, #30]
 8001772:	4413      	add	r3, r2
 8001774:	3301      	adds	r3, #1
 8001776:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800177a:	db04      	blt.n	8001786 <processing_state+0x212>
		{
			RPlidar_current_state = RP_COM_ERR;
 800177c:	4b32      	ldr	r3, [pc, #200]	; (8001848 <processing_state+0x2d4>)
 800177e:	2202      	movs	r2, #2
 8001780:	701a      	strb	r2, [r3, #0]
			return log;
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	e1ec      	b.n	8001b60 <processing_state+0x5ec>
		}

		// Process point 1 in Cabin Ci
		RPlidar_data[current_data_index + pt_index].distance = F_CABIN_DISTANCE1(cabin_i);
 8001786:	4b2d      	ldr	r3, [pc, #180]	; (800183c <processing_state+0x2c8>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	1c59      	adds	r1, r3, #1
 800178c:	4b2c      	ldr	r3, [pc, #176]	; (8001840 <processing_state+0x2cc>)
 800178e:	fb83 3201 	smull	r3, r2, r3, r1
 8001792:	17cb      	asrs	r3, r1, #31
 8001794:	1ad2      	subs	r2, r2, r3
 8001796:	4613      	mov	r3, r2
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	4413      	add	r3, r2
 800179c:	1aca      	subs	r2, r1, r3
 800179e:	7f79      	ldrb	r1, [r7, #29]
 80017a0:	460b      	mov	r3, r1
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	3304      	adds	r3, #4
 80017a8:	4926      	ldr	r1, [pc, #152]	; (8001844 <processing_state+0x2d0>)
 80017aa:	2054      	movs	r0, #84	; 0x54
 80017ac:	fb00 f202 	mul.w	r2, r0, r2
 80017b0:	440a      	add	r2, r1
 80017b2:	4413      	add	r3, r2
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80017bc:	b298      	uxth	r0, r3
 80017be:	4b1f      	ldr	r3, [pc, #124]	; (800183c <processing_state+0x2c8>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	1c59      	adds	r1, r3, #1
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <processing_state+0x2cc>)
 80017c6:	fb83 3201 	smull	r3, r2, r3, r1
 80017ca:	17cb      	asrs	r3, r1, #31
 80017cc:	1ad2      	subs	r2, r2, r3
 80017ce:	4613      	mov	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	1aca      	subs	r2, r1, r3
 80017d6:	7f7b      	ldrb	r3, [r7, #29]
 80017d8:	1c59      	adds	r1, r3, #1
 80017da:	460b      	mov	r3, r1
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	440b      	add	r3, r1
 80017e0:	4918      	ldr	r1, [pc, #96]	; (8001844 <processing_state+0x2d0>)
 80017e2:	2454      	movs	r4, #84	; 0x54
 80017e4:	fb04 f202 	mul.w	r2, r4, r2
 80017e8:	440a      	add	r2, r1
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	019b      	lsls	r3, r3, #6
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	4a17      	ldr	r2, [pc, #92]	; (8001854 <processing_state+0x2e0>)
 80017f6:	8812      	ldrh	r2, [r2, #0]
 80017f8:	4611      	mov	r1, r2
 80017fa:	8bfa      	ldrh	r2, [r7, #30]
 80017fc:	440a      	add	r2, r1
 80017fe:	4403      	add	r3, r0
 8001800:	b298      	uxth	r0, r3
 8001802:	4915      	ldr	r1, [pc, #84]	; (8001858 <processing_state+0x2e4>)
 8001804:	4613      	mov	r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4413      	add	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	440b      	add	r3, r1
 800180e:	4602      	mov	r2, r0
 8001810:	801a      	strh	r2, [r3, #0]
		RPlidar_data[current_data_index + pt_index].angle = start_angle + (DIFF_ANGLE(start_angle, next_start_angle) / 32.0) * pt_index - (float)(F_CABIN_DANGLE1(cabin_i));
 8001812:	6978      	ldr	r0, [r7, #20]
 8001814:	f7fe fe3c 	bl	8000490 <__aeabi_f2d>
 8001818:	4604      	mov	r4, r0
 800181a:	460d      	mov	r5, r1
 800181c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001820:	edd7 7a04 	vldr	s15, [r7, #16]
 8001824:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182c:	d818      	bhi.n	8001860 <processing_state+0x2ec>
 800182e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001832:	edd7 7a05 	vldr	s15, [r7, #20]
 8001836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800183a:	e01b      	b.n	8001874 <processing_state+0x300>
 800183c:	20000056 	.word	0x20000056
 8001840:	55555556 	.word	0x55555556
 8001844:	200000c4 	.word	0x200000c4
 8001848:	2000005c 	.word	0x2000005c
 800184c:	42800000 	.word	0x42800000
 8001850:	20000064 	.word	0x20000064
 8001854:	2000007a 	.word	0x2000007a
 8001858:	200001c4 	.word	0x200001c4
 800185c:	43b40000 	.word	0x43b40000
 8001860:	edd7 7a04 	vldr	s15, [r7, #16]
 8001864:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 800185c <processing_state+0x2e8>
 8001868:	ee37 7a87 	vadd.f32	s14, s15, s14
 800186c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001874:	ee17 0a90 	vmov	r0, s15
 8001878:	f7fe fe0a 	bl	8000490 <__aeabi_f2d>
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	4bba      	ldr	r3, [pc, #744]	; (8001b6c <processing_state+0x5f8>)
 8001882:	f7fe ff87 	bl	8000794 <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4690      	mov	r8, r2
 800188c:	4699      	mov	r9, r3
 800188e:	8bfb      	ldrh	r3, [r7, #30]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fdeb 	bl	800046c <__aeabi_i2d>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4640      	mov	r0, r8
 800189c:	4649      	mov	r1, r9
 800189e:	f7fe fe4f 	bl	8000540 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fc93 	bl	80001d4 <__adddf3>
 80018ae:	4603      	mov	r3, r0
 80018b0:	460c      	mov	r4, r1
 80018b2:	461d      	mov	r5, r3
 80018b4:	4626      	mov	r6, r4
 80018b6:	4bae      	ldr	r3, [pc, #696]	; (8001b70 <processing_state+0x5fc>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	1c59      	adds	r1, r3, #1
 80018bc:	4bad      	ldr	r3, [pc, #692]	; (8001b74 <processing_state+0x600>)
 80018be:	fb83 3201 	smull	r3, r2, r3, r1
 80018c2:	17cb      	asrs	r3, r1, #31
 80018c4:	1ad2      	subs	r2, r2, r3
 80018c6:	4613      	mov	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4413      	add	r3, r2
 80018cc:	1aca      	subs	r2, r1, r3
 80018ce:	7f79      	ldrb	r1, [r7, #29]
 80018d0:	460b      	mov	r3, r1
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	3308      	adds	r3, #8
 80018d8:	49a7      	ldr	r1, [pc, #668]	; (8001b78 <processing_state+0x604>)
 80018da:	2054      	movs	r0, #84	; 0x54
 80018dc:	fb00 f202 	mul.w	r2, r0, r2
 80018e0:	440a      	add	r2, r1
 80018e2:	4413      	add	r3, r2
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	f003 000f 	and.w	r0, r3, #15
 80018ea:	4ba1      	ldr	r3, [pc, #644]	; (8001b70 <processing_state+0x5fc>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	1c59      	adds	r1, r3, #1
 80018f0:	4ba0      	ldr	r3, [pc, #640]	; (8001b74 <processing_state+0x600>)
 80018f2:	fb83 3201 	smull	r3, r2, r3, r1
 80018f6:	17cb      	asrs	r3, r1, #31
 80018f8:	1ad2      	subs	r2, r2, r3
 80018fa:	4613      	mov	r3, r2
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	4413      	add	r3, r2
 8001900:	1aca      	subs	r2, r1, r3
 8001902:	7f79      	ldrb	r1, [r7, #29]
 8001904:	460b      	mov	r3, r1
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	440b      	add	r3, r1
 800190a:	3304      	adds	r3, #4
 800190c:	499a      	ldr	r1, [pc, #616]	; (8001b78 <processing_state+0x604>)
 800190e:	2454      	movs	r4, #84	; 0x54
 8001910:	fb04 f202 	mul.w	r2, r4, r2
 8001914:	440a      	add	r2, r1
 8001916:	4413      	add	r3, r2
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	b2db      	uxtb	r3, r3
 800191e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001922:	4303      	orrs	r3, r0
 8001924:	ee07 3a90 	vmov	s15, r3
 8001928:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800192c:	ee17 0a90 	vmov	r0, s15
 8001930:	f7fe fdae 	bl	8000490 <__aeabi_f2d>
 8001934:	4603      	mov	r3, r0
 8001936:	460c      	mov	r4, r1
 8001938:	461a      	mov	r2, r3
 800193a:	4623      	mov	r3, r4
 800193c:	4628      	mov	r0, r5
 800193e:	4631      	mov	r1, r6
 8001940:	f7fe fc46 	bl	80001d0 <__aeabi_dsub>
 8001944:	4603      	mov	r3, r0
 8001946:	460c      	mov	r4, r1
 8001948:	4618      	mov	r0, r3
 800194a:	4621      	mov	r1, r4
 800194c:	4b8b      	ldr	r3, [pc, #556]	; (8001b7c <processing_state+0x608>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	8bfb      	ldrh	r3, [r7, #30]
 8001954:	18d4      	adds	r4, r2, r3
 8001956:	f7ff f805 	bl	8000964 <__aeabi_d2f>
 800195a:	4601      	mov	r1, r0
 800195c:	4a88      	ldr	r2, [pc, #544]	; (8001b80 <processing_state+0x60c>)
 800195e:	4623      	mov	r3, r4
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	4423      	add	r3, r4
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	4413      	add	r3, r2
 8001968:	3302      	adds	r3, #2
 800196a:	460a      	mov	r2, r1
 800196c:	601a      	str	r2, [r3, #0]

		// Process point 2 in Cabin Ci
		RPlidar_data[current_data_index + pt_index + 1].distance = F_CABIN_DISTANCE2(cabin_i);
 800196e:	4b80      	ldr	r3, [pc, #512]	; (8001b70 <processing_state+0x5fc>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	1c59      	adds	r1, r3, #1
 8001974:	4b7f      	ldr	r3, [pc, #508]	; (8001b74 <processing_state+0x600>)
 8001976:	fb83 3201 	smull	r3, r2, r3, r1
 800197a:	17cb      	asrs	r3, r1, #31
 800197c:	1ad2      	subs	r2, r2, r3
 800197e:	4613      	mov	r3, r2
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4413      	add	r3, r2
 8001984:	1aca      	subs	r2, r1, r3
 8001986:	7f79      	ldrb	r1, [r7, #29]
 8001988:	460b      	mov	r3, r1
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	3306      	adds	r3, #6
 8001990:	4979      	ldr	r1, [pc, #484]	; (8001b78 <processing_state+0x604>)
 8001992:	2054      	movs	r0, #84	; 0x54
 8001994:	fb00 f202 	mul.w	r2, r0, r2
 8001998:	440a      	add	r2, r1
 800199a:	4413      	add	r3, r2
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80019a4:	b298      	uxth	r0, r3
 80019a6:	4b72      	ldr	r3, [pc, #456]	; (8001b70 <processing_state+0x5fc>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	1c59      	adds	r1, r3, #1
 80019ac:	4b71      	ldr	r3, [pc, #452]	; (8001b74 <processing_state+0x600>)
 80019ae:	fb83 3201 	smull	r3, r2, r3, r1
 80019b2:	17cb      	asrs	r3, r1, #31
 80019b4:	1ad2      	subs	r2, r2, r3
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	1aca      	subs	r2, r1, r3
 80019be:	7f79      	ldrb	r1, [r7, #29]
 80019c0:	460b      	mov	r3, r1
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	3307      	adds	r3, #7
 80019c8:	496b      	ldr	r1, [pc, #428]	; (8001b78 <processing_state+0x604>)
 80019ca:	2454      	movs	r4, #84	; 0x54
 80019cc:	fb04 f202 	mul.w	r2, r4, r2
 80019d0:	440a      	add	r2, r1
 80019d2:	4413      	add	r3, r2
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	019b      	lsls	r3, r3, #6
 80019da:	b29b      	uxth	r3, r3
 80019dc:	4a67      	ldr	r2, [pc, #412]	; (8001b7c <processing_state+0x608>)
 80019de:	8812      	ldrh	r2, [r2, #0]
 80019e0:	4611      	mov	r1, r2
 80019e2:	8bfa      	ldrh	r2, [r7, #30]
 80019e4:	440a      	add	r2, r1
 80019e6:	3201      	adds	r2, #1
 80019e8:	4403      	add	r3, r0
 80019ea:	b298      	uxth	r0, r3
 80019ec:	4964      	ldr	r1, [pc, #400]	; (8001b80 <processing_state+0x60c>)
 80019ee:	4613      	mov	r3, r2
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4413      	add	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	440b      	add	r3, r1
 80019f8:	4602      	mov	r2, r0
 80019fa:	801a      	strh	r2, [r3, #0]
		RPlidar_data[current_data_index + pt_index + 1].angle = start_angle + (DIFF_ANGLE(start_angle, next_start_angle) / 32.0) * (pt_index+1) - (float)(F_CABIN_DANGLE2(cabin_i));
 80019fc:	6978      	ldr	r0, [r7, #20]
 80019fe:	f7fe fd47 	bl	8000490 <__aeabi_f2d>
 8001a02:	4604      	mov	r4, r0
 8001a04:	460d      	mov	r5, r1
 8001a06:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a16:	d806      	bhi.n	8001a26 <processing_state+0x4b2>
 8001a18:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a24:	e009      	b.n	8001a3a <processing_state+0x4c6>
 8001a26:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a2a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001b84 <processing_state+0x610>
 8001a2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001a32:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a3a:	ee17 0a90 	vmov	r0, s15
 8001a3e:	f7fe fd27 	bl	8000490 <__aeabi_f2d>
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	4b49      	ldr	r3, [pc, #292]	; (8001b6c <processing_state+0x5f8>)
 8001a48:	f7fe fea4 	bl	8000794 <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4690      	mov	r8, r2
 8001a52:	4699      	mov	r9, r3
 8001a54:	8bfb      	ldrh	r3, [r7, #30]
 8001a56:	3301      	adds	r3, #1
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd07 	bl	800046c <__aeabi_i2d>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4640      	mov	r0, r8
 8001a64:	4649      	mov	r1, r9
 8001a66:	f7fe fd6b 	bl	8000540 <__aeabi_dmul>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	4620      	mov	r0, r4
 8001a70:	4629      	mov	r1, r5
 8001a72:	f7fe fbaf 	bl	80001d4 <__adddf3>
 8001a76:	4603      	mov	r3, r0
 8001a78:	460c      	mov	r4, r1
 8001a7a:	461d      	mov	r5, r3
 8001a7c:	4626      	mov	r6, r4
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <processing_state+0x5fc>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	1c59      	adds	r1, r3, #1
 8001a84:	4b3b      	ldr	r3, [pc, #236]	; (8001b74 <processing_state+0x600>)
 8001a86:	fb83 3201 	smull	r3, r2, r3, r1
 8001a8a:	17cb      	asrs	r3, r1, #31
 8001a8c:	1ad2      	subs	r2, r2, r3
 8001a8e:	4613      	mov	r3, r2
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	4413      	add	r3, r2
 8001a94:	1aca      	subs	r2, r1, r3
 8001a96:	7f79      	ldrb	r1, [r7, #29]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	3308      	adds	r3, #8
 8001aa0:	4935      	ldr	r1, [pc, #212]	; (8001b78 <processing_state+0x604>)
 8001aa2:	2054      	movs	r0, #84	; 0x54
 8001aa4:	fb00 f202 	mul.w	r2, r0, r2
 8001aa8:	440a      	add	r2, r1
 8001aaa:	4413      	add	r3, r2
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	f003 00f0 	and.w	r0, r3, #240	; 0xf0
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <processing_state+0x5fc>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	1c59      	adds	r1, r3, #1
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	; (8001b74 <processing_state+0x600>)
 8001aba:	fb83 3201 	smull	r3, r2, r3, r1
 8001abe:	17cb      	asrs	r3, r1, #31
 8001ac0:	1ad2      	subs	r2, r2, r3
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	1aca      	subs	r2, r1, r3
 8001aca:	7f79      	ldrb	r1, [r7, #29]
 8001acc:	460b      	mov	r3, r1
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3306      	adds	r3, #6
 8001ad4:	4928      	ldr	r1, [pc, #160]	; (8001b78 <processing_state+0x604>)
 8001ad6:	2454      	movs	r4, #84	; 0x54
 8001ad8:	fb04 f202 	mul.w	r2, r4, r2
 8001adc:	440a      	add	r2, r1
 8001ade:	4413      	add	r3, r2
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001aea:	4403      	add	r3, r0
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af4:	ee17 0a90 	vmov	r0, s15
 8001af8:	f7fe fcca 	bl	8000490 <__aeabi_f2d>
 8001afc:	4603      	mov	r3, r0
 8001afe:	460c      	mov	r4, r1
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	4628      	mov	r0, r5
 8001b06:	4631      	mov	r1, r6
 8001b08:	f7fe fb62 	bl	80001d0 <__aeabi_dsub>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	460c      	mov	r4, r1
 8001b10:	4618      	mov	r0, r3
 8001b12:	4621      	mov	r1, r4
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <processing_state+0x608>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	8bfb      	ldrh	r3, [r7, #30]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	1c5c      	adds	r4, r3, #1
 8001b20:	f7fe ff20 	bl	8000964 <__aeabi_d2f>
 8001b24:	4601      	mov	r1, r0
 8001b26:	4a16      	ldr	r2, [pc, #88]	; (8001b80 <processing_state+0x60c>)
 8001b28:	4623      	mov	r3, r4
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4423      	add	r3, r4
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4413      	add	r3, r2
 8001b32:	3302      	adds	r3, #2
 8001b34:	460a      	mov	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]
	for(uint8_t cabin_i = 0 ; cabin_i < EXPRESS_SCAN_CABIN_NBR; cabin_i++)
 8001b38:	7f7b      	ldrb	r3, [r7, #29]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	777b      	strb	r3, [r7, #29]
 8001b3e:	7f7b      	ldrb	r3, [r7, #29]
 8001b40:	2b0f      	cmp	r3, #15
 8001b42:	f67f ae0e 	bls.w	8001762 <processing_state+0x1ee>


	}

	// Save last point index to be added in the array
	current_data_index += pt_index + 1;
 8001b46:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <processing_state+0x608>)
 8001b48:	881a      	ldrh	r2, [r3, #0]
 8001b4a:	8bfb      	ldrh	r3, [r7, #30]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	3301      	adds	r3, #1
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <processing_state+0x608>)
 8001b56:	801a      	strh	r2, [r3, #0]
	{
		max_ptnumber = current_data_index;
	}
#endif

	RPlidar_current_state = RP_SAMPLING;	/* ------------> */
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <processing_state+0x614>)
 8001b5a:	2206      	movs	r2, #6
 8001b5c:	701a      	strb	r2, [r3, #0]

	return log;
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3724      	adds	r7, #36	; 0x24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40400000 	.word	0x40400000
 8001b70:	20000056 	.word	0x20000056
 8001b74:	55555556 	.word	0x55555556
 8001b78:	200000c4 	.word	0x200000c4
 8001b7c:	2000007a 	.word	0x2000007a
 8001b80:	200001c4 	.word	0x200001c4
 8001b84:	43b40000 	.word	0x43b40000
 8001b88:	2000005c 	.word	0x2000005c

08001b8c <stop_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR stop_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]

}
 8001b94:	bf00      	nop
 8001b96:	4618      	mov	r0, r3
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <COM_error_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR COM_error_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b085      	sub	sp, #20
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
	RPLIDAR_ERROR log = RPLIDAR_OK;
 8001baa:	2301      	movs	r3, #1
 8001bac:	73fb      	strb	r3, [r7, #15]

	h_robot6900->robot_state->debug_leds |= 0b00100001;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f042 0221 	orr.w	r2, r2, #33	; 0x21
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	701a      	strb	r2, [r3, #0]

	return log;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <hardware_error_state>:
 *
 * Return RPLIDAR_ERROR
 *
 */
RPLIDAR_ERROR hardware_error_state(ROBOT6900_HANDLER* h_robot6900)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b085      	sub	sp, #20
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
	RPLIDAR_ERROR log = RPLIDAR_OK;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	73fb      	strb	r3, [r7, #15]

	h_robot6900->robot_state->debug_leds |= 0b00100010;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	781a      	ldrb	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]

	return log;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <RPlidar_start_timeout>:
 * Start the Timeout Timer counter
 *
 * Set the counter to 0 to ensure the first Int. fired is still 1ms
 */
void RPlidar_start_timeout()
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	_htim7->Instance->CNT = 0;
 8001c00:	4b05      	ldr	r3, [pc, #20]	; (8001c18 <RPlidar_start_timeout+0x1c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(_htim7);
 8001c0a:	4b03      	ldr	r3, [pc, #12]	; (8001c18 <RPlidar_start_timeout+0x1c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 feb0 	bl	8006974 <HAL_TIM_Base_Start_IT>
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200001c0 	.word	0x200001c0

08001c1c <RPlidar_abord_timeout>:

/*
 * Stop the Timeout Timer counter INT.
 */
void RPlidar_abord_timeout()
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(_htim7);
 8001c20:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <RPlidar_abord_timeout+0x14>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f004 fecf 	bl	80069c8 <HAL_TIM_Base_Stop_IT>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200001c0 	.word	0x200001c0
 8001c34:	00000000 	.word	0x00000000

08001c38 <RPlidar_measure_RPM>:
/*
 * Calculate RP_lidar motors speed in Rotation Per Minute,
 * using time taken to acquire a 360 degree scan
 */
float RPlidar_measure_RPM()
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
	float rpm = 0;
 8001c3e:	f04f 0300 	mov.w	r3, #0
 8001c42:	607b      	str	r3, [r7, #4]

	// If RPM measurement was not enabled before
	if(RPM_init == 0)
 8001c44:	4b1e      	ldr	r3, [pc, #120]	; (8001cc0 <RPlidar_measure_RPM+0x88>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d112      	bne.n	8001c72 <RPlidar_measure_RPM+0x3a>
	{
		RPM_init = 1;
 8001c4c:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <RPlidar_measure_RPM+0x88>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	701a      	strb	r2, [r3, #0]
		RPM_cnt_1ms = 0;
 8001c52:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <RPlidar_measure_RPM+0x8c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	801a      	strh	r2, [r3, #0]

		// Init and start 1ms Timer Interrupt
		RPlidar_abord_timeout();
 8001c58:	f7ff ffe0 	bl	8001c1c <RPlidar_abord_timeout>
		_htim7->Instance->CNT = 0;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <RPlidar_measure_RPM+0x90>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2200      	movs	r2, #0
 8001c64:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(_htim7);
 8001c66:	4b18      	ldr	r3, [pc, #96]	; (8001cc8 <RPlidar_measure_RPM+0x90>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f004 fe82 	bl	8006974 <HAL_TIM_Base_Start_IT>
 8001c70:	e019      	b.n	8001ca6 <RPlidar_measure_RPM+0x6e>

	}
	else
	{
		rpm = ( (60.0 * 1000.0) / (1.0 * RPM_cnt_1ms));
 8001c72:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <RPlidar_measure_RPM+0x8c>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fbf7 	bl	800046c <__aeabi_i2d>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460c      	mov	r4, r1
 8001c82:	461a      	mov	r2, r3
 8001c84:	4623      	mov	r3, r4
 8001c86:	a10c      	add	r1, pc, #48	; (adr r1, 8001cb8 <RPlidar_measure_RPM+0x80>)
 8001c88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c8c:	f7fe fd82 	bl	8000794 <__aeabi_ddiv>
 8001c90:	4603      	mov	r3, r0
 8001c92:	460c      	mov	r4, r1
 8001c94:	4618      	mov	r0, r3
 8001c96:	4621      	mov	r1, r4
 8001c98:	f7fe fe64 	bl	8000964 <__aeabi_d2f>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	607b      	str	r3, [r7, #4]
		RPM_cnt_1ms = 0;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <RPlidar_measure_RPM+0x8c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	801a      	strh	r2, [r3, #0]
//		_htim7->Instance->CNT = 0;
	}

	return rpm;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	ee07 3a90 	vmov	s15, r3
}
 8001cac:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd90      	pop	{r4, r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	00000000 	.word	0x00000000
 8001cbc:	40ed4c00 	.word	0x40ed4c00
 8001cc0:	20000060 	.word	0x20000060
 8001cc4:	20000062 	.word	0x20000062
 8001cc8:	200001c0 	.word	0x200001c0

08001ccc <RPlidar_checksum>:
 * Calculate Checksum of a packet of data of length 'packet_size'
 *
 * Bit XOR between all packet bytes
 */
uint8_t RPlidar_checksum(uint8_t* packet, uint8_t packet_size)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i = 0 ; i < packet_size; i++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	73bb      	strb	r3, [r7, #14]
 8001ce0:	e009      	b.n	8001cf6 <RPlidar_checksum+0x2a>
	{
		checksum ^= *(packet + i);
 8001ce2:	7bbb      	ldrb	r3, [r7, #14]
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	4053      	eors	r3, r2
 8001cee:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0 ; i < packet_size; i++)
 8001cf0:	7bbb      	ldrb	r3, [r7, #14]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	73bb      	strb	r3, [r7, #14]
 8001cf6:	7bba      	ldrb	r2, [r7, #14]
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d3f1      	bcc.n	8001ce2 <RPlidar_checksum+0x16>
	}

	return checksum;
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <RPlidar_get_descriptor_pck>:
 *	Check Descriptor packet by looking for SoF1 and SoF2
 *
 *	Update the global RP_lidar descriptor packet
 */
uint8_t RPlidar_get_descriptor_pck()
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
	uint8_t* _descriptor_pck;
	uint8_t validity = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	71fb      	strb	r3, [r7, #7]

	// Read Rx buffer
	_descriptor_pck = &(AVAILABLE_RX_BUFFER(0));
 8001d16:	4b19      	ldr	r3, [pc, #100]	; (8001d7c <RPlidar_get_descriptor_pck+0x70>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	1c99      	adds	r1, r3, #2
 8001d1c:	4b18      	ldr	r3, [pc, #96]	; (8001d80 <RPlidar_get_descriptor_pck+0x74>)
 8001d1e:	fb83 3201 	smull	r3, r2, r3, r1
 8001d22:	17cb      	asrs	r3, r1, #31
 8001d24:	1ad2      	subs	r2, r2, r3
 8001d26:	4613      	mov	r3, r2
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	1aca      	subs	r2, r1, r3
 8001d2e:	2354      	movs	r3, #84	; 0x54
 8001d30:	fb03 f302 	mul.w	r3, r3, r2
 8001d34:	4a13      	ldr	r2, [pc, #76]	; (8001d84 <RPlidar_get_descriptor_pck+0x78>)
 8001d36:	4413      	add	r3, r2
 8001d38:	603b      	str	r3, [r7, #0]
	buffer_ready = 0;
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <RPlidar_get_descriptor_pck+0x7c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]

	// Check is data are the Descriptor Register by matching the SoF1 and SoF2
	if( *(_descriptor_pck) == RESPONSE_DESCRIPTOR_SoF1 && *(_descriptor_pck + 1) == RESPONSE_DESCRIPTOR_SoF2)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2ba5      	cmp	r3, #165	; 0xa5
 8001d46:	d107      	bne.n	8001d58 <RPlidar_get_descriptor_pck+0x4c>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b5a      	cmp	r3, #90	; 0x5a
 8001d50:	d102      	bne.n	8001d58 <RPlidar_get_descriptor_pck+0x4c>
	{
		validity = 1;
 8001d52:	2301      	movs	r3, #1
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	e001      	b.n	8001d5c <RPlidar_get_descriptor_pck+0x50>
	}
	else
	{
		validity = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	71fb      	strb	r3, [r7, #7]
	}

	// Save descriptor in memory
	RPlidar_descriptor_pck = *(RPLIDAR_DESCRIPTOR_PCK*)(_descriptor_pck);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <RPlidar_get_descriptor_pck+0x80>)
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	6810      	ldr	r0, [r2, #0]
 8001d62:	6018      	str	r0, [r3, #0]
 8001d64:	8891      	ldrh	r1, [r2, #4]
 8001d66:	7992      	ldrb	r2, [r2, #6]
 8001d68:	8099      	strh	r1, [r3, #4]
 8001d6a:	719a      	strb	r2, [r3, #6]

//	memset(&AVAILABLE_RX_BUFFER(0), 0, RESPONSE_DESCRIPTOR_SIZE);


	return validity;
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20000056 	.word	0x20000056
 8001d80:	55555556 	.word	0x55555556
 8001d84:	200000c4 	.word	0x200000c4
 8001d88:	20000057 	.word	0x20000057
 8001d8c:	2000006c 	.word	0x2000006c

08001d90 <HAL_UART_RxCpltCallback>:

/*
 * UARTs Callback function. For HOST XBee, LiDAR UART and Bluetooth
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a09      	ldr	r2, [pc, #36]	; (8001dc4 <HAL_UART_RxCpltCallback+0x34>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d103      	bne.n	8001daa <HAL_UART_RxCpltCallback+0x1a>
	{
		NVIC_command_parser_INT(huart);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7fe fe8a 	bl	8000abc <NVIC_command_parser_INT>
	}
	else if(huart->Instance == UART4)
	{
		NVIC_RPlidar_INT(huart);
	}
}
 8001da8:	e007      	b.n	8001dba <HAL_UART_RxCpltCallback+0x2a>
	else if(huart->Instance == UART4)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a06      	ldr	r2, [pc, #24]	; (8001dc8 <HAL_UART_RxCpltCallback+0x38>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d102      	bne.n	8001dba <HAL_UART_RxCpltCallback+0x2a>
		NVIC_RPlidar_INT(huart);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7ff f8b5 	bl	8000f24 <NVIC_RPlidar_INT>
}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40005000 	.word	0x40005000
 8001dc8:	40004c00 	.word	0x40004c00

08001dcc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM7)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d109      	bne.n	8001df2 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		a_test++;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	3301      	adds	r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001dea:	801a      	strh	r2, [r3, #0]
		NVIC_Timout_1ms_INT(htim);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff f8e7 	bl	8000fc0 <NVIC_Timout_1ms_INT>
	}
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40001400 	.word	0x40001400
 8001e00:	2000007c 	.word	0x2000007c

08001e04 <update_LEDs>:
 * Update the LEDs debug wheels (8 LEDs) on the stm32f3Discovery Board
 *
 * See attached Debug_LED excel for debug codes
 */
void update_LEDs(ROBOT6900_HANDLER* h_robot6900)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	static uint16_t LEDs_set[8] = {LD3_Pin, LD4_Pin ,LD5_Pin, LD6_Pin, LD7_Pin, LD8_Pin, LD9_Pin, LD10_Pin};

	for(uint8_t i = 0 ; i < 8 ; i++)
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	73fb      	strb	r3, [r7, #15]
 8001e10:	e025      	b.n	8001e5e <update_LEDs+0x5a>
	{
		if( ((h_robot6900->robot_state->debug_leds) & (0x01 << i)) == (0x01 << i))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	ea01 0203 	and.w	r2, r1, r3
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	2101      	movs	r1, #1
 8001e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d109      	bne.n	8001e46 <update_LEDs+0x42>
		{
			  HAL_GPIO_WritePin(GPIOE, LEDs_set[i], GPIO_PIN_SET);
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	4a0d      	ldr	r2, [pc, #52]	; (8001e6c <update_LEDs+0x68>)
 8001e36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	480c      	ldr	r0, [pc, #48]	; (8001e70 <update_LEDs+0x6c>)
 8001e40:	f002 fc8a 	bl	8004758 <HAL_GPIO_WritePin>
 8001e44:	e008      	b.n	8001e58 <update_LEDs+0x54>
		}
		else{
			  HAL_GPIO_WritePin(GPIOE, LEDs_set[i], GPIO_PIN_RESET);
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	4a08      	ldr	r2, [pc, #32]	; (8001e6c <update_LEDs+0x68>)
 8001e4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	4807      	ldr	r0, [pc, #28]	; (8001e70 <update_LEDs+0x6c>)
 8001e54:	f002 fc80 	bl	8004758 <HAL_GPIO_WritePin>
	for(uint8_t i = 0 ; i < 8 ; i++)
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	73fb      	strb	r3, [r7, #15]
 8001e5e:	7bfb      	ldrb	r3, [r7, #15]
 8001e60:	2b07      	cmp	r3, #7
 8001e62:	d9d6      	bls.n	8001e12 <update_LEDs+0xe>
		}
	}
}
 8001e64:	bf00      	nop
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000014 	.word	0x20000014
 8001e70:	48001000 	.word	0x48001000

08001e74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t a_test[1] = {0xA2};
 8001e7a:	23a2      	movs	r3, #162	; 0xa2
 8001e7c:	713b      	strb	r3, [r7, #4]
	uint8_t crc_test = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e82:	f000 ff3b 	bl	8002cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e86:	f000 f86b 	bl	8001f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e8a:	f000 fad3 	bl	8002434 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e8e:	f000 fab3 	bl	80023f8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001e92:	f000 f8cf 	bl	8002034 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001e96:	f000 f969 	bl	800216c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001e9a:	f000 f9af 	bl	80021fc <MX_SPI1_Init>
  MX_UART4_Init();
 8001e9e:	f000 fa21 	bl	80022e4 <MX_UART4_Init>
  MX_UART5_Init();
 8001ea2:	f000 fa53 	bl	800234c <MX_UART5_Init>
  MX_USB_PCD_Init();
 8001ea6:	f000 fa85 	bl	80023b4 <MX_USB_PCD_Init>
  MX_IWDG_Init();
 8001eaa:	f000 f99f 	bl	80021ec <MX_IWDG_Init>
  MX_CRC_Init();
 8001eae:	f000 f931 	bl	8002114 <MX_CRC_Init>
  MX_TIM7_Init();
 8001eb2:	f000 f9e1 	bl	8002278 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Initiate LOG LEDs
  HAL_GPIO_WritePin(GPIOA, LOG_HARDFAULT_Pin, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ec0:	f002 fc4a 	bl	8004758 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LOG_WARNING_Pin, GPIO_PIN_RESET);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ece:	f002 fc43 	bl	8004758 <HAL_GPIO_WritePin>

  /* Initialise Command parser peripheral. (FSM + CRC + UART5) */
  uart_init(&huart5, &hcrc);
 8001ed2:	491d      	ldr	r1, [pc, #116]	; (8001f48 <main+0xd4>)
 8001ed4:	481d      	ldr	r0, [pc, #116]	; (8001f4c <main+0xd8>)
 8001ed6:	f7fe fe21 	bl	8000b1c <uart_init>
  spi_driver_init(&hspi1);
 8001eda:	481d      	ldr	r0, [pc, #116]	; (8001f50 <main+0xdc>)
 8001edc:	f000 fe38 	bl	8002b50 <spi_driver_init>

  /* Initialise RPlidar peripheral (FSM + UART4) */
  RPlidar_init(&h_robot6900, &huart4, &htim7);
 8001ee0:	4a1c      	ldr	r2, [pc, #112]	; (8001f54 <main+0xe0>)
 8001ee2:	491d      	ldr	r1, [pc, #116]	; (8001f58 <main+0xe4>)
 8001ee4:	481d      	ldr	r0, [pc, #116]	; (8001f5c <main+0xe8>)
 8001ee6:	f7ff f897 	bl	8001018 <RPlidar_init>
//  HAL_TIM_Base_Start_IT(&htim2);

  crc_test = (uint8_t)(HAL_CRC_Calculate(&hcrc, a_test, 1));
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	2201      	movs	r2, #1
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4815      	ldr	r0, [pc, #84]	; (8001f48 <main+0xd4>)
 8001ef2:	f001 ff2d 	bl	8003d50 <HAL_CRC_Calculate>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]

  // FPGA Motor Test
  h_robot6900.robot_state->Etat_Movement = Avancer;
 8001efa:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <main+0xe8>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	70da      	strb	r2, [r3, #3]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /*Command parser FSM */
	  cmd_parser_process(&h_robot6900);
 8001f02:	4816      	ldr	r0, [pc, #88]	; (8001f5c <main+0xe8>)
 8001f04:	f7fe fe26 	bl	8000b54 <cmd_parser_process>

	  /* RPlidar FSM */
	  RPlidar_process(&h_robot6900);
 8001f08:	4814      	ldr	r0, [pc, #80]	; (8001f5c <main+0xe8>)
 8001f0a:	f7ff f8ad 	bl	8001068 <RPlidar_process>

	  /* Robot Mouvment */
	  if(h_robot6900.robot_state->Etat_Movement == Avancer)
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <main+0xe8>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	78db      	ldrb	r3, [r3, #3]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d105      	bne.n	8001f24 <main+0xb0>
	  {
		  spi_request(SPI_RQT_FPGA, 0, 1);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	2001      	movs	r0, #1
 8001f1e:	f000 fe33 	bl	8002b88 <spi_request>
 8001f22:	e009      	b.n	8001f38 <main+0xc4>
	  }
	  else if(h_robot6900.robot_state->Etat_Movement == Stopper)
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <main+0xe8>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	78db      	ldrb	r3, [r3, #3]
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d104      	bne.n	8001f38 <main+0xc4>
	  {
		  spi_request(SPI_RQT_FPGA, 0, 1);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	2100      	movs	r1, #0
 8001f32:	2001      	movs	r0, #1
 8001f34:	f000 fe28 	bl	8002b88 <spi_request>
	  }

	  /* Debug LEDs state */
	  update_LEDs(&h_robot6900);
 8001f38:	4808      	ldr	r0, [pc, #32]	; (8001f5c <main+0xe8>)
 8001f3a:	f7ff ff63 	bl	8001e04 <update_LEDs>

	  /* General shell returning data to the HOST */
	  parser_return(&h_robot6900);
 8001f3e:	4807      	ldr	r0, [pc, #28]	; (8001f5c <main+0xe8>)
 8001f40:	f7fe ff28 	bl	8000d94 <parser_return>
	  cmd_parser_process(&h_robot6900);
 8001f44:	e7dd      	b.n	8001f02 <main+0x8e>
 8001f46:	bf00      	nop
 8001f48:	200010a4 	.word	0x200010a4
 8001f4c:	200010c8 	.word	0x200010c8
 8001f50:	20001224 	.word	0x20001224
 8001f54:	20001580 	.word	0x20001580
 8001f58:	200011a4 	.word	0x200011a4
 8001f5c:	20000004 	.word	0x20000004

08001f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b09e      	sub	sp, #120	; 0x78
 8001f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f66:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f6a:	2228      	movs	r2, #40	; 0x28
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f006 f962 	bl	8008238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f74:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f84:	463b      	mov	r3, r7
 8001f86:	223c      	movs	r2, #60	; 0x3c
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f006 f954 	bl	8008238 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001f90:	230b      	movs	r3, #11
 8001f92:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001f94:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001f98:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fa2:	2310      	movs	r3, #16
 8001fa4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001faa:	2302      	movs	r3, #2
 8001fac:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fb2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001fb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fb8:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fba:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f002 fde6 	bl	8004b90 <HAL_RCC_OscConfig>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001fca:	f000 faed 	bl	80025a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fce:	230f      	movs	r3, #15
 8001fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001fe4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fe8:	2101      	movs	r1, #1
 8001fea:	4618      	mov	r0, r3
 8001fec:	f003 fcd8 	bl	80059a0 <HAL_RCC_ClockConfig>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001ff6:	f000 fad7 	bl	80025a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_UART4
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <SystemClock_Config+0xd0>)
 8001ffc:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002002:	2300      	movs	r3, #0
 8002004:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800200c:	2300      	movs	r3, #0
 800200e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8002010:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002014:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002016:	463b      	mov	r3, r7
 8002018:	4618      	mov	r0, r3
 800201a:	f003 fef7 	bl	8005e0c <HAL_RCCEx_PeriphCLKConfig>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002024:	f000 fac0 	bl	80025a8 <Error_Handler>
  }
}
 8002028:	bf00      	nop
 800202a:	3778      	adds	r7, #120	; 0x78
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	000200b8 	.word	0x000200b8

08002034 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	; 0x28
 8002038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800203a:	f107 031c 	add.w	r3, r7, #28
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002056:	4b2e      	ldr	r3, [pc, #184]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002058:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800205c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800205e:	4b2c      	ldr	r3, [pc, #176]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002064:	4b2a      	ldr	r3, [pc, #168]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800206a:	4b29      	ldr	r3, [pc, #164]	; (8002110 <MX_ADC1_Init+0xdc>)
 800206c:	2200      	movs	r2, #0
 800206e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002070:	4b27      	ldr	r3, [pc, #156]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002072:	2200      	movs	r2, #0
 8002074:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002076:	4b26      	ldr	r3, [pc, #152]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800207e:	4b24      	ldr	r3, [pc, #144]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002080:	2200      	movs	r2, #0
 8002082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002084:	4b22      	ldr	r3, [pc, #136]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002086:	2201      	movs	r2, #1
 8002088:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800208a:	4b21      	ldr	r3, [pc, #132]	; (8002110 <MX_ADC1_Init+0xdc>)
 800208c:	2200      	movs	r2, #0
 800208e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002090:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002092:	2201      	movs	r2, #1
 8002094:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002096:	4b1e      	ldr	r3, [pc, #120]	; (8002110 <MX_ADC1_Init+0xdc>)
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800209e:	4b1c      	ldr	r3, [pc, #112]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020a0:	2204      	movs	r2, #4
 80020a2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80020a4:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80020aa:	4b19      	ldr	r3, [pc, #100]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020b0:	4817      	ldr	r0, [pc, #92]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020b2:	f000 fe89 	bl	8002dc8 <HAL_ADC_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80020bc:	f000 fa74 	bl	80025a8 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	4619      	mov	r1, r3
 80020ca:	4811      	ldr	r0, [pc, #68]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020cc:	f001 fb48 	bl	8003760 <HAL_ADCEx_MultiModeConfigChannel>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80020d6:	f000 fa67 	bl	80025a8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80020da:	2302      	movs	r3, #2
 80020dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020de:	2301      	movs	r3, #1
 80020e0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	4619      	mov	r1, r3
 80020f6:	4806      	ldr	r0, [pc, #24]	; (8002110 <MX_ADC1_Init+0xdc>)
 80020f8:	f001 f846 	bl	8003188 <HAL_ADC_ConfigChannel>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8002102:	f000 fa51 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	3728      	adds	r7, #40	; 0x28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20001148 	.word	0x20001148

08002114 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* Initializing CRC Initial value for crc-8bit calculation */
  hcrc.Init.InitValue = 0xFF;
 8002118:	4b12      	ldr	r3, [pc, #72]	; (8002164 <MX_CRC_Init+0x50>)
 800211a:	22ff      	movs	r2, #255	; 0xff
 800211c:	611a      	str	r2, [r3, #16]

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <MX_CRC_Init+0x50>)
 8002120:	4a11      	ldr	r2, [pc, #68]	; (8002168 <MX_CRC_Init+0x54>)
 8002122:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8002124:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <MX_CRC_Init+0x50>)
 8002126:	2201      	movs	r2, #1
 8002128:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <MX_CRC_Init+0x50>)
 800212c:	2200      	movs	r2, #0
 800212e:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 155;
 8002130:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <MX_CRC_Init+0x50>)
 8002132:	229b      	movs	r2, #155	; 0x9b
 8002134:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <MX_CRC_Init+0x50>)
 8002138:	2210      	movs	r2, #16
 800213a:	60da      	str	r2, [r3, #12]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <MX_CRC_Init+0x50>)
 800213e:	2200      	movs	r2, #0
 8002140:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <MX_CRC_Init+0x50>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002148:	4b06      	ldr	r3, [pc, #24]	; (8002164 <MX_CRC_Init+0x50>)
 800214a:	2201      	movs	r2, #1
 800214c:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800214e:	4805      	ldr	r0, [pc, #20]	; (8002164 <MX_CRC_Init+0x50>)
 8002150:	f001 fd9a 	bl	8003c88 <HAL_CRC_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_CRC_Init+0x4a>
  {
    Error_Handler();
 800215a:	f000 fa25 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200010a4 	.word	0x200010a4
 8002168:	40023000 	.word	0x40023000

0800216c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002172:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <MX_I2C1_Init+0x78>)
 8002174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002176:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <MX_I2C1_Init+0x7c>)
 800217a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <MX_I2C1_Init+0x74>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002184:	2201      	movs	r2, #1
 8002186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <MX_I2C1_Init+0x74>)
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002190:	2200      	movs	r2, #0
 8002192:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_I2C1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a6:	480e      	ldr	r0, [pc, #56]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a8:	f002 faee 	bl	8004788 <HAL_I2C_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021b2:	f000 f9f9 	bl	80025a8 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021b6:	2100      	movs	r1, #0
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021ba:	f002 fb74 	bl	80048a6 <HAL_I2CEx_ConfigAnalogFilter>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80021c4:	f000 f9f0 	bl	80025a8 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80021c8:	2100      	movs	r1, #0
 80021ca:	4805      	ldr	r0, [pc, #20]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021cc:	f002 fbb6 	bl	800493c <HAL_I2CEx_ConfigDigitalFilter>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f000 f9e7 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20001048 	.word	0x20001048
 80021e4:	40005400 	.word	0x40005400
 80021e8:	2000090e 	.word	0x2000090e

080021ec <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  }
  /* USER CODE BEGIN IWDG_Init 2 */
#endif
  /* USER CODE END IWDG_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <MX_SPI1_Init+0x74>)
 8002202:	4a1c      	ldr	r2, [pc, #112]	; (8002274 <MX_SPI1_Init+0x78>)
 8002204:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <MX_SPI1_Init+0x74>)
 8002208:	f44f 7282 	mov.w	r2, #260	; 0x104
 800220c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800220e:	4b18      	ldr	r3, [pc, #96]	; (8002270 <MX_SPI1_Init+0x74>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002214:	4b16      	ldr	r3, [pc, #88]	; (8002270 <MX_SPI1_Init+0x74>)
 8002216:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800221a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800221c:	4b14      	ldr	r3, [pc, #80]	; (8002270 <MX_SPI1_Init+0x74>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <MX_SPI1_Init+0x74>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_SPI1_Init+0x74>)
 800222a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800222e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <MX_SPI1_Init+0x74>)
 8002232:	2210      	movs	r2, #16
 8002234:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_SPI1_Init+0x74>)
 8002238:	2200      	movs	r2, #0
 800223a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_SPI1_Init+0x74>)
 800223e:	2200      	movs	r2, #0
 8002240:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <MX_SPI1_Init+0x74>)
 8002244:	2200      	movs	r2, #0
 8002246:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_SPI1_Init+0x74>)
 800224a:	2207      	movs	r2, #7
 800224c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <MX_SPI1_Init+0x74>)
 8002250:	2200      	movs	r2, #0
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_SPI1_Init+0x74>)
 8002256:	2208      	movs	r2, #8
 8002258:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_SPI1_Init+0x74>)
 800225c:	f003 ff86 	bl	800616c <HAL_SPI_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002266:	f000 f99f 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20001224 	.word	0x20001224
 8002274:	40013000 	.word	0x40013000

08002278 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <MX_TIM7_Init+0x64>)
 800228a:	4a15      	ldr	r2, [pc, #84]	; (80022e0 <MX_TIM7_Init+0x68>)
 800228c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <MX_TIM7_Init+0x64>)
 8002290:	2200      	movs	r2, #0
 8002292:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <MX_TIM7_Init+0x64>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 47999;
 800229a:	4b10      	ldr	r3, [pc, #64]	; (80022dc <MX_TIM7_Init+0x64>)
 800229c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80022a0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <MX_TIM7_Init+0x64>)
 80022a4:	2280      	movs	r2, #128	; 0x80
 80022a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80022a8:	480c      	ldr	r0, [pc, #48]	; (80022dc <MX_TIM7_Init+0x64>)
 80022aa:	f004 fb37 	bl	800691c <HAL_TIM_Base_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80022b4:	f000 f978 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b8:	2300      	movs	r3, #0
 80022ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80022c0:	1d3b      	adds	r3, r7, #4
 80022c2:	4619      	mov	r1, r3
 80022c4:	4805      	ldr	r0, [pc, #20]	; (80022dc <MX_TIM7_Init+0x64>)
 80022c6:	f004 fd81 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80022d0:	f000 f96a 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022d4:	bf00      	nop
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20001580 	.word	0x20001580
 80022e0:	40001400 	.word	0x40001400

080022e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80022e8:	4b16      	ldr	r3, [pc, #88]	; (8002344 <MX_UART4_Init+0x60>)
 80022ea:	4a17      	ldr	r2, [pc, #92]	; (8002348 <MX_UART4_Init+0x64>)
 80022ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80022ee:	4b15      	ldr	r3, [pc, #84]	; (8002344 <MX_UART4_Init+0x60>)
 80022f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80022f6:	4b13      	ldr	r3, [pc, #76]	; (8002344 <MX_UART4_Init+0x60>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <MX_UART4_Init+0x60>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <MX_UART4_Init+0x60>)
 8002304:	2200      	movs	r2, #0
 8002306:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <MX_UART4_Init+0x60>)
 800230a:	220c      	movs	r2, #12
 800230c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <MX_UART4_Init+0x60>)
 8002310:	2200      	movs	r2, #0
 8002312:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <MX_UART4_Init+0x60>)
 8002316:	2200      	movs	r2, #0
 8002318:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800231a:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <MX_UART4_Init+0x60>)
 800231c:	2200      	movs	r2, #0
 800231e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <MX_UART4_Init+0x60>)
 8002322:	2220      	movs	r2, #32
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <MX_UART4_Init+0x60>)
 8002328:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800232c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800232e:	4805      	ldr	r0, [pc, #20]	; (8002344 <MX_UART4_Init+0x60>)
 8002330:	f004 fdea 	bl	8006f08 <HAL_UART_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 800233a:	f000 f935 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200011a4 	.word	0x200011a4
 8002348:	40004c00 	.word	0x40004c00

0800234c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <MX_UART5_Init+0x60>)
 8002352:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <MX_UART5_Init+0x64>)
 8002354:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <MX_UART5_Init+0x60>)
 8002358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800235c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <MX_UART5_Init+0x60>)
 8002360:	2200      	movs	r2, #0
 8002362:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002364:	4b11      	ldr	r3, [pc, #68]	; (80023ac <MX_UART5_Init+0x60>)
 8002366:	2200      	movs	r2, #0
 8002368:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800236a:	4b10      	ldr	r3, [pc, #64]	; (80023ac <MX_UART5_Init+0x60>)
 800236c:	2200      	movs	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002370:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <MX_UART5_Init+0x60>)
 8002372:	220c      	movs	r2, #12
 8002374:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <MX_UART5_Init+0x60>)
 8002378:	2200      	movs	r2, #0
 800237a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <MX_UART5_Init+0x60>)
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <MX_UART5_Init+0x60>)
 8002384:	2200      	movs	r2, #0
 8002386:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <MX_UART5_Init+0x60>)
 800238a:	2220      	movs	r2, #32
 800238c:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <MX_UART5_Init+0x60>)
 8002390:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002394:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002396:	4805      	ldr	r0, [pc, #20]	; (80023ac <MX_UART5_Init+0x60>)
 8002398:	f004 fdb6 	bl	8006f08 <HAL_UART_Init>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 80023a2:	f000 f901 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	200010c8 	.word	0x200010c8
 80023b0:	40005000 	.word	0x40005000

080023b4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80023b8:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023ba:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <MX_USB_PCD_Init+0x40>)
 80023bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80023be:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023c0:	2208      	movs	r2, #8
 80023c2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80023c4:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023c6:	2202      	movs	r2, #2
 80023c8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80023ca:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023cc:	2202      	movs	r2, #2
 80023ce:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80023d0:	4b07      	ldr	r3, [pc, #28]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80023dc:	4804      	ldr	r0, [pc, #16]	; (80023f0 <MX_USB_PCD_Init+0x3c>)
 80023de:	f002 faf9 	bl	80049d4 <HAL_PCD_Init>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80023e8:	f000 f8de 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20001288 	.word	0x20001288
 80023f4:	40005c00 	.word	0x40005c00

080023f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023fe:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <MX_DMA_Init+0x38>)
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <MX_DMA_Init+0x38>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6153      	str	r3, [r2, #20]
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <MX_DMA_Init+0x38>)
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	607b      	str	r3, [r7, #4]
 8002414:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8002416:	2200      	movs	r2, #0
 8002418:	2100      	movs	r1, #0
 800241a:	203a      	movs	r0, #58	; 0x3a
 800241c:	f001 fbef 	bl	8003bfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8002420:	203a      	movs	r0, #58	; 0x3a
 8002422:	f001 fc08 	bl	8003c36 <HAL_NVIC_EnableIRQ>

}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40021000 	.word	0x40021000

08002434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08c      	sub	sp, #48	; 0x30
 8002438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243a:	f107 031c 	add.w	r3, r7, #28
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	605a      	str	r2, [r3, #4]
 8002444:	609a      	str	r2, [r3, #8]
 8002446:	60da      	str	r2, [r3, #12]
 8002448:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800244a:	4b53      	ldr	r3, [pc, #332]	; (8002598 <MX_GPIO_Init+0x164>)
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	4a52      	ldr	r2, [pc, #328]	; (8002598 <MX_GPIO_Init+0x164>)
 8002450:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002454:	6153      	str	r3, [r2, #20]
 8002456:	4b50      	ldr	r3, [pc, #320]	; (8002598 <MX_GPIO_Init+0x164>)
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800245e:	61bb      	str	r3, [r7, #24]
 8002460:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002462:	4b4d      	ldr	r3, [pc, #308]	; (8002598 <MX_GPIO_Init+0x164>)
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	4a4c      	ldr	r2, [pc, #304]	; (8002598 <MX_GPIO_Init+0x164>)
 8002468:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800246c:	6153      	str	r3, [r2, #20]
 800246e:	4b4a      	ldr	r3, [pc, #296]	; (8002598 <MX_GPIO_Init+0x164>)
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800247a:	4b47      	ldr	r3, [pc, #284]	; (8002598 <MX_GPIO_Init+0x164>)
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	4a46      	ldr	r2, [pc, #280]	; (8002598 <MX_GPIO_Init+0x164>)
 8002480:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002484:	6153      	str	r3, [r2, #20]
 8002486:	4b44      	ldr	r3, [pc, #272]	; (8002598 <MX_GPIO_Init+0x164>)
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	4b41      	ldr	r3, [pc, #260]	; (8002598 <MX_GPIO_Init+0x164>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4a40      	ldr	r2, [pc, #256]	; (8002598 <MX_GPIO_Init+0x164>)
 8002498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800249c:	6153      	str	r3, [r2, #20]
 800249e:	4b3e      	ldr	r3, [pc, #248]	; (8002598 <MX_GPIO_Init+0x164>)
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024aa:	4b3b      	ldr	r3, [pc, #236]	; (8002598 <MX_GPIO_Init+0x164>)
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	4a3a      	ldr	r2, [pc, #232]	; (8002598 <MX_GPIO_Init+0x164>)
 80024b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024b4:	6153      	str	r3, [r2, #20]
 80024b6:	4b38      	ldr	r3, [pc, #224]	; (8002598 <MX_GPIO_Init+0x164>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c2:	4b35      	ldr	r3, [pc, #212]	; (8002598 <MX_GPIO_Init+0x164>)
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	4a34      	ldr	r2, [pc, #208]	; (8002598 <MX_GPIO_Init+0x164>)
 80024c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024cc:	6153      	str	r3, [r2, #20]
 80024ce:	4b32      	ldr	r3, [pc, #200]	; (8002598 <MX_GPIO_Init+0x164>)
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 80024da:	2200      	movs	r2, #0
 80024dc:	f64f 7108 	movw	r1, #65288	; 0xff08
 80024e0:	482e      	ldr	r0, [pc, #184]	; (800259c <MX_GPIO_Init+0x168>)
 80024e2:	f002 f939 	bl	8004758 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CS_FPGA_Pin|CS_Accelerometer_Pin, GPIO_PIN_SET);
 80024e6:	2201      	movs	r2, #1
 80024e8:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80024ec:	482c      	ldr	r0, [pc, #176]	; (80025a0 <MX_GPIO_Init+0x16c>)
 80024ee:	f002 f933 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LOG_HARDFAULT_Pin|LOG_WARNING_Pin|RPLIDAR_EN_Pin, GPIO_PIN_RESET);
 80024f2:	2200      	movs	r2, #0
 80024f4:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 80024f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fc:	f002 f92c 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin 
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin 
 8002500:	2337      	movs	r3, #55	; 0x37
 8002502:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002504:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <MX_GPIO_Init+0x170>)
 8002506:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800250c:	f107 031c 	add.w	r3, r7, #28
 8002510:	4619      	mov	r1, r3
 8002512:	4822      	ldr	r0, [pc, #136]	; (800259c <MX_GPIO_Init+0x168>)
 8002514:	f001 ffa6 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin 
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin 
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 8002518:	f64f 7308 	movw	r3, #65288	; 0xff08
 800251c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251e:	2301      	movs	r3, #1
 8002520:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002526:	2300      	movs	r3, #0
 8002528:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800252a:	f107 031c 	add.w	r3, r7, #28
 800252e:	4619      	mov	r1, r3
 8002530:	481a      	ldr	r0, [pc, #104]	; (800259c <MX_GPIO_Init+0x168>)
 8002532:	f001 ff97 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002536:	2301      	movs	r3, #1
 8002538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800253a:	2300      	movs	r3, #0
 800253c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002542:	f107 031c 	add.w	r3, r7, #28
 8002546:	4619      	mov	r1, r3
 8002548:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800254c:	f001 ff8a 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_FPGA_Pin CS_Accelerometer_Pin */
  GPIO_InitStruct.Pin = CS_FPGA_Pin|CS_Accelerometer_Pin;
 8002550:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002556:	2301      	movs	r3, #1
 8002558:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255e:	2300      	movs	r3, #0
 8002560:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002562:	f107 031c 	add.w	r3, r7, #28
 8002566:	4619      	mov	r1, r3
 8002568:	480d      	ldr	r0, [pc, #52]	; (80025a0 <MX_GPIO_Init+0x16c>)
 800256a:	f001 ff7b 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOG_HARDFAULT_Pin LOG_WARNING_Pin RPLIDAR_EN_Pin */
  GPIO_InitStruct.Pin = LOG_HARDFAULT_Pin|LOG_WARNING_Pin|RPLIDAR_EN_Pin;
 800256e:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002574:	2301      	movs	r3, #1
 8002576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002578:	2300      	movs	r3, #0
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257c:	2300      	movs	r3, #0
 800257e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	f107 031c 	add.w	r3, r7, #28
 8002584:	4619      	mov	r1, r3
 8002586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800258a:	f001 ff6b 	bl	8004464 <HAL_GPIO_Init>

}
 800258e:	bf00      	nop
 8002590:	3730      	adds	r7, #48	; 0x30
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40021000 	.word	0x40021000
 800259c:	48001000 	.word	0x48001000
 80025a0:	48000c00 	.word	0x48000c00
 80025a4:	10120000 	.word	0x10120000

080025a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <HAL_MspInit+0x44>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <HAL_MspInit+0x44>)
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	6193      	str	r3, [r2, #24]
 80025ca:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <HAL_MspInit+0x44>)
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_MspInit+0x44>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4a08      	ldr	r2, [pc, #32]	; (80025fc <HAL_MspInit+0x44>)
 80025dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e0:	61d3      	str	r3, [r2, #28]
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_MspInit+0x44>)
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025ee:	2007      	movs	r0, #7
 80025f0:	f001 fafa 	bl	8003be8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002620:	d124      	bne.n	800266c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002622:	4b14      	ldr	r3, [pc, #80]	; (8002674 <HAL_ADC_MspInit+0x74>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	4a13      	ldr	r2, [pc, #76]	; (8002674 <HAL_ADC_MspInit+0x74>)
 8002628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262c:	6153      	str	r3, [r2, #20]
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <HAL_ADC_MspInit+0x74>)
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002636:	613b      	str	r3, [r7, #16]
 8002638:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263a:	4b0e      	ldr	r3, [pc, #56]	; (8002674 <HAL_ADC_MspInit+0x74>)
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	4a0d      	ldr	r2, [pc, #52]	; (8002674 <HAL_ADC_MspInit+0x74>)
 8002640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002644:	6153      	str	r3, [r2, #20]
 8002646:	4b0b      	ldr	r3, [pc, #44]	; (8002674 <HAL_ADC_MspInit+0x74>)
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002652:	2302      	movs	r3, #2
 8002654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002656:	2303      	movs	r3, #3
 8002658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002668:	f001 fefc 	bl	8004464 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800266c:	bf00      	nop
 800266e:	3728      	adds	r7, #40	; 0x28
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40021000 	.word	0x40021000

08002678 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0a      	ldr	r2, [pc, #40]	; (80026b0 <HAL_CRC_MspInit+0x38>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d10b      	bne.n	80026a2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <HAL_CRC_MspInit+0x3c>)
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	4a09      	ldr	r2, [pc, #36]	; (80026b4 <HAL_CRC_MspInit+0x3c>)
 8002690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002694:	6153      	str	r3, [r2, #20]
 8002696:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <HAL_CRC_MspInit+0x3c>)
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80026a2:	bf00      	nop
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40023000 	.word	0x40023000
 80026b4:	40021000 	.word	0x40021000

080026b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	; 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a17      	ldr	r2, [pc, #92]	; (8002734 <HAL_I2C_MspInit+0x7c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d127      	bne.n	800272a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026da:	4b17      	ldr	r3, [pc, #92]	; (8002738 <HAL_I2C_MspInit+0x80>)
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	4a16      	ldr	r2, [pc, #88]	; (8002738 <HAL_I2C_MspInit+0x80>)
 80026e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026e4:	6153      	str	r3, [r2, #20]
 80026e6:	4b14      	ldr	r3, [pc, #80]	; (8002738 <HAL_I2C_MspInit+0x80>)
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80026f2:	23c0      	movs	r3, #192	; 0xc0
 80026f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026f6:	2312      	movs	r3, #18
 80026f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026fe:	2303      	movs	r3, #3
 8002700:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002702:	2304      	movs	r3, #4
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	4619      	mov	r1, r3
 800270c:	480b      	ldr	r0, [pc, #44]	; (800273c <HAL_I2C_MspInit+0x84>)
 800270e:	f001 fea9 	bl	8004464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002712:	4b09      	ldr	r3, [pc, #36]	; (8002738 <HAL_I2C_MspInit+0x80>)
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	4a08      	ldr	r2, [pc, #32]	; (8002738 <HAL_I2C_MspInit+0x80>)
 8002718:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800271c:	61d3      	str	r3, [r2, #28]
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <HAL_I2C_MspInit+0x80>)
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800272a:	bf00      	nop
 800272c:	3728      	adds	r7, #40	; 0x28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40005400 	.word	0x40005400
 8002738:	40021000 	.word	0x40021000
 800273c:	48000400 	.word	0x48000400

08002740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	; 0x28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a1b      	ldr	r2, [pc, #108]	; (80027cc <HAL_SPI_MspInit+0x8c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d130      	bne.n	80027c4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002762:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	4a1a      	ldr	r2, [pc, #104]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 8002768:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800276c:	6193      	str	r3, [r2, #24]
 800276e:	4b18      	ldr	r3, [pc, #96]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	4a14      	ldr	r2, [pc, #80]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 8002780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002784:	6153      	str	r3, [r2, #20]
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_SPI_MspInit+0x90>)
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8002792:	23e0      	movs	r3, #224	; 0xe0
 8002794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002796:	2302      	movs	r3, #2
 8002798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	2300      	movs	r3, #0
 800279c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800279e:	2303      	movs	r3, #3
 80027a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027a2:	2305      	movs	r3, #5
 80027a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a6:	f107 0314 	add.w	r3, r7, #20
 80027aa:	4619      	mov	r1, r3
 80027ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b0:	f001 fe58 	bl	8004464 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80027b4:	2200      	movs	r2, #0
 80027b6:	2100      	movs	r1, #0
 80027b8:	2023      	movs	r0, #35	; 0x23
 80027ba:	f001 fa20 	bl	8003bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80027be:	2023      	movs	r0, #35	; 0x23
 80027c0:	f001 fa39 	bl	8003c36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027c4:	bf00      	nop
 80027c6:	3728      	adds	r7, #40	; 0x28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40013000 	.word	0x40013000
 80027d0:	40021000 	.word	0x40021000

080027d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_TIM_Base_MspInit+0x44>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d113      	bne.n	800280e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80027e6:	4b0d      	ldr	r3, [pc, #52]	; (800281c <HAL_TIM_Base_MspInit+0x48>)
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4a0c      	ldr	r2, [pc, #48]	; (800281c <HAL_TIM_Base_MspInit+0x48>)
 80027ec:	f043 0320 	orr.w	r3, r3, #32
 80027f0:	61d3      	str	r3, [r2, #28]
 80027f2:	4b0a      	ldr	r3, [pc, #40]	; (800281c <HAL_TIM_Base_MspInit+0x48>)
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	2037      	movs	r0, #55	; 0x37
 8002804:	f001 f9fb 	bl	8003bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002808:	2037      	movs	r0, #55	; 0x37
 800280a:	f001 fa14 	bl	8003c36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40001400 	.word	0x40001400
 800281c:	40021000 	.word	0x40021000

08002820 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08c      	sub	sp, #48	; 0x30
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002828:	f107 031c 	add.w	r3, r7, #28
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a58      	ldr	r2, [pc, #352]	; (80029a0 <HAL_UART_MspInit+0x180>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d158      	bne.n	80028f4 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002842:	4b58      	ldr	r3, [pc, #352]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	4a57      	ldr	r2, [pc, #348]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002848:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800284c:	61d3      	str	r3, [r2, #28]
 800284e:	4b55      	ldr	r3, [pc, #340]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002856:	61bb      	str	r3, [r7, #24]
 8002858:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800285a:	4b52      	ldr	r3, [pc, #328]	; (80029a4 <HAL_UART_MspInit+0x184>)
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	4a51      	ldr	r2, [pc, #324]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002860:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002864:	6153      	str	r3, [r2, #20]
 8002866:	4b4f      	ldr	r3, [pc, #316]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002872:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002880:	2303      	movs	r3, #3
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002884:	2305      	movs	r3, #5
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4846      	ldr	r0, [pc, #280]	; (80029a8 <HAL_UART_MspInit+0x188>)
 8002890:	f001 fde8 	bl	8004464 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8002894:	4b45      	ldr	r3, [pc, #276]	; (80029ac <HAL_UART_MspInit+0x18c>)
 8002896:	4a46      	ldr	r2, [pc, #280]	; (80029b0 <HAL_UART_MspInit+0x190>)
 8002898:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800289a:	4b44      	ldr	r3, [pc, #272]	; (80029ac <HAL_UART_MspInit+0x18c>)
 800289c:	2200      	movs	r2, #0
 800289e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028a0:	4b42      	ldr	r3, [pc, #264]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028a6:	4b41      	ldr	r3, [pc, #260]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028a8:	2280      	movs	r2, #128	; 0x80
 80028aa:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028ac:	4b3f      	ldr	r3, [pc, #252]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028b2:	4b3e      	ldr	r3, [pc, #248]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80028b8:	4b3c      	ldr	r3, [pc, #240]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80028be:	4b3b      	ldr	r3, [pc, #236]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028c0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80028c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80028c6:	4839      	ldr	r0, [pc, #228]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028c8:	f001 fbda 	bl	8004080 <HAL_DMA_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80028d2:	f7ff fe69 	bl	80025a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a34      	ldr	r2, [pc, #208]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028da:	66da      	str	r2, [r3, #108]	; 0x6c
 80028dc:	4a33      	ldr	r2, [pc, #204]	; (80029ac <HAL_UART_MspInit+0x18c>)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	2034      	movs	r0, #52	; 0x34
 80028e8:	f001 f989 	bl	8003bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80028ec:	2034      	movs	r0, #52	; 0x34
 80028ee:	f001 f9a2 	bl	8003c36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 80028f2:	e051      	b.n	8002998 <HAL_UART_MspInit+0x178>
  else if(huart->Instance==UART5)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a2e      	ldr	r2, [pc, #184]	; (80029b4 <HAL_UART_MspInit+0x194>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d14c      	bne.n	8002998 <HAL_UART_MspInit+0x178>
    __HAL_RCC_UART5_CLK_ENABLE();
 80028fe:	4b29      	ldr	r3, [pc, #164]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	4a28      	ldr	r2, [pc, #160]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002908:	61d3      	str	r3, [r2, #28]
 800290a:	4b26      	ldr	r3, [pc, #152]	; (80029a4 <HAL_UART_MspInit+0x184>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002916:	4b23      	ldr	r3, [pc, #140]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	4a22      	ldr	r2, [pc, #136]	; (80029a4 <HAL_UART_MspInit+0x184>)
 800291c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002920:	6153      	str	r3, [r2, #20]
 8002922:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800292e:	4b1d      	ldr	r3, [pc, #116]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	4a1c      	ldr	r2, [pc, #112]	; (80029a4 <HAL_UART_MspInit+0x184>)
 8002934:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002938:	6153      	str	r3, [r2, #20]
 800293a:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <HAL_UART_MspInit+0x184>)
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002946:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002954:	2303      	movs	r3, #3
 8002956:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002958:	2305      	movs	r3, #5
 800295a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295c:	f107 031c 	add.w	r3, r7, #28
 8002960:	4619      	mov	r1, r3
 8002962:	4811      	ldr	r0, [pc, #68]	; (80029a8 <HAL_UART_MspInit+0x188>)
 8002964:	f001 fd7e 	bl	8004464 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002968:	2304      	movs	r3, #4
 800296a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002974:	2303      	movs	r3, #3
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002978:	2305      	movs	r3, #5
 800297a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800297c:	f107 031c 	add.w	r3, r7, #28
 8002980:	4619      	mov	r1, r3
 8002982:	480d      	ldr	r0, [pc, #52]	; (80029b8 <HAL_UART_MspInit+0x198>)
 8002984:	f001 fd6e 	bl	8004464 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002988:	2200      	movs	r2, #0
 800298a:	2100      	movs	r1, #0
 800298c:	2035      	movs	r0, #53	; 0x35
 800298e:	f001 f936 	bl	8003bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002992:	2035      	movs	r0, #53	; 0x35
 8002994:	f001 f94f 	bl	8003c36 <HAL_NVIC_EnableIRQ>
}
 8002998:	bf00      	nop
 800299a:	3730      	adds	r7, #48	; 0x30
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40004c00 	.word	0x40004c00
 80029a4:	40021000 	.word	0x40021000
 80029a8:	48000800 	.word	0x48000800
 80029ac:	20001004 	.word	0x20001004
 80029b0:	40020430 	.word	0x40020430
 80029b4:	40005000 	.word	0x40005000
 80029b8:	48000c00 	.word	0x48000c00

080029bc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b08a      	sub	sp, #40	; 0x28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c4:	f107 0314 	add.w	r3, r7, #20
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	60da      	str	r2, [r3, #12]
 80029d2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a18      	ldr	r2, [pc, #96]	; (8002a3c <HAL_PCD_MspInit+0x80>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d129      	bne.n	8002a32 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029de:	4b18      	ldr	r3, [pc, #96]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	4a17      	ldr	r2, [pc, #92]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 80029e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029e8:	6153      	str	r3, [r2, #20]
 80029ea:	4b15      	ldr	r3, [pc, #84]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80029f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80029fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fc:	2302      	movs	r3, #2
 80029fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8002a08:	230e      	movs	r3, #14
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4619      	mov	r1, r3
 8002a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a16:	f001 fd25 	bl	8004464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4a08      	ldr	r2, [pc, #32]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 8002a20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a24:	61d3      	str	r3, [r2, #28]
 8002a26:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_PCD_MspInit+0x84>)
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	; 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40005c00 	.word	0x40005c00
 8002a40:	40021000 	.word	0x40021000

08002a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a52:	b480      	push	{r7}
 8002a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a56:	e7fe      	b.n	8002a56 <HardFault_Handler+0x4>

08002a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <MemManage_Handler+0x4>

08002a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <BusFault_Handler+0x4>

08002a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <UsageFault_Handler+0x4>

08002a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a98:	f000 f976 	bl	8002d88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <SPI1_IRQHandler+0x10>)
 8002aa6:	f003 fc79 	bl	800639c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20001224 	.word	0x20001224

08002ab4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002ab8:	4802      	ldr	r0, [pc, #8]	; (8002ac4 <UART4_IRQHandler+0x10>)
 8002aba:	f004 fc75 	bl	80073a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200011a4 	.word	0x200011a4

08002ac8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <UART5_IRQHandler+0x10>)
 8002ace:	f004 fc6b 	bl	80073a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	200010c8 	.word	0x200010c8

08002adc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <TIM7_IRQHandler+0x10>)
 8002ae2:	f003 ff9c 	bl	8006a1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20001580 	.word	0x20001580

08002af0 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002af4:	4802      	ldr	r0, [pc, #8]	; (8002b00 <DMA2_Channel3_IRQHandler+0x10>)
 8002af6:	f001 fba7 	bl	8004248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20001004 	.word	0x20001004

08002b04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b08:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <SystemInit+0x28>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0e:	4a07      	ldr	r2, [pc, #28]	; (8002b2c <SystemInit+0x28>)
 8002b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b18:	4b04      	ldr	r3, [pc, #16]	; (8002b2c <SystemInit+0x28>)
 8002b1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b1e:	609a      	str	r2, [r3, #8]
#endif
}
 8002b20:	bf00      	nop
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <HAL_SPI_TxCpltCallback>:
#	NVIC Interrupt routines
#
############################################################################
*/
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	spi_data_ready = 1;
 8002b38:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <HAL_SPI_TxCpltCallback+0x1c>)
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	701a      	strb	r2, [r3, #0]
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	2000007f 	.word	0x2000007f

08002b50 <spi_driver_init>:
#
############################################################################
*/

void spi_driver_init(SPI_HandleTypeDef *hspi1)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
	// Initiate ptr
	_hspi1 = hspi1;
 8002b58:	4a09      	ldr	r2, [pc, #36]	; (8002b80 <spi_driver_init+0x30>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6013      	str	r3, [r2, #0]

	// Test FPGA Data
	fpga_data[0] = FPGA_SFD | FPGA_CMD_START_STOP;	// SFD and CMD
 8002b5e:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <spi_driver_init+0x34>)
 8002b60:	22a1      	movs	r2, #161	; 0xa1
 8002b62:	701a      	strb	r2, [r3, #0]
	fpga_data[1] = 0x02 | FPGA_frame_checker( ( ((0xFFFF) & FPGA_CMD_START_STOP) << 7 ) | 0x02);	// Payload and Frame Checker
 8002b64:	2082      	movs	r0, #130	; 0x82
 8002b66:	f000 f859 	bl	8002c1c <FPGA_frame_checker>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	f043 0302 	orr.w	r3, r3, #2
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <spi_driver_init+0x34>)
 8002b74:	705a      	strb	r2, [r3, #1]


}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	200015c0 	.word	0x200015c0
 8002b84:	200015c4 	.word	0x200015c4

08002b88 <spi_request>:

SPI_DRIVER_ERROR spi_request(SPI_RQT_TYPE* _request_type, uint8_t* _data, uint8_t size)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	4613      	mov	r3, r2
 8002b94:	71fb      	strb	r3, [r7, #7]
	SPI_DRIVER_ERROR spi_log = SPI_DRIVER_BUSY;
 8002b96:	2301      	movs	r3, #1
 8002b98:	75fb      	strb	r3, [r7, #23]
	uint8_t d[2];

	// Test FPGA Data
	d[0] = FPGA_SFD | FPGA_CMD_START_STOP;	// SFD and CMD
 8002b9a:	23a1      	movs	r3, #161	; 0xa1
 8002b9c:	753b      	strb	r3, [r7, #20]
	d[1] = 0x02 | FPGA_frame_checker( ( ((0xFFFF) & FPGA_CMD_START_STOP) << 7 ) | 0x02);	// Payload and Frame Checker
 8002b9e:	2082      	movs	r0, #130	; 0x82
 8002ba0:	f000 f83c 	bl	8002c1c <FPGA_frame_checker>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	f043 0302 	orr.w	r3, r3, #2
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	757b      	strb	r3, [r7, #21]


	// Request new SPI transfer
	if(spi_driver_current_state == SPI_READY)
 8002bae:	4b17      	ldr	r3, [pc, #92]	; (8002c0c <spi_request+0x84>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d112      	bne.n	8002bdc <spi_request+0x54>
	{
		// Select Slave
		//select_Slave(_request_type, 0);
		HAL_GPIO_WritePin(GPIOD, CS_FPGA_Pin, GPIO_PIN_RESET);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bbc:	4814      	ldr	r0, [pc, #80]	; (8002c10 <spi_request+0x88>)
 8002bbe:	f001 fdcb 	bl	8004758 <HAL_GPIO_WritePin>

		// Start SPI exchange in NVIC mode
//		HAL_SPI_TransmitReceive_IT(_hspi1, _data, getBuffer(_request_type), size);
		HAL_SPI_Transmit_IT(_hspi1, d, size);
 8002bc2:	4b14      	ldr	r3, [pc, #80]	; (8002c14 <spi_request+0x8c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	79fa      	ldrb	r2, [r7, #7]
 8002bc8:	b292      	uxth	r2, r2
 8002bca:	f107 0114 	add.w	r1, r7, #20
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f003 fb5e 	bl	8006290 <HAL_SPI_Transmit_IT>

		spi_driver_current_state = SPI_PROCESSING;
 8002bd4:	4b0d      	ldr	r3, [pc, #52]	; (8002c0c <spi_request+0x84>)
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	701a      	strb	r2, [r3, #0]
 8002bda:	e012      	b.n	8002c02 <spi_request+0x7a>
	}
	else
	{
		// Data finally received
		if(spi_data_ready == 1)
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <spi_request+0x90>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d10d      	bne.n	8002c02 <spi_request+0x7a>
		{
			// Deselect the Slave
			//select_Slave(_request_type, 1);
			HAL_GPIO_WritePin(GPIOD, CS_FPGA_Pin, GPIO_PIN_SET);
 8002be6:	2201      	movs	r2, #1
 8002be8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bec:	4808      	ldr	r0, [pc, #32]	; (8002c10 <spi_request+0x88>)
 8002bee:	f001 fdb3 	bl	8004758 <HAL_GPIO_WritePin>

			// Reset flag
			spi_data_ready = 0;
 8002bf2:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <spi_request+0x90>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
			// Set SPI Handler available for new transfer
			spi_driver_current_state = SPI_READY;
 8002bf8:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <spi_request+0x84>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	701a      	strb	r2, [r3, #0]

			spi_log = SPI_DRIVER_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	75fb      	strb	r3, [r7, #23]
		}

	}

	return spi_log;
 8002c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	2000007e 	.word	0x2000007e
 8002c10:	48000c00 	.word	0x48000c00
 8002c14:	200015c0 	.word	0x200015c0
 8002c18:	2000007f 	.word	0x2000007f

08002c1c <FPGA_frame_checker>:

/*
 * Process bit parity for Frame Checker bit on FPGA packet
 * Bit parity on 10 bits value x
 */
uint8_t FPGA_frame_checker(uint16_t x){
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	80fb      	strh	r3, [r7, #6]
			(x>>5) ^
			(x>>4) ^
			(x>>3) ^
			(x>>2) ^
			(x>>1) ^
			(x) ) & 1;
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	0a5b      	lsrs	r3, r3, #9
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	88fb      	ldrh	r3, [r7, #6]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	4053      	eors	r3, r2
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	09db      	lsrs	r3, r3, #7
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	4053      	eors	r3, r2
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	099b      	lsrs	r3, r3, #6
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	4053      	eors	r3, r2
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	095b      	lsrs	r3, r3, #5
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	4053      	eors	r3, r2
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	88fb      	ldrh	r3, [r7, #6]
 8002c60:	091b      	lsrs	r3, r3, #4
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	4053      	eors	r3, r2
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	88fb      	ldrh	r3, [r7, #6]
 8002c6c:	08db      	lsrs	r3, r3, #3
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	4053      	eors	r3, r2
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	089b      	lsrs	r3, r3, #2
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	4053      	eors	r3, r2
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	085b      	lsrs	r3, r3, #1
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	4053      	eors	r3, r2
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	4053      	eors	r3, r2
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	b2db      	uxtb	r3, r3
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ce0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002cac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002cae:	e003      	b.n	8002cb8 <LoopCopyDataInit>

08002cb0 <CopyDataInit>:
  bkpt #0

.size  HardFault_Handler, .-HardFault_Handler
*/
CopyDataInit:
	ldr	r3, =_sidata
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002cb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cb6:	3104      	adds	r1, #4

08002cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002cb8:	480b      	ldr	r0, [pc, #44]	; (8002ce8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002cba:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <LoopForever+0xe>)
	adds	r2, r0, r1
 8002cbc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002cbe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002cc0:	d3f6      	bcc.n	8002cb0 <CopyDataInit>
	ldr	r2, =_sbss
 8002cc2:	4a0b      	ldr	r2, [pc, #44]	; (8002cf0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002cc4:	e002      	b.n	8002ccc <LoopFillZerobss>

08002cc6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cc6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cc8:	f842 3b04 	str.w	r3, [r2], #4

08002ccc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ccc:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <LoopForever+0x16>)
	cmp	r2, r3
 8002cce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002cd0:	d3f9      	bcc.n	8002cc6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cd2:	f7ff ff17 	bl	8002b04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cd6:	f005 fa8b 	bl	80081f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cda:	f7ff f8cb 	bl	8001e74 <main>

08002cde <LoopForever>:

LoopForever:
    b LoopForever
 8002cde:	e7fe      	b.n	8002cde <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ce0:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002ce4:	08008320 	.word	0x08008320
	ldr	r0, =_sdata
 8002ce8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002cec:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8002cf0:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8002cf4:	200015e8 	.word	0x200015e8

08002cf8 <ADC1_2_IRQHandler>:


    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cf8:	e7fe      	b.n	8002cf8 <ADC1_2_IRQHandler>
	...

08002cfc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <HAL_Init+0x28>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a07      	ldr	r2, [pc, #28]	; (8002d24 <HAL_Init+0x28>)
 8002d06:	f043 0310 	orr.w	r3, r3, #16
 8002d0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d0c:	2003      	movs	r0, #3
 8002d0e:	f000 ff6b 	bl	8003be8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d12:	2000      	movs	r0, #0
 8002d14:	f000 f808 	bl	8002d28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d18:	f7ff fc4e 	bl	80025b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40022000 	.word	0x40022000

08002d28 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d30:	4b12      	ldr	r3, [pc, #72]	; (8002d7c <HAL_InitTick+0x54>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <HAL_InitTick+0x58>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 ff91 	bl	8003c6e <HAL_SYSTICK_Config>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e00e      	b.n	8002d74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b0f      	cmp	r3, #15
 8002d5a:	d80a      	bhi.n	8002d72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	f04f 30ff 	mov.w	r0, #4294967295
 8002d64:	f000 ff4b 	bl	8003bfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d68:	4a06      	ldr	r2, [pc, #24]	; (8002d84 <HAL_InitTick+0x5c>)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	e000      	b.n	8002d74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000024 	.word	0x20000024
 8002d80:	2000002c 	.word	0x2000002c
 8002d84:	20000028 	.word	0x20000028

08002d88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d8c:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <HAL_IncTick+0x20>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_IncTick+0x24>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4413      	add	r3, r2
 8002d98:	4a04      	ldr	r2, [pc, #16]	; (8002dac <HAL_IncTick+0x24>)
 8002d9a:	6013      	str	r3, [r2, #0]
}
 8002d9c:	bf00      	nop
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	2000002c 	.word	0x2000002c
 8002dac:	200015e4 	.word	0x200015e4

08002db0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  return uwTick;  
 8002db4:	4b03      	ldr	r3, [pc, #12]	; (8002dc4 <HAL_GetTick+0x14>)
 8002db6:	681b      	ldr	r3, [r3, #0]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	200015e4 	.word	0x200015e4

08002dc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b09a      	sub	sp, #104	; 0x68
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e1c9      	b.n	800317c <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	f003 0310 	and.w	r3, r3, #16
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d176      	bne.n	8002ee8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d152      	bne.n	8002ea8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7ff fbef 	bl	8002600 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d13b      	bne.n	8002ea8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fd87 	bl	8003944 <ADC_Disable>
 8002e36:	4603      	mov	r3, r0
 8002e38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	f003 0310 	and.w	r3, r3, #16
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d12f      	bne.n	8002ea8 <HAL_ADC_Init+0xe0>
 8002e48:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d12b      	bne.n	8002ea8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e58:	f023 0302 	bic.w	r3, r3, #2
 8002e5c:	f043 0202 	orr.w	r2, r3, #2
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e72:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e82:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e84:	4b86      	ldr	r3, [pc, #536]	; (80030a0 <HAL_ADC_Init+0x2d8>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a86      	ldr	r2, [pc, #536]	; (80030a4 <HAL_ADC_Init+0x2dc>)
 8002e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8e:	0c9a      	lsrs	r2, r3, #18
 8002e90:	4613      	mov	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e9a:	e002      	b.n	8002ea2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f9      	bne.n	8002e9c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d007      	beq.n	8002ec6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002ec0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ec4:	d110      	bne.n	8002ee8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f023 0312 	bic.w	r3, r3, #18
 8002ece:	f043 0210 	orr.w	r2, r3, #16
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eda:	f043 0201 	orr.w	r2, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eec:	f003 0310 	and.w	r3, r3, #16
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	f040 8136 	bne.w	8003162 <HAL_ADC_Init+0x39a>
 8002ef6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f040 8131 	bne.w	8003162 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f040 8129 	bne.w	8003162 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f14:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f18:	f043 0202 	orr.w	r2, r3, #2
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f28:	d004      	beq.n	8002f34 <HAL_ADC_Init+0x16c>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a5e      	ldr	r2, [pc, #376]	; (80030a8 <HAL_ADC_Init+0x2e0>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d101      	bne.n	8002f38 <HAL_ADC_Init+0x170>
 8002f34:	4b5d      	ldr	r3, [pc, #372]	; (80030ac <HAL_ADC_Init+0x2e4>)
 8002f36:	e000      	b.n	8002f3a <HAL_ADC_Init+0x172>
 8002f38:	4b5d      	ldr	r3, [pc, #372]	; (80030b0 <HAL_ADC_Init+0x2e8>)
 8002f3a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f44:	d102      	bne.n	8002f4c <HAL_ADC_Init+0x184>
 8002f46:	4b58      	ldr	r3, [pc, #352]	; (80030a8 <HAL_ADC_Init+0x2e0>)
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	e01a      	b.n	8002f82 <HAL_ADC_Init+0x1ba>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a55      	ldr	r2, [pc, #340]	; (80030a8 <HAL_ADC_Init+0x2e0>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d103      	bne.n	8002f5e <HAL_ADC_Init+0x196>
 8002f56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	e011      	b.n	8002f82 <HAL_ADC_Init+0x1ba>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a54      	ldr	r2, [pc, #336]	; (80030b4 <HAL_ADC_Init+0x2ec>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d102      	bne.n	8002f6e <HAL_ADC_Init+0x1a6>
 8002f68:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <HAL_ADC_Init+0x2f0>)
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e009      	b.n	8002f82 <HAL_ADC_Init+0x1ba>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a51      	ldr	r2, [pc, #324]	; (80030b8 <HAL_ADC_Init+0x2f0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d102      	bne.n	8002f7e <HAL_ADC_Init+0x1b6>
 8002f78:	4b4e      	ldr	r3, [pc, #312]	; (80030b4 <HAL_ADC_Init+0x2ec>)
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	e001      	b.n	8002f82 <HAL_ADC_Init+0x1ba>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d108      	bne.n	8002fa2 <HAL_ADC_Init+0x1da>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_Init+0x1da>
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e000      	b.n	8002fa4 <HAL_ADC_Init+0x1dc>
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d11c      	bne.n	8002fe2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d010      	beq.n	8002fd0 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d107      	bne.n	8002fca <HAL_ADC_Init+0x202>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_ADC_Init+0x202>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <HAL_ADC_Init+0x204>
 8002fca:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d108      	bne.n	8002fe2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002fd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fe0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	7e5b      	ldrb	r3, [r3, #25]
 8002fe6:	035b      	lsls	r3, r3, #13
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fec:	2a01      	cmp	r2, #1
 8002fee:	d002      	beq.n	8002ff6 <HAL_ADC_Init+0x22e>
 8002ff0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ff4:	e000      	b.n	8002ff8 <HAL_ADC_Init+0x230>
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4313      	orrs	r3, r2
 8003006:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003008:	4313      	orrs	r3, r2
 800300a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d11b      	bne.n	800304e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	7e5b      	ldrb	r3, [r3, #25]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	3b01      	subs	r3, #1
 8003024:	045a      	lsls	r2, r3, #17
 8003026:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003028:	4313      	orrs	r3, r2
 800302a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800302e:	663b      	str	r3, [r7, #96]	; 0x60
 8003030:	e00d      	b.n	800304e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003046:	f043 0201 	orr.w	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003052:	2b01      	cmp	r3, #1
 8003054:	d03a      	beq.n	80030cc <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a16      	ldr	r2, [pc, #88]	; (80030b4 <HAL_ADC_Init+0x2ec>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_ADC_Init+0x2a2>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a14      	ldr	r2, [pc, #80]	; (80030b8 <HAL_ADC_Init+0x2f0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d128      	bne.n	80030bc <HAL_ADC_Init+0x2f4>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8003072:	d012      	beq.n	800309a <HAL_ADC_Init+0x2d2>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003078:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800307c:	d00a      	beq.n	8003094 <HAL_ADC_Init+0x2cc>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003082:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003086:	d002      	beq.n	800308e <HAL_ADC_Init+0x2c6>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	e018      	b.n	80030c0 <HAL_ADC_Init+0x2f8>
 800308e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003092:	e015      	b.n	80030c0 <HAL_ADC_Init+0x2f8>
 8003094:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8003098:	e012      	b.n	80030c0 <HAL_ADC_Init+0x2f8>
 800309a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800309e:	e00f      	b.n	80030c0 <HAL_ADC_Init+0x2f8>
 80030a0:	20000024 	.word	0x20000024
 80030a4:	431bde83 	.word	0x431bde83
 80030a8:	50000100 	.word	0x50000100
 80030ac:	50000300 	.word	0x50000300
 80030b0:	50000700 	.word	0x50000700
 80030b4:	50000400 	.word	0x50000400
 80030b8:	50000500 	.word	0x50000500
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80030c4:	4313      	orrs	r3, r2
 80030c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030c8:	4313      	orrs	r3, r2
 80030ca:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d114      	bne.n	8003104 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6812      	ldr	r2, [r2, #0]
 80030e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030e8:	f023 0302 	bic.w	r3, r3, #2
 80030ec:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7e1b      	ldrb	r3, [r3, #24]
 80030f2:	039a      	lsls	r2, r3, #14
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	4313      	orrs	r3, r2
 80030fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003100:	4313      	orrs	r3, r2
 8003102:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	4b1e      	ldr	r3, [pc, #120]	; (8003184 <HAL_ADC_Init+0x3bc>)
 800310c:	4013      	ands	r3, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6812      	ldr	r2, [r2, #0]
 8003112:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003114:	430b      	orrs	r3, r1
 8003116:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d10c      	bne.n	800313a <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f023 010f 	bic.w	r1, r3, #15
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	1e5a      	subs	r2, r3, #1
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	631a      	str	r2, [r3, #48]	; 0x30
 8003138:	e007      	b.n	800314a <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 020f 	bic.w	r2, r2, #15
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f023 0303 	bic.w	r3, r3, #3
 8003158:	f043 0201 	orr.w	r2, r3, #1
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	641a      	str	r2, [r3, #64]	; 0x40
 8003160:	e00a      	b.n	8003178 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f023 0312 	bic.w	r3, r3, #18
 800316a:	f043 0210 	orr.w	r2, r3, #16
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003172:	2301      	movs	r3, #1
 8003174:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003178:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800317c:	4618      	mov	r0, r3
 800317e:	3768      	adds	r7, #104	; 0x68
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	fff0c007 	.word	0xfff0c007

08003188 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003188:	b480      	push	{r7}
 800318a:	b09b      	sub	sp, #108	; 0x6c
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003192:	2300      	movs	r3, #0
 8003194:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_ADC_ConfigChannel+0x22>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e2cb      	b.n	8003742 <HAL_ADC_ConfigChannel+0x5ba>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f040 82af 	bne.w	8003720 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d81c      	bhi.n	8003204 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	461a      	mov	r2, r3
 80031de:	231f      	movs	r3, #31
 80031e0:	4093      	lsls	r3, r2
 80031e2:	43db      	mvns	r3, r3
 80031e4:	4019      	ands	r1, r3
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4413      	add	r3, r2
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	fa00 f203 	lsl.w	r2, r0, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
 8003202:	e063      	b.n	80032cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b09      	cmp	r3, #9
 800320a:	d81e      	bhi.n	800324a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	3b1e      	subs	r3, #30
 8003220:	221f      	movs	r2, #31
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	43db      	mvns	r3, r3
 8003228:	4019      	ands	r1, r3
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	4413      	add	r3, r2
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	3b1e      	subs	r3, #30
 800323c:	fa00 f203 	lsl.w	r2, r0, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	635a      	str	r2, [r3, #52]	; 0x34
 8003248:	e040      	b.n	80032cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b0e      	cmp	r3, #14
 8003250:	d81e      	bhi.n	8003290 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	3b3c      	subs	r3, #60	; 0x3c
 8003266:	221f      	movs	r2, #31
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	4019      	ands	r1, r3
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	4413      	add	r3, r2
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	3b3c      	subs	r3, #60	; 0x3c
 8003282:	fa00 f203 	lsl.w	r2, r0, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	639a      	str	r2, [r3, #56]	; 0x38
 800328e:	e01d      	b.n	80032cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	4413      	add	r3, r2
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	3b5a      	subs	r3, #90	; 0x5a
 80032a4:	221f      	movs	r2, #31
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	4019      	ands	r1, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	4613      	mov	r3, r2
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	4413      	add	r3, r2
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	3b5a      	subs	r3, #90	; 0x5a
 80032c0:	fa00 f203 	lsl.w	r2, r0, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f040 80e5 	bne.w	80034a6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b09      	cmp	r3, #9
 80032e2:	d91c      	bls.n	800331e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6999      	ldr	r1, [r3, #24]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	4613      	mov	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	3b1e      	subs	r3, #30
 80032f6:	2207      	movs	r2, #7
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	4019      	ands	r1, r3
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	6898      	ldr	r0, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	4613      	mov	r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	4413      	add	r3, r2
 800330e:	3b1e      	subs	r3, #30
 8003310:	fa00 f203 	lsl.w	r2, r0, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	619a      	str	r2, [r3, #24]
 800331c:	e019      	b.n	8003352 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6959      	ldr	r1, [r3, #20]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	4019      	ands	r1, r3
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	6898      	ldr	r0, [r3, #8]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	fa00 f203 	lsl.w	r2, r0, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	695a      	ldr	r2, [r3, #20]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	08db      	lsrs	r3, r3, #3
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	3b01      	subs	r3, #1
 8003370:	2b03      	cmp	r3, #3
 8003372:	d84f      	bhi.n	8003414 <HAL_ADC_ConfigChannel+0x28c>
 8003374:	a201      	add	r2, pc, #4	; (adr r2, 800337c <HAL_ADC_ConfigChannel+0x1f4>)
 8003376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337a:	bf00      	nop
 800337c:	0800338d 	.word	0x0800338d
 8003380:	080033af 	.word	0x080033af
 8003384:	080033d1 	.word	0x080033d1
 8003388:	080033f3 	.word	0x080033f3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003392:	4b9f      	ldr	r3, [pc, #636]	; (8003610 <HAL_ADC_ConfigChannel+0x488>)
 8003394:	4013      	ands	r3, r2
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	0691      	lsls	r1, r2, #26
 800339c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800339e:	430a      	orrs	r2, r1
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80033aa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80033ac:	e07e      	b.n	80034ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80033b4:	4b96      	ldr	r3, [pc, #600]	; (8003610 <HAL_ADC_ConfigChannel+0x488>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	0691      	lsls	r1, r2, #26
 80033be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80033c0:	430a      	orrs	r2, r1
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80033cc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80033ce:	e06d      	b.n	80034ac <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80033d6:	4b8e      	ldr	r3, [pc, #568]	; (8003610 <HAL_ADC_ConfigChannel+0x488>)
 80033d8:	4013      	ands	r3, r2
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	0691      	lsls	r1, r2, #26
 80033e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80033e2:	430a      	orrs	r2, r1
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80033ee:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80033f0:	e05c      	b.n	80034ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80033f8:	4b85      	ldr	r3, [pc, #532]	; (8003610 <HAL_ADC_ConfigChannel+0x488>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	6812      	ldr	r2, [r2, #0]
 8003400:	0691      	lsls	r1, r2, #26
 8003402:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003404:	430a      	orrs	r2, r1
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003410:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003412:	e04b      	b.n	80034ac <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800341a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	069b      	lsls	r3, r3, #26
 8003424:	429a      	cmp	r2, r3
 8003426:	d107      	bne.n	8003438 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003436:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800343e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	069b      	lsls	r3, r3, #26
 8003448:	429a      	cmp	r2, r3
 800344a:	d107      	bne.n	800345c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800345a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003462:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	069b      	lsls	r3, r3, #26
 800346c:	429a      	cmp	r2, r3
 800346e:	d107      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800347e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003486:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	069b      	lsls	r3, r3, #26
 8003490:	429a      	cmp	r2, r3
 8003492:	d10a      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034a2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80034a4:	e001      	b.n	80034aa <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80034a6:	bf00      	nop
 80034a8:	e000      	b.n	80034ac <HAL_ADC_ConfigChannel+0x324>
      break;
 80034aa:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d108      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x344>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x344>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <HAL_ADC_ConfigChannel+0x346>
 80034cc:	2300      	movs	r3, #0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8131 	bne.w	8003736 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d00f      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2201      	movs	r2, #1
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43da      	mvns	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	400a      	ands	r2, r1
 80034f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80034fa:	e049      	b.n	8003590 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2201      	movs	r2, #1
 800350a:	409a      	lsls	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b09      	cmp	r3, #9
 800351c:	d91c      	bls.n	8003558 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6999      	ldr	r1, [r3, #24]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	4613      	mov	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	3b1b      	subs	r3, #27
 8003530:	2207      	movs	r2, #7
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	4019      	ands	r1, r3
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	6898      	ldr	r0, [r3, #8]
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	4613      	mov	r3, r2
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	4413      	add	r3, r2
 8003548:	3b1b      	subs	r3, #27
 800354a:	fa00 f203 	lsl.w	r2, r0, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	619a      	str	r2, [r3, #24]
 8003556:	e01b      	b.n	8003590 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6959      	ldr	r1, [r3, #20]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	4613      	mov	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	2207      	movs	r2, #7
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	4019      	ands	r1, r3
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	6898      	ldr	r0, [r3, #8]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	4613      	mov	r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4413      	add	r3, r2
 8003584:	fa00 f203 	lsl.w	r2, r0, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003598:	d004      	beq.n	80035a4 <HAL_ADC_ConfigChannel+0x41c>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a1d      	ldr	r2, [pc, #116]	; (8003614 <HAL_ADC_ConfigChannel+0x48c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x420>
 80035a4:	4b1c      	ldr	r3, [pc, #112]	; (8003618 <HAL_ADC_ConfigChannel+0x490>)
 80035a6:	e000      	b.n	80035aa <HAL_ADC_ConfigChannel+0x422>
 80035a8:	4b1c      	ldr	r3, [pc, #112]	; (800361c <HAL_ADC_ConfigChannel+0x494>)
 80035aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b10      	cmp	r3, #16
 80035b2:	d105      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80035b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d015      	beq.n	80035ec <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80035c4:	2b11      	cmp	r3, #17
 80035c6:	d105      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80035c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00b      	beq.n	80035ec <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80035d8:	2b12      	cmp	r3, #18
 80035da:	f040 80ac 	bne.w	8003736 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80035de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f040 80a5 	bne.w	8003736 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035f4:	d102      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x474>
 80035f6:	4b07      	ldr	r3, [pc, #28]	; (8003614 <HAL_ADC_ConfigChannel+0x48c>)
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	e023      	b.n	8003644 <HAL_ADC_ConfigChannel+0x4bc>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a04      	ldr	r2, [pc, #16]	; (8003614 <HAL_ADC_ConfigChannel+0x48c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d10c      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x498>
 8003606:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	e01a      	b.n	8003644 <HAL_ADC_ConfigChannel+0x4bc>
 800360e:	bf00      	nop
 8003610:	83fff000 	.word	0x83fff000
 8003614:	50000100 	.word	0x50000100
 8003618:	50000300 	.word	0x50000300
 800361c:	50000700 	.word	0x50000700
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a4a      	ldr	r2, [pc, #296]	; (8003750 <HAL_ADC_ConfigChannel+0x5c8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d102      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x4a8>
 800362a:	4b4a      	ldr	r3, [pc, #296]	; (8003754 <HAL_ADC_ConfigChannel+0x5cc>)
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	e009      	b.n	8003644 <HAL_ADC_ConfigChannel+0x4bc>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a47      	ldr	r2, [pc, #284]	; (8003754 <HAL_ADC_ConfigChannel+0x5cc>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d102      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x4b8>
 800363a:	4b45      	ldr	r3, [pc, #276]	; (8003750 <HAL_ADC_ConfigChannel+0x5c8>)
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e001      	b.n	8003644 <HAL_ADC_ConfigChannel+0x4bc>
 8003640:	2300      	movs	r3, #0
 8003642:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d108      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x4dc>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b01      	cmp	r3, #1
 800365e:	d101      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x4dc>
 8003660:	2301      	movs	r3, #1
 8003662:	e000      	b.n	8003666 <HAL_ADC_ConfigChannel+0x4de>
 8003664:	2300      	movs	r3, #0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d150      	bne.n	800370c <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800366a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800366c:	2b00      	cmp	r3, #0
 800366e:	d010      	beq.n	8003692 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0303 	and.w	r3, r3, #3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d107      	bne.n	800368c <HAL_ADC_ConfigChannel+0x504>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_ADC_ConfigChannel+0x504>
 8003688:	2301      	movs	r3, #1
 800368a:	e000      	b.n	800368e <HAL_ADC_ConfigChannel+0x506>
 800368c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800368e:	2b00      	cmp	r3, #0
 8003690:	d13c      	bne.n	800370c <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2b10      	cmp	r3, #16
 8003698:	d11d      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x54e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036a2:	d118      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80036a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80036ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036b0:	4b29      	ldr	r3, [pc, #164]	; (8003758 <HAL_ADC_ConfigChannel+0x5d0>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a29      	ldr	r2, [pc, #164]	; (800375c <HAL_ADC_ConfigChannel+0x5d4>)
 80036b6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ba:	0c9a      	lsrs	r2, r3, #18
 80036bc:	4613      	mov	r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036c6:	e002      	b.n	80036ce <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1f9      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036d4:	e02e      	b.n	8003734 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b11      	cmp	r3, #17
 80036dc:	d10b      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x56e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036e6:	d106      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80036e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80036f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036f2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036f4:	e01e      	b.n	8003734 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b12      	cmp	r3, #18
 80036fc:	d11a      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80036fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003708:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800370a:	e013      	b.n	8003734 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	f043 0220 	orr.w	r2, r3, #32
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800371e:	e00a      	b.n	8003736 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003724:	f043 0220 	orr.w	r2, r3, #32
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003732:	e000      	b.n	8003736 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003734:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800373e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003742:	4618      	mov	r0, r3
 8003744:	376c      	adds	r7, #108	; 0x6c
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	50000400 	.word	0x50000400
 8003754:	50000500 	.word	0x50000500
 8003758:	20000024 	.word	0x20000024
 800375c:	431bde83 	.word	0x431bde83

08003760 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003760:	b480      	push	{r7}
 8003762:	b099      	sub	sp, #100	; 0x64
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003778:	d102      	bne.n	8003780 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800377a:	4b6d      	ldr	r3, [pc, #436]	; (8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	e01a      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a6a      	ldr	r2, [pc, #424]	; (8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d103      	bne.n	8003792 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800378a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800378e:	60bb      	str	r3, [r7, #8]
 8003790:	e011      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a67      	ldr	r2, [pc, #412]	; (8003934 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d102      	bne.n	80037a2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800379c:	4b66      	ldr	r3, [pc, #408]	; (8003938 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	e009      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a64      	ldr	r2, [pc, #400]	; (8003938 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d102      	bne.n	80037b2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80037ac:	4b61      	ldr	r3, [pc, #388]	; (8003934 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80037ae:	60bb      	str	r3, [r7, #8]
 80037b0:	e001      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037b2:	2300      	movs	r3, #0
 80037b4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0b0      	b.n	8003922 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e0a9      	b.n	8003922 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f040 808d 	bne.w	8003900 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 0304 	and.w	r3, r3, #4
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f040 8086 	bne.w	8003900 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037fc:	d004      	beq.n	8003808 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a4b      	ldr	r2, [pc, #300]	; (8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d101      	bne.n	800380c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003808:	4b4c      	ldr	r3, [pc, #304]	; (800393c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800380a:	e000      	b.n	800380e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800380c:	4b4c      	ldr	r3, [pc, #304]	; (8003940 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800380e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d040      	beq.n	800389a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003818:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	6859      	ldr	r1, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800382a:	035b      	lsls	r3, r3, #13
 800382c:	430b      	orrs	r3, r1
 800382e:	431a      	orrs	r2, r3
 8003830:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003832:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d108      	bne.n	8003854 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003850:	2301      	movs	r3, #1
 8003852:	e000      	b.n	8003856 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003854:	2300      	movs	r3, #0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d15c      	bne.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0303 	and.w	r3, r3, #3
 8003862:	2b01      	cmp	r3, #1
 8003864:	d107      	bne.n	8003876 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003876:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003878:	2b00      	cmp	r3, #0
 800387a:	d14b      	bne.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800387c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003884:	f023 030f 	bic.w	r3, r3, #15
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	6811      	ldr	r1, [r2, #0]
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	6892      	ldr	r2, [r2, #8]
 8003890:	430a      	orrs	r2, r1
 8003892:	431a      	orrs	r2, r3
 8003894:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003896:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003898:	e03c      	b.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800389a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038a4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0303 	and.w	r3, r3, #3
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d108      	bne.n	80038c6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80038c6:	2300      	movs	r3, #0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d123      	bne.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d107      	bne.n	80038e8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80038e4:	2301      	movs	r3, #1
 80038e6:	e000      	b.n	80038ea <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80038e8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d112      	bne.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80038ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80038f6:	f023 030f 	bic.w	r3, r3, #15
 80038fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038fc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80038fe:	e009      	b.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003912:	e000      	b.n	8003916 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003914:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800391e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003922:	4618      	mov	r0, r3
 8003924:	3764      	adds	r7, #100	; 0x64
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	50000100 	.word	0x50000100
 8003934:	50000400 	.word	0x50000400
 8003938:	50000500 	.word	0x50000500
 800393c:	50000300 	.word	0x50000300
 8003940:	50000700 	.word	0x50000700

08003944 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	2b01      	cmp	r3, #1
 800395c:	d108      	bne.n	8003970 <ADC_Disable+0x2c>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b01      	cmp	r3, #1
 800396a:	d101      	bne.n	8003970 <ADC_Disable+0x2c>
 800396c:	2301      	movs	r3, #1
 800396e:	e000      	b.n	8003972 <ADC_Disable+0x2e>
 8003970:	2300      	movs	r3, #0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d040      	beq.n	80039f8 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 030d 	and.w	r3, r3, #13
 8003980:	2b01      	cmp	r3, #1
 8003982:	d10f      	bne.n	80039a4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f042 0202 	orr.w	r2, r2, #2
 8003992:	609a      	str	r2, [r3, #8]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2203      	movs	r2, #3
 800399a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800399c:	f7ff fa08 	bl	8002db0 <HAL_GetTick>
 80039a0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039a2:	e022      	b.n	80039ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a8:	f043 0210 	orr.w	r2, r3, #16
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b4:	f043 0201 	orr.w	r2, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e01c      	b.n	80039fa <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039c0:	f7ff f9f6 	bl	8002db0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d90d      	bls.n	80039ea <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	f043 0210 	orr.w	r2, r3, #16
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039de:	f043 0201 	orr.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e007      	b.n	80039fa <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d0e3      	beq.n	80039c0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <__NVIC_SetPriorityGrouping+0x44>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a20:	4013      	ands	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a36:	4a04      	ldr	r2, [pc, #16]	; (8003a48 <__NVIC_SetPriorityGrouping+0x44>)
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	60d3      	str	r3, [r2, #12]
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	e000ed00 	.word	0xe000ed00

08003a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a50:	4b04      	ldr	r3, [pc, #16]	; (8003a64 <__NVIC_GetPriorityGrouping+0x18>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	0a1b      	lsrs	r3, r3, #8
 8003a56:	f003 0307 	and.w	r3, r3, #7
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	4603      	mov	r3, r0
 8003a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	db0b      	blt.n	8003a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	f003 021f 	and.w	r2, r3, #31
 8003a80:	4907      	ldr	r1, [pc, #28]	; (8003aa0 <__NVIC_EnableIRQ+0x38>)
 8003a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a86:	095b      	lsrs	r3, r3, #5
 8003a88:	2001      	movs	r0, #1
 8003a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	e000e100 	.word	0xe000e100

08003aa4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	4603      	mov	r3, r0
 8003aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	db10      	blt.n	8003ad8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	f003 021f 	and.w	r2, r3, #31
 8003abc:	4909      	ldr	r1, [pc, #36]	; (8003ae4 <__NVIC_DisableIRQ+0x40>)
 8003abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac2:	095b      	lsrs	r3, r3, #5
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8003aca:	3320      	adds	r3, #32
 8003acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ad0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ad4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	e000e100 	.word	0xe000e100

08003ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	6039      	str	r1, [r7, #0]
 8003af2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	db0a      	blt.n	8003b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	490c      	ldr	r1, [pc, #48]	; (8003b34 <__NVIC_SetPriority+0x4c>)
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	0112      	lsls	r2, r2, #4
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b10:	e00a      	b.n	8003b28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	4908      	ldr	r1, [pc, #32]	; (8003b38 <__NVIC_SetPriority+0x50>)
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	3b04      	subs	r3, #4
 8003b20:	0112      	lsls	r2, r2, #4
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	440b      	add	r3, r1
 8003b26:	761a      	strb	r2, [r3, #24]
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	e000e100 	.word	0xe000e100
 8003b38:	e000ed00 	.word	0xe000ed00

08003b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b089      	sub	sp, #36	; 0x24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f1c3 0307 	rsb	r3, r3, #7
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	bf28      	it	cs
 8003b5a:	2304      	movcs	r3, #4
 8003b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	3304      	adds	r3, #4
 8003b62:	2b06      	cmp	r3, #6
 8003b64:	d902      	bls.n	8003b6c <NVIC_EncodePriority+0x30>
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3b03      	subs	r3, #3
 8003b6a:	e000      	b.n	8003b6e <NVIC_EncodePriority+0x32>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b70:	f04f 32ff 	mov.w	r2, #4294967295
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	43da      	mvns	r2, r3
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	401a      	ands	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b84:	f04f 31ff 	mov.w	r1, #4294967295
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8e:	43d9      	mvns	r1, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b94:	4313      	orrs	r3, r2
         );
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3724      	adds	r7, #36	; 0x24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
	...

08003ba4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bb4:	d301      	bcc.n	8003bba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e00f      	b.n	8003bda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bba:	4a0a      	ldr	r2, [pc, #40]	; (8003be4 <SysTick_Config+0x40>)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bc2:	210f      	movs	r1, #15
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	f7ff ff8e 	bl	8003ae8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bcc:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <SysTick_Config+0x40>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bd2:	4b04      	ldr	r3, [pc, #16]	; (8003be4 <SysTick_Config+0x40>)
 8003bd4:	2207      	movs	r2, #7
 8003bd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	e000e010 	.word	0xe000e010

08003be8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7ff ff07 	bl	8003a04 <__NVIC_SetPriorityGrouping>
}
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b086      	sub	sp, #24
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	4603      	mov	r3, r0
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	607a      	str	r2, [r7, #4]
 8003c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c10:	f7ff ff1c 	bl	8003a4c <__NVIC_GetPriorityGrouping>
 8003c14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	68b9      	ldr	r1, [r7, #8]
 8003c1a:	6978      	ldr	r0, [r7, #20]
 8003c1c:	f7ff ff8e 	bl	8003b3c <NVIC_EncodePriority>
 8003c20:	4602      	mov	r2, r0
 8003c22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c26:	4611      	mov	r1, r2
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff ff5d 	bl	8003ae8 <__NVIC_SetPriority>
}
 8003c2e:	bf00      	nop
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b082      	sub	sp, #8
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff ff0f 	bl	8003a68 <__NVIC_EnableIRQ>
}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b082      	sub	sp, #8
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	4603      	mov	r3, r0
 8003c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ff1f 	bl	8003aa4 <__NVIC_DisableIRQ>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7ff ff94 	bl	8003ba4 <SysTick_Config>
 8003c7c:	4603      	mov	r3, r0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e054      	b.n	8003d44 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	7f5b      	ldrb	r3, [r3, #29]
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d105      	bne.n	8003cb0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fe fce4 	bl	8002678 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	791b      	ldrb	r3, [r3, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10c      	bne.n	8003cd8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a22      	ldr	r2, [pc, #136]	; (8003d4c <HAL_CRC_Init+0xc4>)
 8003cc4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0218 	bic.w	r2, r2, #24
 8003cd4:	609a      	str	r2, [r3, #8]
 8003cd6:	e00c      	b.n	8003cf2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6899      	ldr	r1, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f946 	bl	8003f74 <HAL_CRCEx_Polynomial_Set>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e028      	b.n	8003d44 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	795b      	ldrb	r3, [r3, #5]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d105      	bne.n	8003d06 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8003d02:	611a      	str	r2, [r3, #16]
 8003d04:	e004      	b.n	8003d10 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6912      	ldr	r2, [r2, #16]
 8003d0e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695a      	ldr	r2, [r3, #20]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	699a      	ldr	r2, [r3, #24]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	04c11db7 	.word	0x04c11db7

08003d50 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2202      	movs	r2, #2
 8003d64:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f042 0201 	orr.w	r2, r2, #1
 8003d74:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d022      	beq.n	8003dc4 <HAL_CRC_Calculate+0x74>
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	d002      	beq.n	8003d88 <HAL_CRC_Calculate+0x38>
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d017      	beq.n	8003db6 <HAL_CRC_Calculate+0x66>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8003d86:	e024      	b.n	8003dd2 <HAL_CRC_Calculate+0x82>
      for (index = 0U; index < BufferLength; index++)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	e00a      	b.n	8003da4 <HAL_CRC_Calculate+0x54>
        hcrc->Instance->DR = pBuffer[index];
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	441a      	add	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6812      	ldr	r2, [r2, #0]
 8003d9c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	3301      	adds	r3, #1
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d3f0      	bcc.n	8003d8e <HAL_CRC_Calculate+0x3e>
      temp = hcrc->Instance->DR;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	613b      	str	r3, [r7, #16]
      break;
 8003db4:	e00d      	b.n	8003dd2 <HAL_CRC_Calculate+0x82>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f811 	bl	8003de2 <CRC_Handle_8>
 8003dc0:	6138      	str	r0, [r7, #16]
      break;
 8003dc2:	e006      	b.n	8003dd2 <HAL_CRC_Calculate+0x82>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 f898 	bl	8003efe <CRC_Handle_16>
 8003dce:	6138      	str	r0, [r7, #16]
      break;
 8003dd0:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8003dd8:	693b      	ldr	r3, [r7, #16]
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b089      	sub	sp, #36	; 0x24
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	e023      	b.n	8003e3c <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	3301      	adds	r3, #1
 8003e06:	68b9      	ldr	r1, [r7, #8]
 8003e08:	440b      	add	r3, r1
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003e0e:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	3302      	adds	r3, #2
 8003e16:	68b9      	ldr	r1, [r7, #8]
 8003e18:	440b      	add	r3, r1
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003e1e:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	3303      	adds	r3, #3
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	440b      	add	r3, r1
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003e32:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003e34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	61fb      	str	r3, [r7, #28]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	089b      	lsrs	r3, r3, #2
 8003e40:	69fa      	ldr	r2, [r7, #28]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d3d6      	bcc.n	8003df4 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d04d      	beq.n	8003eec <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d107      	bne.n	8003e6a <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	4413      	add	r3, r2
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	6812      	ldr	r2, [r2, #0]
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d116      	bne.n	8003ea2 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	b21a      	sxth	r2, r3
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	3301      	adds	r3, #1
 8003e88:	68b9      	ldr	r1, [r7, #8]
 8003e8a:	440b      	add	r3, r1
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	b21b      	sxth	r3, r3
 8003e90:	4313      	orrs	r3, r2
 8003e92:	b21b      	sxth	r3, r3
 8003e94:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	8b7a      	ldrh	r2, [r7, #26]
 8003ea0:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d11f      	bne.n	8003eec <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	021b      	lsls	r3, r3, #8
 8003eb8:	b21a      	sxth	r2, r3
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	68b9      	ldr	r1, [r7, #8]
 8003ec2:	440b      	add	r3, r1
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	b21b      	sxth	r3, r3
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	b21b      	sxth	r3, r3
 8003ecc:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	8b7a      	ldrh	r2, [r7, #26]
 8003ed8:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	3302      	adds	r3, #2
 8003ee0:	68ba      	ldr	r2, [r7, #8]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	6812      	ldr	r2, [r2, #0]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3724      	adds	r7, #36	; 0x24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b087      	sub	sp, #28
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	617b      	str	r3, [r7, #20]
 8003f0e:	e013      	b.n	8003f38 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	4413      	add	r3, r2
 8003f18:	881b      	ldrh	r3, [r3, #0]
 8003f1a:	041a      	lsls	r2, r3, #16
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	3302      	adds	r3, #2
 8003f22:	68b9      	ldr	r1, [r7, #8]
 8003f24:	440b      	add	r3, r1
 8003f26:	881b      	ldrh	r3, [r3, #0]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	3301      	adds	r3, #1
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	085b      	lsrs	r3, r3, #1
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d3e6      	bcc.n	8003f10 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d009      	beq.n	8003f60 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	4413      	add	r3, r2
 8003f5a:	881a      	ldrh	r2, [r3, #0]
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	371c      	adds	r7, #28
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b087      	sub	sp, #28
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f80:	2300      	movs	r3, #0
 8003f82:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003f84:	231f      	movs	r3, #31
 8003f86:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003f88:	bf00      	nop
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1e5a      	subs	r2, r3, #1
 8003f8e:	613a      	str	r2, [r7, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d009      	beq.n	8003fa8 <HAL_CRCEx_Polynomial_Set+0x34>
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	f003 031f 	and.w	r3, r3, #31
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f0      	beq.n	8003f8a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b18      	cmp	r3, #24
 8003fac:	d846      	bhi.n	800403c <HAL_CRCEx_Polynomial_Set+0xc8>
 8003fae:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <HAL_CRCEx_Polynomial_Set+0x40>)
 8003fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb4:	08004043 	.word	0x08004043
 8003fb8:	0800403d 	.word	0x0800403d
 8003fbc:	0800403d 	.word	0x0800403d
 8003fc0:	0800403d 	.word	0x0800403d
 8003fc4:	0800403d 	.word	0x0800403d
 8003fc8:	0800403d 	.word	0x0800403d
 8003fcc:	0800403d 	.word	0x0800403d
 8003fd0:	0800403d 	.word	0x0800403d
 8003fd4:	08004031 	.word	0x08004031
 8003fd8:	0800403d 	.word	0x0800403d
 8003fdc:	0800403d 	.word	0x0800403d
 8003fe0:	0800403d 	.word	0x0800403d
 8003fe4:	0800403d 	.word	0x0800403d
 8003fe8:	0800403d 	.word	0x0800403d
 8003fec:	0800403d 	.word	0x0800403d
 8003ff0:	0800403d 	.word	0x0800403d
 8003ff4:	08004025 	.word	0x08004025
 8003ff8:	0800403d 	.word	0x0800403d
 8003ffc:	0800403d 	.word	0x0800403d
 8004000:	0800403d 	.word	0x0800403d
 8004004:	0800403d 	.word	0x0800403d
 8004008:	0800403d 	.word	0x0800403d
 800400c:	0800403d 	.word	0x0800403d
 8004010:	0800403d 	.word	0x0800403d
 8004014:	08004019 	.word	0x08004019
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b06      	cmp	r3, #6
 800401c:	d913      	bls.n	8004046 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004022:	e010      	b.n	8004046 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b07      	cmp	r3, #7
 8004028:	d90f      	bls.n	800404a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800402e:	e00c      	b.n	800404a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2b0f      	cmp	r3, #15
 8004034:	d90b      	bls.n	800404e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800403a:	e008      	b.n	800404e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	75fb      	strb	r3, [r7, #23]
      break;
 8004040:	e006      	b.n	8004050 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004042:	bf00      	nop
 8004044:	e004      	b.n	8004050 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004046:	bf00      	nop
 8004048:	e002      	b.n	8004050 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800404a:	bf00      	nop
 800404c:	e000      	b.n	8004050 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800404e:	bf00      	nop
  }
  if (status == HAL_OK)
 8004050:	7dfb      	ldrb	r3, [r7, #23]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10d      	bne.n	8004072 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f023 0118 	bic.w	r1, r3, #24
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004072:	7dfb      	ldrb	r3, [r7, #23]
}
 8004074:	4618      	mov	r0, r3
 8004076:	371c      	adds	r7, #28
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004088:	2300      	movs	r3, #0
 800408a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e037      	b.n	8004106 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80040ac:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80040b0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80040ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f97f 	bl	80043ec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}  
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b086      	sub	sp, #24
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
 800411a:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_DMA_Start_IT+0x20>
 800412a:	2302      	movs	r3, #2
 800412c:	e04a      	b.n	80041c4 <HAL_DMA_Start_IT+0xb6>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800413c:	2b01      	cmp	r3, #1
 800413e:	d13a      	bne.n	80041b6 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2202      	movs	r2, #2
 8004144:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0201 	bic.w	r2, r2, #1
 800415c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	68b9      	ldr	r1, [r7, #8]
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f912 	bl	800438e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d008      	beq.n	8004184 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f042 020e 	orr.w	r2, r2, #14
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	e00f      	b.n	80041a4 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f042 020a 	orr.w	r2, r2, #10
 8004192:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0204 	bic.w	r2, r2, #4
 80041a2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	e005      	b.n	80041c2 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80041be:	2302      	movs	r3, #2
 80041c0:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80041c2:	7dfb      	ldrb	r3, [r7, #23]
} 
 80041c4:	4618      	mov	r0, r3
 80041c6:	3718      	adds	r7, #24
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041d4:	2300      	movs	r3, #0
 80041d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d005      	beq.n	80041ee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2204      	movs	r2, #4
 80041e6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73fb      	strb	r3, [r7, #15]
 80041ec:	e027      	b.n	800423e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 020e 	bic.w	r2, r2, #14
 80041fc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0201 	bic.w	r2, r2, #1
 800420c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004216:	2101      	movs	r1, #1
 8004218:	fa01 f202 	lsl.w	r2, r1, r2
 800421c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
    } 
  }
  return status;
 800423e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	2204      	movs	r2, #4
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d024      	beq.n	80042ba <HAL_DMA_IRQHandler+0x72>
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d01f      	beq.n	80042ba <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d107      	bne.n	8004298 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0204 	bic.w	r2, r2, #4
 8004296:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a0:	2104      	movs	r1, #4
 80042a2:	fa01 f202 	lsl.w	r2, r1, r2
 80042a6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d06a      	beq.n	8004386 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80042b8:	e065      	b.n	8004386 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	2202      	movs	r2, #2
 80042c0:	409a      	lsls	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d02c      	beq.n	8004324 <HAL_DMA_IRQHandler+0xdc>
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d027      	beq.n	8004324 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10b      	bne.n	80042fa <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 020a 	bic.w	r2, r2, #10
 80042f0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004302:	2102      	movs	r1, #2
 8004304:	fa01 f202 	lsl.w	r2, r1, r2
 8004308:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	2b00      	cmp	r3, #0
 8004318:	d035      	beq.n	8004386 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004322:	e030      	b.n	8004386 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004328:	2208      	movs	r2, #8
 800432a:	409a      	lsls	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4013      	ands	r3, r2
 8004330:	2b00      	cmp	r3, #0
 8004332:	d028      	beq.n	8004386 <HAL_DMA_IRQHandler+0x13e>
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f003 0308 	and.w	r3, r3, #8
 800433a:	2b00      	cmp	r3, #0
 800433c:	d023      	beq.n	8004386 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 020e 	bic.w	r2, r2, #14
 800434c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004356:	2101      	movs	r1, #1
 8004358:	fa01 f202 	lsl.w	r2, r1, r2
 800435c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	2b00      	cmp	r3, #0
 800437a:	d004      	beq.n	8004386 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	4798      	blx	r3
    }
  }
}  
 8004384:	e7ff      	b.n	8004386 <HAL_DMA_IRQHandler+0x13e>
 8004386:	bf00      	nop
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800438e:	b480      	push	{r7}
 8004390:	b085      	sub	sp, #20
 8004392:	af00      	add	r7, sp, #0
 8004394:	60f8      	str	r0, [r7, #12]
 8004396:	60b9      	str	r1, [r7, #8]
 8004398:	607a      	str	r2, [r7, #4]
 800439a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a4:	2101      	movs	r1, #1
 80043a6:	fa01 f202 	lsl.w	r2, r1, r2
 80043aa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2b10      	cmp	r3, #16
 80043ba:	d108      	bne.n	80043ce <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043cc:	e007      	b.n	80043de <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	60da      	str	r2, [r3, #12]
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
	...

080043ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	4b14      	ldr	r3, [pc, #80]	; (800444c <DMA_CalcBaseAndBitshift+0x60>)
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d80f      	bhi.n	8004420 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	4b12      	ldr	r3, [pc, #72]	; (8004450 <DMA_CalcBaseAndBitshift+0x64>)
 8004408:	4413      	add	r3, r2
 800440a:	4a12      	ldr	r2, [pc, #72]	; (8004454 <DMA_CalcBaseAndBitshift+0x68>)
 800440c:	fba2 2303 	umull	r2, r3, r2, r3
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	009a      	lsls	r2, r3, #2
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a0f      	ldr	r2, [pc, #60]	; (8004458 <DMA_CalcBaseAndBitshift+0x6c>)
 800441c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800441e:	e00e      	b.n	800443e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	461a      	mov	r2, r3
 8004426:	4b0d      	ldr	r3, [pc, #52]	; (800445c <DMA_CalcBaseAndBitshift+0x70>)
 8004428:	4413      	add	r3, r2
 800442a:	4a0a      	ldr	r2, [pc, #40]	; (8004454 <DMA_CalcBaseAndBitshift+0x68>)
 800442c:	fba2 2303 	umull	r2, r3, r2, r3
 8004430:	091b      	lsrs	r3, r3, #4
 8004432:	009a      	lsls	r2, r3, #2
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a09      	ldr	r2, [pc, #36]	; (8004460 <DMA_CalcBaseAndBitshift+0x74>)
 800443c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	40020407 	.word	0x40020407
 8004450:	bffdfff8 	.word	0xbffdfff8
 8004454:	cccccccd 	.word	0xcccccccd
 8004458:	40020000 	.word	0x40020000
 800445c:	bffdfbf8 	.word	0xbffdfbf8
 8004460:	40020400 	.word	0x40020400

08004464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004464:	b480      	push	{r7}
 8004466:	b087      	sub	sp, #28
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800446e:	2300      	movs	r3, #0
 8004470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004472:	e154      	b.n	800471e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	2101      	movs	r1, #1
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	fa01 f303 	lsl.w	r3, r1, r3
 8004480:	4013      	ands	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 8146 	beq.w	8004718 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d00b      	beq.n	80044ac <HAL_GPIO_Init+0x48>
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	2b02      	cmp	r3, #2
 800449a:	d007      	beq.n	80044ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044a0:	2b11      	cmp	r3, #17
 80044a2:	d003      	beq.n	80044ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2b12      	cmp	r3, #18
 80044aa:	d130      	bne.n	800450e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	2203      	movs	r2, #3
 80044b8:	fa02 f303 	lsl.w	r3, r2, r3
 80044bc:	43db      	mvns	r3, r3
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	4013      	ands	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	68da      	ldr	r2, [r3, #12]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044e2:	2201      	movs	r2, #1
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	43db      	mvns	r3, r3
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4013      	ands	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	091b      	lsrs	r3, r3, #4
 80044f8:	f003 0201 	and.w	r2, r3, #1
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	2203      	movs	r2, #3
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b02      	cmp	r3, #2
 8004544:	d003      	beq.n	800454e <HAL_GPIO_Init+0xea>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	2b12      	cmp	r3, #18
 800454c:	d123      	bne.n	8004596 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	08da      	lsrs	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3208      	adds	r2, #8
 8004556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800455a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	220f      	movs	r2, #15
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4013      	ands	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	691a      	ldr	r2, [r3, #16]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f003 0307 	and.w	r3, r3, #7
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	08da      	lsrs	r2, r3, #3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3208      	adds	r2, #8
 8004590:	6939      	ldr	r1, [r7, #16]
 8004592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	2203      	movs	r2, #3
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	43db      	mvns	r3, r3
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4013      	ands	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0203 	and.w	r2, r3, #3
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 80a0 	beq.w	8004718 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045d8:	4b58      	ldr	r3, [pc, #352]	; (800473c <HAL_GPIO_Init+0x2d8>)
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	4a57      	ldr	r2, [pc, #348]	; (800473c <HAL_GPIO_Init+0x2d8>)
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	6193      	str	r3, [r2, #24]
 80045e4:	4b55      	ldr	r3, [pc, #340]	; (800473c <HAL_GPIO_Init+0x2d8>)
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045f0:	4a53      	ldr	r2, [pc, #332]	; (8004740 <HAL_GPIO_Init+0x2dc>)
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	089b      	lsrs	r3, r3, #2
 80045f6:	3302      	adds	r3, #2
 80045f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 0303 	and.w	r3, r3, #3
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	220f      	movs	r2, #15
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	43db      	mvns	r3, r3
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800461a:	d019      	beq.n	8004650 <HAL_GPIO_Init+0x1ec>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a49      	ldr	r2, [pc, #292]	; (8004744 <HAL_GPIO_Init+0x2e0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d013      	beq.n	800464c <HAL_GPIO_Init+0x1e8>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a48      	ldr	r2, [pc, #288]	; (8004748 <HAL_GPIO_Init+0x2e4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d00d      	beq.n	8004648 <HAL_GPIO_Init+0x1e4>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a47      	ldr	r2, [pc, #284]	; (800474c <HAL_GPIO_Init+0x2e8>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d007      	beq.n	8004644 <HAL_GPIO_Init+0x1e0>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a46      	ldr	r2, [pc, #280]	; (8004750 <HAL_GPIO_Init+0x2ec>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d101      	bne.n	8004640 <HAL_GPIO_Init+0x1dc>
 800463c:	2304      	movs	r3, #4
 800463e:	e008      	b.n	8004652 <HAL_GPIO_Init+0x1ee>
 8004640:	2305      	movs	r3, #5
 8004642:	e006      	b.n	8004652 <HAL_GPIO_Init+0x1ee>
 8004644:	2303      	movs	r3, #3
 8004646:	e004      	b.n	8004652 <HAL_GPIO_Init+0x1ee>
 8004648:	2302      	movs	r3, #2
 800464a:	e002      	b.n	8004652 <HAL_GPIO_Init+0x1ee>
 800464c:	2301      	movs	r3, #1
 800464e:	e000      	b.n	8004652 <HAL_GPIO_Init+0x1ee>
 8004650:	2300      	movs	r3, #0
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	f002 0203 	and.w	r2, r2, #3
 8004658:	0092      	lsls	r2, r2, #2
 800465a:	4093      	lsls	r3, r2
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004662:	4937      	ldr	r1, [pc, #220]	; (8004740 <HAL_GPIO_Init+0x2dc>)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004670:	4b38      	ldr	r3, [pc, #224]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	43db      	mvns	r3, r3
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	4013      	ands	r3, r2
 800467e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	4313      	orrs	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004694:	4a2f      	ldr	r2, [pc, #188]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800469a:	4b2e      	ldr	r3, [pc, #184]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	43db      	mvns	r3, r3
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	4013      	ands	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80046be:	4a25      	ldr	r2, [pc, #148]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046c4:	4b23      	ldr	r3, [pc, #140]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	43db      	mvns	r3, r3
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80046e8:	4a1a      	ldr	r2, [pc, #104]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046ee:	4b19      	ldr	r3, [pc, #100]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	43db      	mvns	r3, r3
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	4013      	ands	r3, r2
 80046fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d003      	beq.n	8004712 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004712:	4a10      	ldr	r2, [pc, #64]	; (8004754 <HAL_GPIO_Init+0x2f0>)
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	3301      	adds	r3, #1
 800471c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	f47f aea3 	bne.w	8004474 <HAL_GPIO_Init+0x10>
  }
}
 800472e:	bf00      	nop
 8004730:	371c      	adds	r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
 8004740:	40010000 	.word	0x40010000
 8004744:	48000400 	.word	0x48000400
 8004748:	48000800 	.word	0x48000800
 800474c:	48000c00 	.word	0x48000c00
 8004750:	48001000 	.word	0x48001000
 8004754:	40010400 	.word	0x40010400

08004758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	807b      	strh	r3, [r7, #2]
 8004764:	4613      	mov	r3, r2
 8004766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004768:	787b      	ldrb	r3, [r7, #1]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004774:	e002      	b.n	800477c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004776:	887a      	ldrh	r2, [r7, #2]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e081      	b.n	800489e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fd ff82 	bl	80026b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2224      	movs	r2, #36	; 0x24
 80047b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685a      	ldr	r2, [r3, #4]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d107      	bne.n	8004802 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047fe:	609a      	str	r2, [r3, #8]
 8004800:	e006      	b.n	8004810 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689a      	ldr	r2, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800480e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b02      	cmp	r3, #2
 8004816:	d104      	bne.n	8004822 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004820:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	6812      	ldr	r2, [r2, #0]
 800482c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004830:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004834:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004844:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	ea42 0103 	orr.w	r1, r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	021a      	lsls	r2, r3, #8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69d9      	ldr	r1, [r3, #28]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a1a      	ldr	r2, [r3, #32]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2220      	movs	r2, #32
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}

080048a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
 80048ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b20      	cmp	r3, #32
 80048ba:	d138      	bne.n	800492e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d101      	bne.n	80048ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048c6:	2302      	movs	r3, #2
 80048c8:	e032      	b.n	8004930 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2224      	movs	r2, #36	; 0x24
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0201 	bic.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6819      	ldr	r1, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0201 	orr.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2220      	movs	r2, #32
 800491e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	e000      	b.n	8004930 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
  }
}
 8004930:	4618      	mov	r0, r3
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b20      	cmp	r3, #32
 8004950:	d139      	bne.n	80049c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004958:	2b01      	cmp	r3, #1
 800495a:	d101      	bne.n	8004960 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800495c:	2302      	movs	r3, #2
 800495e:	e033      	b.n	80049c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2224      	movs	r2, #36	; 0x24
 800496c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0201 	bic.w	r2, r2, #1
 800497e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800498e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	021b      	lsls	r3, r3, #8
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0201 	orr.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	e000      	b.n	80049c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049c6:	2302      	movs	r3, #2
  }
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80049d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049d6:	b08b      	sub	sp, #44	; 0x2c
 80049d8:	af06      	add	r7, sp, #24
 80049da:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e0d0      	b.n	8004b88 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fd ffde 	bl	80029bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2203      	movs	r2, #3
 8004a04:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f003 fbb2 	bl	8008176 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a12:	2300      	movs	r3, #0
 8004a14:	73fb      	strb	r3, [r7, #15]
 8004a16:	e04c      	b.n	8004ab2 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	1c5a      	adds	r2, r3, #1
 8004a1e:	4613      	mov	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	4413      	add	r3, r2
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	440b      	add	r3, r1
 8004a28:	3301      	adds	r3, #1
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a2e:	7bfb      	ldrb	r3, [r7, #15]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	4613      	mov	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	440b      	add	r3, r1
 8004a3e:	7bfa      	ldrb	r2, [r7, #15]
 8004a40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004a42:	7bfa      	ldrb	r2, [r7, #15]
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
 8004a46:	b298      	uxth	r0, r3
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	00db      	lsls	r3, r3, #3
 8004a52:	440b      	add	r3, r1
 8004a54:	3336      	adds	r3, #54	; 0x36
 8004a56:	4602      	mov	r2, r0
 8004a58:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a5a:	7bfb      	ldrb	r3, [r7, #15]
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	1c5a      	adds	r2, r3, #1
 8004a60:	4613      	mov	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	440b      	add	r3, r1
 8004a6a:	3303      	adds	r3, #3
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a70:	7bfa      	ldrb	r2, [r7, #15]
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	440b      	add	r3, r1
 8004a7e:	3338      	adds	r3, #56	; 0x38
 8004a80:	2200      	movs	r2, #0
 8004a82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004a84:	7bfa      	ldrb	r2, [r7, #15]
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	440b      	add	r3, r1
 8004a92:	333c      	adds	r3, #60	; 0x3c
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004a98:	7bfa      	ldrb	r2, [r7, #15]
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	440b      	add	r3, r1
 8004aa6:	3340      	adds	r3, #64	; 0x40
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]
 8004ab2:	7bfa      	ldrb	r2, [r7, #15]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d3ad      	bcc.n	8004a18 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004abc:	2300      	movs	r3, #0
 8004abe:	73fb      	strb	r3, [r7, #15]
 8004ac0:	e044      	b.n	8004b4c <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ac2:	7bfa      	ldrb	r2, [r7, #15]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	440b      	add	r3, r1
 8004ad0:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ad8:	7bfa      	ldrb	r2, [r7, #15]
 8004ada:	6879      	ldr	r1, [r7, #4]
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	440b      	add	r3, r1
 8004ae6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004aea:	7bfa      	ldrb	r2, [r7, #15]
 8004aec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004aee:	7bfa      	ldrb	r2, [r7, #15]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4613      	mov	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4413      	add	r3, r2
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	440b      	add	r3, r1
 8004afc:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004b00:	2200      	movs	r2, #0
 8004b02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b04:	7bfa      	ldrb	r2, [r7, #15]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	4413      	add	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	440b      	add	r3, r1
 8004b12:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004b16:	2200      	movs	r2, #0
 8004b18:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b1a:	7bfa      	ldrb	r2, [r7, #15]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	440b      	add	r3, r1
 8004b28:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b30:	7bfa      	ldrb	r2, [r7, #15]
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	4613      	mov	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	440b      	add	r3, r1
 8004b3e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	73fb      	strb	r3, [r7, #15]
 8004b4c:	7bfa      	ldrb	r2, [r7, #15]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d3b5      	bcc.n	8004ac2 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	687e      	ldr	r6, [r7, #4]
 8004b5e:	466d      	mov	r5, sp
 8004b60:	f106 0410 	add.w	r4, r6, #16
 8004b64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b68:	6823      	ldr	r3, [r4, #0]
 8004b6a:	602b      	str	r3, [r5, #0]
 8004b6c:	1d33      	adds	r3, r6, #4
 8004b6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b70:	6838      	ldr	r0, [r7, #0]
 8004b72:	f003 fb1b 	bl	80081ac <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	1d3b      	adds	r3, r7, #4
 8004b9a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b9c:	1d3b      	adds	r3, r7, #4
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d102      	bne.n	8004baa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	f000 bef4 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004baa:	1d3b      	adds	r3, r7, #4
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 816a 	beq.w	8004e8e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004bba:	4bb3      	ldr	r3, [pc, #716]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f003 030c 	and.w	r3, r3, #12
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d00c      	beq.n	8004be0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bc6:	4bb0      	ldr	r3, [pc, #704]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f003 030c 	and.w	r3, r3, #12
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d159      	bne.n	8004c86 <HAL_RCC_OscConfig+0xf6>
 8004bd2:	4bad      	ldr	r3, [pc, #692]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bde:	d152      	bne.n	8004c86 <HAL_RCC_OscConfig+0xf6>
 8004be0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004be4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004bec:	fa93 f3a3 	rbit	r3, r3
 8004bf0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004bf4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf8:	fab3 f383 	clz	r3, r3
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	f043 0301 	orr.w	r3, r3, #1
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d102      	bne.n	8004c12 <HAL_RCC_OscConfig+0x82>
 8004c0c:	4b9e      	ldr	r3, [pc, #632]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	e015      	b.n	8004c3e <HAL_RCC_OscConfig+0xae>
 8004c12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c16:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004c26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c2a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004c2e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004c32:	fa93 f3a3 	rbit	r3, r3
 8004c36:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004c3a:	4b93      	ldr	r3, [pc, #588]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c42:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004c46:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004c4a:	fa92 f2a2 	rbit	r2, r2
 8004c4e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004c52:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004c56:	fab2 f282 	clz	r2, r2
 8004c5a:	b2d2      	uxtb	r2, r2
 8004c5c:	f042 0220 	orr.w	r2, r2, #32
 8004c60:	b2d2      	uxtb	r2, r2
 8004c62:	f002 021f 	and.w	r2, r2, #31
 8004c66:	2101      	movs	r1, #1
 8004c68:	fa01 f202 	lsl.w	r2, r1, r2
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 810c 	beq.w	8004e8c <HAL_RCC_OscConfig+0x2fc>
 8004c74:	1d3b      	adds	r3, r7, #4
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f040 8106 	bne.w	8004e8c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	f000 be86 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c86:	1d3b      	adds	r3, r7, #4
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c90:	d106      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x110>
 8004c92:	4b7d      	ldr	r3, [pc, #500]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a7c      	ldr	r2, [pc, #496]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9c:	6013      	str	r3, [r2, #0]
 8004c9e:	e030      	b.n	8004d02 <HAL_RCC_OscConfig+0x172>
 8004ca0:	1d3b      	adds	r3, r7, #4
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10c      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x134>
 8004caa:	4b77      	ldr	r3, [pc, #476]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a76      	ldr	r2, [pc, #472]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	4b74      	ldr	r3, [pc, #464]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a73      	ldr	r2, [pc, #460]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cc0:	6013      	str	r3, [r2, #0]
 8004cc2:	e01e      	b.n	8004d02 <HAL_RCC_OscConfig+0x172>
 8004cc4:	1d3b      	adds	r3, r7, #4
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cce:	d10c      	bne.n	8004cea <HAL_RCC_OscConfig+0x15a>
 8004cd0:	4b6d      	ldr	r3, [pc, #436]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a6c      	ldr	r2, [pc, #432]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cda:	6013      	str	r3, [r2, #0]
 8004cdc:	4b6a      	ldr	r3, [pc, #424]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a69      	ldr	r2, [pc, #420]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	e00b      	b.n	8004d02 <HAL_RCC_OscConfig+0x172>
 8004cea:	4b67      	ldr	r3, [pc, #412]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a66      	ldr	r2, [pc, #408]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	4b64      	ldr	r3, [pc, #400]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a63      	ldr	r2, [pc, #396]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004cfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d00:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d02:	4b61      	ldr	r3, [pc, #388]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d06:	f023 020f 	bic.w	r2, r3, #15
 8004d0a:	1d3b      	adds	r3, r7, #4
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	495d      	ldr	r1, [pc, #372]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d16:	1d3b      	adds	r3, r7, #4
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d059      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d20:	f7fe f846 	bl	8002db0 <HAL_GetTick>
 8004d24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d28:	e00a      	b.n	8004d40 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d2a:	f7fe f841 	bl	8002db0 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b64      	cmp	r3, #100	; 0x64
 8004d38:	d902      	bls.n	8004d40 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	f000 be29 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
 8004d40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d44:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d48:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004d4c:	fa93 f3a3 	rbit	r3, r3
 8004d50:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004d54:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d58:	fab3 f383 	clz	r3, r3
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	095b      	lsrs	r3, r3, #5
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	f043 0301 	orr.w	r3, r3, #1
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d102      	bne.n	8004d72 <HAL_RCC_OscConfig+0x1e2>
 8004d6c:	4b46      	ldr	r3, [pc, #280]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	e015      	b.n	8004d9e <HAL_RCC_OscConfig+0x20e>
 8004d72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d76:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004d7e:	fa93 f3a3 	rbit	r3, r3
 8004d82:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004d86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d8a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004d8e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004d92:	fa93 f3a3 	rbit	r3, r3
 8004d96:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004d9a:	4b3b      	ldr	r3, [pc, #236]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004da2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004da6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004daa:	fa92 f2a2 	rbit	r2, r2
 8004dae:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004db2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004db6:	fab2 f282 	clz	r2, r2
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	f042 0220 	orr.w	r2, r2, #32
 8004dc0:	b2d2      	uxtb	r2, r2
 8004dc2:	f002 021f 	and.w	r2, r2, #31
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8004dcc:	4013      	ands	r3, r2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0ab      	beq.n	8004d2a <HAL_RCC_OscConfig+0x19a>
 8004dd2:	e05c      	b.n	8004e8e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fd ffec 	bl	8002db0 <HAL_GetTick>
 8004dd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ddc:	e00a      	b.n	8004df4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dde:	f7fd ffe7 	bl	8002db0 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b64      	cmp	r3, #100	; 0x64
 8004dec:	d902      	bls.n	8004df4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	f000 bdcf 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
 8004df4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004df8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004e00:	fa93 f3a3 	rbit	r3, r3
 8004e04:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004e08:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e0c:	fab3 f383 	clz	r3, r3
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	095b      	lsrs	r3, r3, #5
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	f043 0301 	orr.w	r3, r3, #1
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d102      	bne.n	8004e26 <HAL_RCC_OscConfig+0x296>
 8004e20:	4b19      	ldr	r3, [pc, #100]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	e015      	b.n	8004e52 <HAL_RCC_OscConfig+0x2c2>
 8004e26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e2a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004e32:	fa93 f3a3 	rbit	r3, r3
 8004e36:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004e3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e3e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004e42:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004e46:	fa93 f3a3 	rbit	r3, r3
 8004e4a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004e4e:	4b0e      	ldr	r3, [pc, #56]	; (8004e88 <HAL_RCC_OscConfig+0x2f8>)
 8004e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e56:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004e5a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004e5e:	fa92 f2a2 	rbit	r2, r2
 8004e62:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004e66:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004e6a:	fab2 f282 	clz	r2, r2
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	f042 0220 	orr.w	r2, r2, #32
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	f002 021f 	and.w	r2, r2, #31
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e80:	4013      	ands	r3, r2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1ab      	bne.n	8004dde <HAL_RCC_OscConfig+0x24e>
 8004e86:	e002      	b.n	8004e8e <HAL_RCC_OscConfig+0x2fe>
 8004e88:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8e:	1d3b      	adds	r3, r7, #4
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 816f 	beq.w	800517c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e9e:	4bd0      	ldr	r3, [pc, #832]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f003 030c 	and.w	r3, r3, #12
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00b      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004eaa:	4bcd      	ldr	r3, [pc, #820]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f003 030c 	and.w	r3, r3, #12
 8004eb2:	2b08      	cmp	r3, #8
 8004eb4:	d16c      	bne.n	8004f90 <HAL_RCC_OscConfig+0x400>
 8004eb6:	4bca      	ldr	r3, [pc, #808]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d166      	bne.n	8004f90 <HAL_RCC_OscConfig+0x400>
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004ecc:	fa93 f3a3 	rbit	r3, r3
 8004ed0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004ed4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed8:	fab3 f383 	clz	r3, r3
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x362>
 8004eec:	4bbc      	ldr	r3, [pc, #752]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	e013      	b.n	8004f1a <HAL_RCC_OscConfig+0x38a>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004efc:	fa93 f3a3 	rbit	r3, r3
 8004f00:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f04:	2302      	movs	r3, #2
 8004f06:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004f0a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004f0e:	fa93 f3a3 	rbit	r3, r3
 8004f12:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004f16:	4bb2      	ldr	r3, [pc, #712]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004f20:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004f24:	fa92 f2a2 	rbit	r2, r2
 8004f28:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004f2c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004f30:	fab2 f282 	clz	r2, r2
 8004f34:	b2d2      	uxtb	r2, r2
 8004f36:	f042 0220 	orr.w	r2, r2, #32
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	f002 021f 	and.w	r2, r2, #31
 8004f40:	2101      	movs	r1, #1
 8004f42:	fa01 f202 	lsl.w	r2, r1, r2
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <HAL_RCC_OscConfig+0x3cc>
 8004f4c:	1d3b      	adds	r3, r7, #4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d002      	beq.n	8004f5c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f000 bd1b 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f5c:	4ba0      	ldr	r3, [pc, #640]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f64:	1d3b      	adds	r3, r7, #4
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	21f8      	movs	r1, #248	; 0xf8
 8004f6c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f70:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004f74:	fa91 f1a1 	rbit	r1, r1
 8004f78:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004f7c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004f80:	fab1 f181 	clz	r1, r1
 8004f84:	b2c9      	uxtb	r1, r1
 8004f86:	408b      	lsls	r3, r1
 8004f88:	4995      	ldr	r1, [pc, #596]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8e:	e0f5      	b.n	800517c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f90:	1d3b      	adds	r3, r7, #4
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 8085 	beq.w	80050a6 <HAL_RCC_OscConfig+0x516>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004fa6:	fa93 f3a3 	rbit	r3, r3
 8004faa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004fae:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fb2:	fab3 f383 	clz	r3, r3
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fbc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc8:	f7fd fef2 	bl	8002db0 <HAL_GetTick>
 8004fcc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd0:	e00a      	b.n	8004fe8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fd2:	f7fd feed 	bl	8002db0 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d902      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	f000 bcd5 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fee:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004ff2:	fa93 f3a3 	rbit	r3, r3
 8004ff6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004ffa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ffe:	fab3 f383 	clz	r3, r3
 8005002:	b2db      	uxtb	r3, r3
 8005004:	095b      	lsrs	r3, r3, #5
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d102      	bne.n	8005018 <HAL_RCC_OscConfig+0x488>
 8005012:	4b73      	ldr	r3, [pc, #460]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	e013      	b.n	8005040 <HAL_RCC_OscConfig+0x4b0>
 8005018:	2302      	movs	r3, #2
 800501a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005022:	fa93 f3a3 	rbit	r3, r3
 8005026:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800502a:	2302      	movs	r3, #2
 800502c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005030:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005034:	fa93 f3a3 	rbit	r3, r3
 8005038:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800503c:	4b68      	ldr	r3, [pc, #416]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 800503e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005040:	2202      	movs	r2, #2
 8005042:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005046:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800504a:	fa92 f2a2 	rbit	r2, r2
 800504e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005052:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005056:	fab2 f282 	clz	r2, r2
 800505a:	b2d2      	uxtb	r2, r2
 800505c:	f042 0220 	orr.w	r2, r2, #32
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	f002 021f 	and.w	r2, r2, #31
 8005066:	2101      	movs	r1, #1
 8005068:	fa01 f202 	lsl.w	r2, r1, r2
 800506c:	4013      	ands	r3, r2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0af      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005072:	4b5b      	ldr	r3, [pc, #364]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800507a:	1d3b      	adds	r3, r7, #4
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	21f8      	movs	r1, #248	; 0xf8
 8005082:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005086:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800508a:	fa91 f1a1 	rbit	r1, r1
 800508e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005092:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005096:	fab1 f181 	clz	r1, r1
 800509a:	b2c9      	uxtb	r1, r1
 800509c:	408b      	lsls	r3, r1
 800509e:	4950      	ldr	r1, [pc, #320]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	600b      	str	r3, [r1, #0]
 80050a4:	e06a      	b.n	800517c <HAL_RCC_OscConfig+0x5ec>
 80050a6:	2301      	movs	r3, #1
 80050a8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80050b0:	fa93 f3a3 	rbit	r3, r3
 80050b4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80050b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050bc:	fab3 f383 	clz	r3, r3
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	461a      	mov	r2, r3
 80050ce:	2300      	movs	r3, #0
 80050d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fd fe6d 	bl	8002db0 <HAL_GetTick>
 80050d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050da:	e00a      	b.n	80050f2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050dc:	f7fd fe68 	bl	8002db0 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d902      	bls.n	80050f2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	f000 bc50 	b.w	8005992 <HAL_RCC_OscConfig+0xe02>
 80050f2:	2302      	movs	r3, #2
 80050f4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80050fc:	fa93 f3a3 	rbit	r3, r3
 8005100:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005104:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005108:	fab3 f383 	clz	r3, r3
 800510c:	b2db      	uxtb	r3, r3
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	b2db      	uxtb	r3, r3
 8005112:	f043 0301 	orr.w	r3, r3, #1
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b01      	cmp	r3, #1
 800511a:	d102      	bne.n	8005122 <HAL_RCC_OscConfig+0x592>
 800511c:	4b30      	ldr	r3, [pc, #192]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	e013      	b.n	800514a <HAL_RCC_OscConfig+0x5ba>
 8005122:	2302      	movs	r3, #2
 8005124:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005128:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800512c:	fa93 f3a3 	rbit	r3, r3
 8005130:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005134:	2302      	movs	r3, #2
 8005136:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800513a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800513e:	fa93 f3a3 	rbit	r3, r3
 8005142:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005146:	4b26      	ldr	r3, [pc, #152]	; (80051e0 <HAL_RCC_OscConfig+0x650>)
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	2202      	movs	r2, #2
 800514c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005150:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005154:	fa92 f2a2 	rbit	r2, r2
 8005158:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800515c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005160:	fab2 f282 	clz	r2, r2
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	f042 0220 	orr.w	r2, r2, #32
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	f002 021f 	and.w	r2, r2, #31
 8005170:	2101      	movs	r1, #1
 8005172:	fa01 f202 	lsl.w	r2, r1, r2
 8005176:	4013      	ands	r3, r2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1af      	bne.n	80050dc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800517c:	1d3b      	adds	r3, r7, #4
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 80da 	beq.w	8005340 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800518c:	1d3b      	adds	r3, r7, #4
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d069      	beq.n	800526a <HAL_RCC_OscConfig+0x6da>
 8005196:	2301      	movs	r3, #1
 8005198:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80051a0:	fa93 f3a3 	rbit	r3, r3
 80051a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80051a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ac:	fab3 f383 	clz	r3, r3
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	4b0b      	ldr	r3, [pc, #44]	; (80051e4 <HAL_RCC_OscConfig+0x654>)
 80051b6:	4413      	add	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	461a      	mov	r2, r3
 80051bc:	2301      	movs	r3, #1
 80051be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051c0:	f7fd fdf6 	bl	8002db0 <HAL_GetTick>
 80051c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051c8:	e00e      	b.n	80051e8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ca:	f7fd fdf1 	bl	8002db0 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d906      	bls.n	80051e8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e3d9      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000
 80051e4:	10908120 	.word	0x10908120
 80051e8:	2302      	movs	r3, #2
 80051ea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80051f2:	fa93 f3a3 	rbit	r3, r3
 80051f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80051fa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80051fe:	2202      	movs	r2, #2
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	fa93 f2a3 	rbit	r2, r3
 800520c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005216:	2202      	movs	r2, #2
 8005218:	601a      	str	r2, [r3, #0]
 800521a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	fa93 f2a3 	rbit	r2, r3
 8005224:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005228:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522a:	4ba5      	ldr	r3, [pc, #660]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 800522c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800522e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005232:	2102      	movs	r1, #2
 8005234:	6019      	str	r1, [r3, #0]
 8005236:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	fa93 f1a3 	rbit	r1, r3
 8005240:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005244:	6019      	str	r1, [r3, #0]
  return result;
 8005246:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	fab3 f383 	clz	r3, r3
 8005250:	b2db      	uxtb	r3, r3
 8005252:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005256:	b2db      	uxtb	r3, r3
 8005258:	f003 031f 	and.w	r3, r3, #31
 800525c:	2101      	movs	r1, #1
 800525e:	fa01 f303 	lsl.w	r3, r1, r3
 8005262:	4013      	ands	r3, r2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0b0      	beq.n	80051ca <HAL_RCC_OscConfig+0x63a>
 8005268:	e06a      	b.n	8005340 <HAL_RCC_OscConfig+0x7b0>
 800526a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005272:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	fa93 f2a3 	rbit	r2, r3
 800527c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005280:	601a      	str	r2, [r3, #0]
  return result;
 8005282:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005286:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005288:	fab3 f383 	clz	r3, r3
 800528c:	b2db      	uxtb	r3, r3
 800528e:	461a      	mov	r2, r3
 8005290:	4b8c      	ldr	r3, [pc, #560]	; (80054c4 <HAL_RCC_OscConfig+0x934>)
 8005292:	4413      	add	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	461a      	mov	r2, r3
 8005298:	2300      	movs	r3, #0
 800529a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800529c:	f7fd fd88 	bl	8002db0 <HAL_GetTick>
 80052a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a4:	e009      	b.n	80052ba <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052a6:	f7fd fd83 	bl	8002db0 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e36b      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 80052ba:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80052be:	2202      	movs	r2, #2
 80052c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	fa93 f2a3 	rbit	r2, r3
 80052cc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80052d6:	2202      	movs	r2, #2
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	fa93 f2a3 	rbit	r2, r3
 80052e4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80052ee:	2202      	movs	r2, #2
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	fa93 f2a3 	rbit	r2, r3
 80052fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005300:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005302:	4b6f      	ldr	r3, [pc, #444]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005306:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800530a:	2102      	movs	r1, #2
 800530c:	6019      	str	r1, [r3, #0]
 800530e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	fa93 f1a3 	rbit	r1, r3
 8005318:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800531c:	6019      	str	r1, [r3, #0]
  return result;
 800531e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	fab3 f383 	clz	r3, r3
 8005328:	b2db      	uxtb	r3, r3
 800532a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800532e:	b2db      	uxtb	r3, r3
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2101      	movs	r1, #1
 8005336:	fa01 f303 	lsl.w	r3, r1, r3
 800533a:	4013      	ands	r3, r2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1b2      	bne.n	80052a6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005340:	1d3b      	adds	r3, r7, #4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 8158 	beq.w	8005600 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005350:	2300      	movs	r3, #0
 8005352:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005356:	4b5a      	ldr	r3, [pc, #360]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d112      	bne.n	8005388 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005362:	4b57      	ldr	r3, [pc, #348]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	4a56      	ldr	r2, [pc, #344]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536c:	61d3      	str	r3, [r2, #28]
 800536e:	4b54      	ldr	r3, [pc, #336]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005376:	f107 0308 	add.w	r3, r7, #8
 800537a:	601a      	str	r2, [r3, #0]
 800537c:	f107 0308 	add.w	r3, r7, #8
 8005380:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005382:	2301      	movs	r3, #1
 8005384:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005388:	4b4f      	ldr	r3, [pc, #316]	; (80054c8 <HAL_RCC_OscConfig+0x938>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005390:	2b00      	cmp	r3, #0
 8005392:	d11a      	bne.n	80053ca <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005394:	4b4c      	ldr	r3, [pc, #304]	; (80054c8 <HAL_RCC_OscConfig+0x938>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a4b      	ldr	r2, [pc, #300]	; (80054c8 <HAL_RCC_OscConfig+0x938>)
 800539a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800539e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053a0:	f7fd fd06 	bl	8002db0 <HAL_GetTick>
 80053a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a8:	e009      	b.n	80053be <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053aa:	f7fd fd01 	bl	8002db0 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b64      	cmp	r3, #100	; 0x64
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e2e9      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053be:	4b42      	ldr	r3, [pc, #264]	; (80054c8 <HAL_RCC_OscConfig+0x938>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0ef      	beq.n	80053aa <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053ca:	1d3b      	adds	r3, r7, #4
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d106      	bne.n	80053e2 <HAL_RCC_OscConfig+0x852>
 80053d4:	4b3a      	ldr	r3, [pc, #232]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	4a39      	ldr	r2, [pc, #228]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	6213      	str	r3, [r2, #32]
 80053e0:	e02f      	b.n	8005442 <HAL_RCC_OscConfig+0x8b2>
 80053e2:	1d3b      	adds	r3, r7, #4
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10c      	bne.n	8005406 <HAL_RCC_OscConfig+0x876>
 80053ec:	4b34      	ldr	r3, [pc, #208]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	4a33      	ldr	r2, [pc, #204]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053f2:	f023 0301 	bic.w	r3, r3, #1
 80053f6:	6213      	str	r3, [r2, #32]
 80053f8:	4b31      	ldr	r3, [pc, #196]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	4a30      	ldr	r2, [pc, #192]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80053fe:	f023 0304 	bic.w	r3, r3, #4
 8005402:	6213      	str	r3, [r2, #32]
 8005404:	e01d      	b.n	8005442 <HAL_RCC_OscConfig+0x8b2>
 8005406:	1d3b      	adds	r3, r7, #4
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	2b05      	cmp	r3, #5
 800540e:	d10c      	bne.n	800542a <HAL_RCC_OscConfig+0x89a>
 8005410:	4b2b      	ldr	r3, [pc, #172]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	4a2a      	ldr	r2, [pc, #168]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005416:	f043 0304 	orr.w	r3, r3, #4
 800541a:	6213      	str	r3, [r2, #32]
 800541c:	4b28      	ldr	r3, [pc, #160]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	4a27      	ldr	r2, [pc, #156]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	6213      	str	r3, [r2, #32]
 8005428:	e00b      	b.n	8005442 <HAL_RCC_OscConfig+0x8b2>
 800542a:	4b25      	ldr	r3, [pc, #148]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	4a24      	ldr	r2, [pc, #144]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	6213      	str	r3, [r2, #32]
 8005436:	4b22      	ldr	r3, [pc, #136]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	4a21      	ldr	r2, [pc, #132]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 800543c:	f023 0304 	bic.w	r3, r3, #4
 8005440:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005442:	1d3b      	adds	r3, r7, #4
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d06b      	beq.n	8005524 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800544c:	f7fd fcb0 	bl	8002db0 <HAL_GetTick>
 8005450:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005454:	e00b      	b.n	800546e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005456:	f7fd fcab 	bl	8002db0 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	f241 3288 	movw	r2, #5000	; 0x1388
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e291      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 800546e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005472:	2202      	movs	r2, #2
 8005474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005476:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	fa93 f2a3 	rbit	r2, r3
 8005480:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800548a:	2202      	movs	r2, #2
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	fa93 f2a3 	rbit	r2, r3
 8005498:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800549c:	601a      	str	r2, [r3, #0]
  return result;
 800549e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80054a2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054a4:	fab3 f383 	clz	r3, r3
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	095b      	lsrs	r3, r3, #5
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	f043 0302 	orr.w	r3, r3, #2
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d109      	bne.n	80054cc <HAL_RCC_OscConfig+0x93c>
 80054b8:	4b01      	ldr	r3, [pc, #4]	; (80054c0 <HAL_RCC_OscConfig+0x930>)
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	e014      	b.n	80054e8 <HAL_RCC_OscConfig+0x958>
 80054be:	bf00      	nop
 80054c0:	40021000 	.word	0x40021000
 80054c4:	10908120 	.word	0x10908120
 80054c8:	40007000 	.word	0x40007000
 80054cc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80054d0:	2202      	movs	r2, #2
 80054d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	fa93 f2a3 	rbit	r2, r3
 80054de:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	4bbb      	ldr	r3, [pc, #748]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80054ec:	2102      	movs	r1, #2
 80054ee:	6011      	str	r1, [r2, #0]
 80054f0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80054f4:	6812      	ldr	r2, [r2, #0]
 80054f6:	fa92 f1a2 	rbit	r1, r2
 80054fa:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80054fe:	6011      	str	r1, [r2, #0]
  return result;
 8005500:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005504:	6812      	ldr	r2, [r2, #0]
 8005506:	fab2 f282 	clz	r2, r2
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005510:	b2d2      	uxtb	r2, r2
 8005512:	f002 021f 	and.w	r2, r2, #31
 8005516:	2101      	movs	r1, #1
 8005518:	fa01 f202 	lsl.w	r2, r1, r2
 800551c:	4013      	ands	r3, r2
 800551e:	2b00      	cmp	r3, #0
 8005520:	d099      	beq.n	8005456 <HAL_RCC_OscConfig+0x8c6>
 8005522:	e063      	b.n	80055ec <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005524:	f7fd fc44 	bl	8002db0 <HAL_GetTick>
 8005528:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800552c:	e00b      	b.n	8005546 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800552e:	f7fd fc3f 	bl	8002db0 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	f241 3288 	movw	r2, #5000	; 0x1388
 800553e:	4293      	cmp	r3, r2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e225      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 8005546:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800554a:	2202      	movs	r2, #2
 800554c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	fa93 f2a3 	rbit	r2, r3
 8005558:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005562:	2202      	movs	r2, #2
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	fa93 f2a3 	rbit	r2, r3
 8005570:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005574:	601a      	str	r2, [r3, #0]
  return result;
 8005576:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800557a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800557c:	fab3 f383 	clz	r3, r3
 8005580:	b2db      	uxtb	r3, r3
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	b2db      	uxtb	r3, r3
 8005586:	f043 0302 	orr.w	r3, r3, #2
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d102      	bne.n	8005596 <HAL_RCC_OscConfig+0xa06>
 8005590:	4b90      	ldr	r3, [pc, #576]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	e00d      	b.n	80055b2 <HAL_RCC_OscConfig+0xa22>
 8005596:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800559a:	2202      	movs	r2, #2
 800559c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	fa93 f2a3 	rbit	r2, r3
 80055a8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80055ac:	601a      	str	r2, [r3, #0]
 80055ae:	4b89      	ldr	r3, [pc, #548]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80055b6:	2102      	movs	r1, #2
 80055b8:	6011      	str	r1, [r2, #0]
 80055ba:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	fa92 f1a2 	rbit	r1, r2
 80055c4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80055c8:	6011      	str	r1, [r2, #0]
  return result;
 80055ca:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80055ce:	6812      	ldr	r2, [r2, #0]
 80055d0:	fab2 f282 	clz	r2, r2
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	f002 021f 	and.w	r2, r2, #31
 80055e0:	2101      	movs	r1, #1
 80055e2:	fa01 f202 	lsl.w	r2, r1, r2
 80055e6:	4013      	ands	r3, r2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1a0      	bne.n	800552e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055ec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d105      	bne.n	8005600 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f4:	4b77      	ldr	r3, [pc, #476]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	4a76      	ldr	r2, [pc, #472]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80055fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055fe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005600:	1d3b      	adds	r3, r7, #4
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 81c2 	beq.w	8005990 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800560c:	4b71      	ldr	r3, [pc, #452]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f003 030c 	and.w	r3, r3, #12
 8005614:	2b08      	cmp	r3, #8
 8005616:	f000 819c 	beq.w	8005952 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800561a:	1d3b      	adds	r3, r7, #4
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	2b02      	cmp	r3, #2
 8005622:	f040 8114 	bne.w	800584e <HAL_RCC_OscConfig+0xcbe>
 8005626:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800562a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800562e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005630:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	fa93 f2a3 	rbit	r2, r3
 800563a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800563e:	601a      	str	r2, [r3, #0]
  return result;
 8005640:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005644:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005646:	fab3 f383 	clz	r3, r3
 800564a:	b2db      	uxtb	r3, r3
 800564c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005650:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	461a      	mov	r2, r3
 8005658:	2300      	movs	r3, #0
 800565a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565c:	f7fd fba8 	bl	8002db0 <HAL_GetTick>
 8005660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005664:	e009      	b.n	800567a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005666:	f7fd fba3 	bl	8002db0 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e18b      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 800567a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800567e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005682:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005684:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	fa93 f2a3 	rbit	r2, r3
 800568e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005692:	601a      	str	r2, [r3, #0]
  return result;
 8005694:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005698:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800569a:	fab3 f383 	clz	r3, r3
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	095b      	lsrs	r3, r3, #5
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	f043 0301 	orr.w	r3, r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d102      	bne.n	80056b4 <HAL_RCC_OscConfig+0xb24>
 80056ae:	4b49      	ldr	r3, [pc, #292]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	e01b      	b.n	80056ec <HAL_RCC_OscConfig+0xb5c>
 80056b4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80056b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056be:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	fa93 f2a3 	rbit	r2, r3
 80056c8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80056d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	fa93 f2a3 	rbit	r2, r3
 80056e2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80056e6:	601a      	str	r2, [r3, #0]
 80056e8:	4b3a      	ldr	r3, [pc, #232]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80056f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80056f4:	6011      	str	r1, [r2, #0]
 80056f6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80056fa:	6812      	ldr	r2, [r2, #0]
 80056fc:	fa92 f1a2 	rbit	r1, r2
 8005700:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005704:	6011      	str	r1, [r2, #0]
  return result;
 8005706:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	fab2 f282 	clz	r2, r2
 8005710:	b2d2      	uxtb	r2, r2
 8005712:	f042 0220 	orr.w	r2, r2, #32
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	f002 021f 	and.w	r2, r2, #31
 800571c:	2101      	movs	r1, #1
 800571e:	fa01 f202 	lsl.w	r2, r1, r2
 8005722:	4013      	ands	r3, r2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d19e      	bne.n	8005666 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005728:	4b2a      	ldr	r3, [pc, #168]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005730:	1d3b      	adds	r3, r7, #4
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005736:	1d3b      	adds	r3, r7, #4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	430b      	orrs	r3, r1
 800573e:	4925      	ldr	r1, [pc, #148]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 8005740:	4313      	orrs	r3, r2
 8005742:	604b      	str	r3, [r1, #4]
 8005744:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005748:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800574c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	fa93 f2a3 	rbit	r2, r3
 8005758:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800575c:	601a      	str	r2, [r3, #0]
  return result;
 800575e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005762:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005764:	fab3 f383 	clz	r3, r3
 8005768:	b2db      	uxtb	r3, r3
 800576a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800576e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	461a      	mov	r2, r3
 8005776:	2301      	movs	r3, #1
 8005778:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800577a:	f7fd fb19 	bl	8002db0 <HAL_GetTick>
 800577e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005782:	e009      	b.n	8005798 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005784:	f7fd fb14 	bl	8002db0 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e0fc      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 8005798:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800579c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	fa93 f2a3 	rbit	r2, r3
 80057ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80057b0:	601a      	str	r2, [r3, #0]
  return result;
 80057b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80057b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057b8:	fab3 f383 	clz	r3, r3
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	f043 0301 	orr.w	r3, r3, #1
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d105      	bne.n	80057d8 <HAL_RCC_OscConfig+0xc48>
 80057cc:	4b01      	ldr	r3, [pc, #4]	; (80057d4 <HAL_RCC_OscConfig+0xc44>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	e01e      	b.n	8005810 <HAL_RCC_OscConfig+0xc80>
 80057d2:	bf00      	nop
 80057d4:	40021000 	.word	0x40021000
 80057d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80057dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	fa93 f2a3 	rbit	r2, r3
 80057ec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80057f0:	601a      	str	r2, [r3, #0]
 80057f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80057f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057fa:	601a      	str	r2, [r3, #0]
 80057fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	fa93 f2a3 	rbit	r2, r3
 8005806:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	4b63      	ldr	r3, [pc, #396]	; (800599c <HAL_RCC_OscConfig+0xe0c>)
 800580e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005810:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005814:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005818:	6011      	str	r1, [r2, #0]
 800581a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800581e:	6812      	ldr	r2, [r2, #0]
 8005820:	fa92 f1a2 	rbit	r1, r2
 8005824:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005828:	6011      	str	r1, [r2, #0]
  return result;
 800582a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800582e:	6812      	ldr	r2, [r2, #0]
 8005830:	fab2 f282 	clz	r2, r2
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	f042 0220 	orr.w	r2, r2, #32
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	f002 021f 	and.w	r2, r2, #31
 8005840:	2101      	movs	r1, #1
 8005842:	fa01 f202 	lsl.w	r2, r1, r2
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d09b      	beq.n	8005784 <HAL_RCC_OscConfig+0xbf4>
 800584c:	e0a0      	b.n	8005990 <HAL_RCC_OscConfig+0xe00>
 800584e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005852:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005858:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	fa93 f2a3 	rbit	r2, r3
 8005862:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005866:	601a      	str	r2, [r3, #0]
  return result;
 8005868:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800586c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586e:	fab3 f383 	clz	r3, r3
 8005872:	b2db      	uxtb	r3, r3
 8005874:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005878:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	461a      	mov	r2, r3
 8005880:	2300      	movs	r3, #0
 8005882:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fd fa94 	bl	8002db0 <HAL_GetTick>
 8005888:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800588c:	e009      	b.n	80058a2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800588e:	f7fd fa8f 	bl	8002db0 <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e077      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
 80058a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	fa93 f2a3 	rbit	r2, r3
 80058b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058ba:	601a      	str	r2, [r3, #0]
  return result;
 80058bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f043 0301 	orr.w	r3, r3, #1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d102      	bne.n	80058dc <HAL_RCC_OscConfig+0xd4c>
 80058d6:	4b31      	ldr	r3, [pc, #196]	; (800599c <HAL_RCC_OscConfig+0xe0c>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	e01b      	b.n	8005914 <HAL_RCC_OscConfig+0xd84>
 80058dc:	f107 0320 	add.w	r3, r7, #32
 80058e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e6:	f107 0320 	add.w	r3, r7, #32
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	fa93 f2a3 	rbit	r2, r3
 80058f0:	f107 031c 	add.w	r3, r7, #28
 80058f4:	601a      	str	r2, [r3, #0]
 80058f6:	f107 0318 	add.w	r3, r7, #24
 80058fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	f107 0318 	add.w	r3, r7, #24
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	fa93 f2a3 	rbit	r2, r3
 800590a:	f107 0314 	add.w	r3, r7, #20
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	4b22      	ldr	r3, [pc, #136]	; (800599c <HAL_RCC_OscConfig+0xe0c>)
 8005912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005914:	f107 0210 	add.w	r2, r7, #16
 8005918:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800591c:	6011      	str	r1, [r2, #0]
 800591e:	f107 0210 	add.w	r2, r7, #16
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	fa92 f1a2 	rbit	r1, r2
 8005928:	f107 020c 	add.w	r2, r7, #12
 800592c:	6011      	str	r1, [r2, #0]
  return result;
 800592e:	f107 020c 	add.w	r2, r7, #12
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	fab2 f282 	clz	r2, r2
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	f042 0220 	orr.w	r2, r2, #32
 800593e:	b2d2      	uxtb	r2, r2
 8005940:	f002 021f 	and.w	r2, r2, #31
 8005944:	2101      	movs	r1, #1
 8005946:	fa01 f202 	lsl.w	r2, r1, r2
 800594a:	4013      	ands	r3, r2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d19e      	bne.n	800588e <HAL_RCC_OscConfig+0xcfe>
 8005950:	e01e      	b.n	8005990 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005952:	1d3b      	adds	r3, r7, #4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e018      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005960:	4b0e      	ldr	r3, [pc, #56]	; (800599c <HAL_RCC_OscConfig+0xe0c>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005968:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800596c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005970:	1d3b      	adds	r3, r7, #4
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	429a      	cmp	r2, r3
 8005978:	d108      	bne.n	800598c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800597a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800597e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005982:	1d3b      	adds	r3, r7, #4
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005988:	429a      	cmp	r2, r3
 800598a:	d001      	beq.n	8005990 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e000      	b.n	8005992 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40021000 	.word	0x40021000

080059a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b09e      	sub	sp, #120	; 0x78
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e162      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059b8:	4b90      	ldr	r3, [pc, #576]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0307 	and.w	r3, r3, #7
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d910      	bls.n	80059e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c6:	4b8d      	ldr	r3, [pc, #564]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 0207 	bic.w	r2, r3, #7
 80059ce:	498b      	ldr	r1, [pc, #556]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d6:	4b89      	ldr	r3, [pc, #548]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d001      	beq.n	80059e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e14a      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d008      	beq.n	8005a06 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059f4:	4b82      	ldr	r3, [pc, #520]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	497f      	ldr	r1, [pc, #508]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80dc 	beq.w	8005bcc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d13c      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xf6>
 8005a1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a20:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a24:	fa93 f3a3 	rbit	r3, r3
 8005a28:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a2c:	fab3 f383 	clz	r3, r3
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	f043 0301 	orr.w	r3, r3, #1
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d102      	bne.n	8005a46 <HAL_RCC_ClockConfig+0xa6>
 8005a40:	4b6f      	ldr	r3, [pc, #444]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	e00f      	b.n	8005a66 <HAL_RCC_ClockConfig+0xc6>
 8005a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a4e:	fa93 f3a3 	rbit	r3, r3
 8005a52:	667b      	str	r3, [r7, #100]	; 0x64
 8005a54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a58:	663b      	str	r3, [r7, #96]	; 0x60
 8005a5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a5c:	fa93 f3a3 	rbit	r3, r3
 8005a60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a62:	4b67      	ldr	r3, [pc, #412]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a6a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a6e:	fa92 f2a2 	rbit	r2, r2
 8005a72:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005a74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a76:	fab2 f282 	clz	r2, r2
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	f042 0220 	orr.w	r2, r2, #32
 8005a80:	b2d2      	uxtb	r2, r2
 8005a82:	f002 021f 	and.w	r2, r2, #31
 8005a86:	2101      	movs	r1, #1
 8005a88:	fa01 f202 	lsl.w	r2, r1, r2
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d17b      	bne.n	8005b8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e0f3      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d13c      	bne.n	8005b18 <HAL_RCC_ClockConfig+0x178>
 8005a9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005aa2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aa6:	fa93 f3a3 	rbit	r3, r3
 8005aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aae:	fab3 f383 	clz	r3, r3
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	095b      	lsrs	r3, r3, #5
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	f043 0301 	orr.w	r3, r3, #1
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d102      	bne.n	8005ac8 <HAL_RCC_ClockConfig+0x128>
 8005ac2:	4b4f      	ldr	r3, [pc, #316]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	e00f      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x148>
 8005ac8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005acc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ace:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ad0:	fa93 f3a3 	rbit	r3, r3
 8005ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ad6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ada:	643b      	str	r3, [r7, #64]	; 0x40
 8005adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ade:	fa93 f3a3 	rbit	r3, r3
 8005ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ae4:	4b46      	ldr	r3, [pc, #280]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aec:	63ba      	str	r2, [r7, #56]	; 0x38
 8005aee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005af0:	fa92 f2a2 	rbit	r2, r2
 8005af4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005af8:	fab2 f282 	clz	r2, r2
 8005afc:	b2d2      	uxtb	r2, r2
 8005afe:	f042 0220 	orr.w	r2, r2, #32
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	f002 021f 	and.w	r2, r2, #31
 8005b08:	2101      	movs	r1, #1
 8005b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b0e:	4013      	ands	r3, r2
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d13a      	bne.n	8005b8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e0b2      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1e:	fa93 f3a3 	rbit	r3, r3
 8005b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b26:	fab3 f383 	clz	r3, r3
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	095b      	lsrs	r3, r3, #5
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	f043 0301 	orr.w	r3, r3, #1
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d102      	bne.n	8005b40 <HAL_RCC_ClockConfig+0x1a0>
 8005b3a:	4b31      	ldr	r3, [pc, #196]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	e00d      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1bc>
 8005b40:	2302      	movs	r3, #2
 8005b42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b46:	fa93 f3a3 	rbit	r3, r3
 8005b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	623b      	str	r3, [r7, #32]
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	fa93 f3a3 	rbit	r3, r3
 8005b56:	61fb      	str	r3, [r7, #28]
 8005b58:	4b29      	ldr	r3, [pc, #164]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	61ba      	str	r2, [r7, #24]
 8005b60:	69ba      	ldr	r2, [r7, #24]
 8005b62:	fa92 f2a2 	rbit	r2, r2
 8005b66:	617a      	str	r2, [r7, #20]
  return result;
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	fab2 f282 	clz	r2, r2
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	f042 0220 	orr.w	r2, r2, #32
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	f002 021f 	and.w	r2, r2, #31
 8005b7a:	2101      	movs	r1, #1
 8005b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b80:	4013      	ands	r3, r2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e079      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b8a:	4b1d      	ldr	r3, [pc, #116]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f023 0203 	bic.w	r2, r3, #3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	491a      	ldr	r1, [pc, #104]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b9c:	f7fd f908 	bl	8002db0 <HAL_GetTick>
 8005ba0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ba2:	e00a      	b.n	8005bba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ba4:	f7fd f904 	bl	8002db0 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d901      	bls.n	8005bba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e061      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bba:	4b11      	ldr	r3, [pc, #68]	; (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f003 020c 	and.w	r2, r3, #12
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d1eb      	bne.n	8005ba4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0307 	and.w	r3, r3, #7
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d214      	bcs.n	8005c04 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bda:	4b08      	ldr	r3, [pc, #32]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 0207 	bic.w	r2, r3, #7
 8005be2:	4906      	ldr	r1, [pc, #24]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bea:	4b04      	ldr	r3, [pc, #16]	; (8005bfc <HAL_RCC_ClockConfig+0x25c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e040      	b.n	8005c7e <HAL_RCC_ClockConfig+0x2de>
 8005bfc:	40022000 	.word	0x40022000
 8005c00:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d008      	beq.n	8005c22 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c10:	4b1d      	ldr	r3, [pc, #116]	; (8005c88 <HAL_RCC_ClockConfig+0x2e8>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	491a      	ldr	r1, [pc, #104]	; (8005c88 <HAL_RCC_ClockConfig+0x2e8>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0308 	and.w	r3, r3, #8
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d009      	beq.n	8005c42 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c2e:	4b16      	ldr	r3, [pc, #88]	; (8005c88 <HAL_RCC_ClockConfig+0x2e8>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	4912      	ldr	r1, [pc, #72]	; (8005c88 <HAL_RCC_ClockConfig+0x2e8>)
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c42:	f000 f829 	bl	8005c98 <HAL_RCC_GetSysClockFreq>
 8005c46:	4601      	mov	r1, r0
 8005c48:	4b0f      	ldr	r3, [pc, #60]	; (8005c88 <HAL_RCC_ClockConfig+0x2e8>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c50:	22f0      	movs	r2, #240	; 0xf0
 8005c52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	fa92 f2a2 	rbit	r2, r2
 8005c5a:	60fa      	str	r2, [r7, #12]
  return result;
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	fab2 f282 	clz	r2, r2
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	40d3      	lsrs	r3, r2
 8005c66:	4a09      	ldr	r2, [pc, #36]	; (8005c8c <HAL_RCC_ClockConfig+0x2ec>)
 8005c68:	5cd3      	ldrb	r3, [r2, r3]
 8005c6a:	fa21 f303 	lsr.w	r3, r1, r3
 8005c6e:	4a08      	ldr	r2, [pc, #32]	; (8005c90 <HAL_RCC_ClockConfig+0x2f0>)
 8005c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005c72:	4b08      	ldr	r3, [pc, #32]	; (8005c94 <HAL_RCC_ClockConfig+0x2f4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fd f856 	bl	8002d28 <HAL_InitTick>
  
  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3778      	adds	r7, #120	; 0x78
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	080082e0 	.word	0x080082e0
 8005c90:	20000024 	.word	0x20000024
 8005c94:	20000028 	.word	0x20000028

08005c98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b08b      	sub	sp, #44	; 0x2c
 8005c9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61fb      	str	r3, [r7, #28]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	61bb      	str	r3, [r7, #24]
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8005caa:	2300      	movs	r3, #0
 8005cac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005cb2:	4b29      	ldr	r3, [pc, #164]	; (8005d58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	f003 030c 	and.w	r3, r3, #12
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	d002      	beq.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x30>
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	d003      	beq.n	8005cce <HAL_RCC_GetSysClockFreq+0x36>
 8005cc6:	e03c      	b.n	8005d42 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005cc8:	4b24      	ldr	r3, [pc, #144]	; (8005d5c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005cca:	623b      	str	r3, [r7, #32]
      break;
 8005ccc:	e03c      	b.n	8005d48 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005cd4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005cd8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	fa92 f2a2 	rbit	r2, r2
 8005ce0:	607a      	str	r2, [r7, #4]
  return result;
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	fab2 f282 	clz	r2, r2
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	40d3      	lsrs	r3, r2
 8005cec:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005cee:	5cd3      	ldrb	r3, [r2, r3]
 8005cf0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005cf2:	4b19      	ldr	r3, [pc, #100]	; (8005d58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	220f      	movs	r2, #15
 8005cfc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	fa92 f2a2 	rbit	r2, r2
 8005d04:	60fa      	str	r2, [r7, #12]
  return result;
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	fab2 f282 	clz	r2, r2
 8005d0c:	b2d2      	uxtb	r2, r2
 8005d0e:	40d3      	lsrs	r3, r2
 8005d10:	4a14      	ldr	r2, [pc, #80]	; (8005d64 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d12:	5cd3      	ldrb	r3, [r2, r3]
 8005d14:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d008      	beq.n	8005d32 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d20:	4a0e      	ldr	r2, [pc, #56]	; (8005d5c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d30:	e004      	b.n	8005d3c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	4a0c      	ldr	r2, [pc, #48]	; (8005d68 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d36:	fb02 f303 	mul.w	r3, r2, r3
 8005d3a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3e:	623b      	str	r3, [r7, #32]
      break;
 8005d40:	e002      	b.n	8005d48 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d42:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d44:	623b      	str	r3, [r7, #32]
      break;
 8005d46:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d48:	6a3b      	ldr	r3, [r7, #32]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	372c      	adds	r7, #44	; 0x2c
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	007a1200 	.word	0x007a1200
 8005d60:	080082f8 	.word	0x080082f8
 8005d64:	08008308 	.word	0x08008308
 8005d68:	003d0900 	.word	0x003d0900

08005d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d70:	4b03      	ldr	r3, [pc, #12]	; (8005d80 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d72:	681b      	ldr	r3, [r3, #0]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	20000024 	.word	0x20000024

08005d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005d8a:	f7ff ffef 	bl	8005d6c <HAL_RCC_GetHCLKFreq>
 8005d8e:	4601      	mov	r1, r0
 8005d90:	4b0b      	ldr	r3, [pc, #44]	; (8005dc0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d98:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005d9c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	fa92 f2a2 	rbit	r2, r2
 8005da4:	603a      	str	r2, [r7, #0]
  return result;
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	fab2 f282 	clz	r2, r2
 8005dac:	b2d2      	uxtb	r2, r2
 8005dae:	40d3      	lsrs	r3, r2
 8005db0:	4a04      	ldr	r2, [pc, #16]	; (8005dc4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005db2:	5cd3      	ldrb	r3, [r2, r3]
 8005db4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	080082f0 	.word	0x080082f0

08005dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005dce:	f7ff ffcd 	bl	8005d6c <HAL_RCC_GetHCLKFreq>
 8005dd2:	4601      	mov	r1, r0
 8005dd4:	4b0b      	ldr	r3, [pc, #44]	; (8005e04 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005ddc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005de0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	fa92 f2a2 	rbit	r2, r2
 8005de8:	603a      	str	r2, [r7, #0]
  return result;
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	fab2 f282 	clz	r2, r2
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	40d3      	lsrs	r3, r2
 8005df4:	4a04      	ldr	r2, [pc, #16]	; (8005e08 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005df6:	5cd3      	ldrb	r3, [r2, r3]
 8005df8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3708      	adds	r7, #8
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40021000 	.word	0x40021000
 8005e08:	080082f0 	.word	0x080082f0

08005e0c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b092      	sub	sp, #72	; 0x48
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 80d7 	beq.w	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e30:	4b4e      	ldr	r3, [pc, #312]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10e      	bne.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e3c:	4b4b      	ldr	r3, [pc, #300]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e3e:	69db      	ldr	r3, [r3, #28]
 8005e40:	4a4a      	ldr	r2, [pc, #296]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e46:	61d3      	str	r3, [r2, #28]
 8005e48:	4b48      	ldr	r3, [pc, #288]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e50:	60bb      	str	r3, [r7, #8]
 8005e52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e5a:	4b45      	ldr	r3, [pc, #276]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d118      	bne.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e66:	4b42      	ldr	r3, [pc, #264]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a41      	ldr	r2, [pc, #260]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e70:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e72:	f7fc ff9d 	bl	8002db0 <HAL_GetTick>
 8005e76:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e78:	e008      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e7a:	f7fc ff99 	bl	8002db0 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b64      	cmp	r3, #100	; 0x64
 8005e86:	d901      	bls.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e169      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e8c:	4b38      	ldr	r3, [pc, #224]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0f0      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e98:	4b34      	ldr	r3, [pc, #208]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8084 	beq.w	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d07c      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005eb8:	4b2c      	ldr	r3, [pc, #176]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eba:	6a1b      	ldr	r3, [r3, #32]
 8005ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ec2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ec6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eca:	fa93 f3a3 	rbit	r3, r3
 8005ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ed2:	fab3 f383 	clz	r3, r3
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	461a      	mov	r2, r3
 8005eda:	4b26      	ldr	r3, [pc, #152]	; (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005edc:	4413      	add	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005eea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eee:	fa93 f3a3 	rbit	r3, r3
 8005ef2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ef6:	fab3 f383 	clz	r3, r3
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	461a      	mov	r2, r3
 8005efe:	4b1d      	ldr	r3, [pc, #116]	; (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f00:	4413      	add	r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	461a      	mov	r2, r3
 8005f06:	2300      	movs	r3, #0
 8005f08:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f0a:	4a18      	ldr	r2, [pc, #96]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f0e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d04b      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f1a:	f7fc ff49 	bl	8002db0 <HAL_GetTick>
 8005f1e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f20:	e00a      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f22:	f7fc ff45 	bl	8002db0 <HAL_GetTick>
 8005f26:	4602      	mov	r2, r0
 8005f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d901      	bls.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e113      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005f38:	2302      	movs	r3, #2
 8005f3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3e:	fa93 f3a3 	rbit	r3, r3
 8005f42:	627b      	str	r3, [r7, #36]	; 0x24
 8005f44:	2302      	movs	r3, #2
 8005f46:	623b      	str	r3, [r7, #32]
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	fa93 f3a3 	rbit	r3, r3
 8005f4e:	61fb      	str	r3, [r7, #28]
  return result;
 8005f50:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f52:	fab3 f383 	clz	r3, r3
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	f043 0302 	orr.w	r3, r3, #2
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d108      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005f66:	4b01      	ldr	r3, [pc, #4]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	e00d      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005f6c:	40021000 	.word	0x40021000
 8005f70:	40007000 	.word	0x40007000
 8005f74:	10908100 	.word	0x10908100
 8005f78:	2302      	movs	r3, #2
 8005f7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	fa93 f3a3 	rbit	r3, r3
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	4b78      	ldr	r3, [pc, #480]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f88:	2202      	movs	r2, #2
 8005f8a:	613a      	str	r2, [r7, #16]
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	fa92 f2a2 	rbit	r2, r2
 8005f92:	60fa      	str	r2, [r7, #12]
  return result;
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	fab2 f282 	clz	r2, r2
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fa0:	b2d2      	uxtb	r2, r2
 8005fa2:	f002 021f 	and.w	r2, r2, #31
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8005fac:	4013      	ands	r3, r2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d0b7      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005fb2:	4b6d      	ldr	r3, [pc, #436]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	496a      	ldr	r1, [pc, #424]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005fc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d105      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fcc:	4b66      	ldr	r3, [pc, #408]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	4a65      	ldr	r2, [pc, #404]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d008      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005fe4:	4b60      	ldr	r3, [pc, #384]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe8:	f023 0203 	bic.w	r2, r3, #3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	495d      	ldr	r1, [pc, #372]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d008      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006002:	4b59      	ldr	r3, [pc, #356]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006006:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	4956      	ldr	r1, [pc, #344]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006010:	4313      	orrs	r3, r2
 8006012:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006020:	4b51      	ldr	r3, [pc, #324]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	494e      	ldr	r1, [pc, #312]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800602e:	4313      	orrs	r3, r2
 8006030:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0320 	and.w	r3, r3, #32
 800603a:	2b00      	cmp	r3, #0
 800603c:	d008      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800603e:	4b4a      	ldr	r3, [pc, #296]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006042:	f023 0210 	bic.w	r2, r3, #16
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	4947      	ldr	r1, [pc, #284]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800604c:	4313      	orrs	r3, r2
 800604e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d008      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800605c:	4b42      	ldr	r3, [pc, #264]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006068:	493f      	ldr	r1, [pc, #252]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800606a:	4313      	orrs	r3, r2
 800606c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006076:	2b00      	cmp	r3, #0
 8006078:	d008      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800607a:	4b3b      	ldr	r3, [pc, #236]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800607c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607e:	f023 0220 	bic.w	r2, r3, #32
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	4938      	ldr	r1, [pc, #224]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006088:	4313      	orrs	r3, r2
 800608a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b00      	cmp	r3, #0
 8006096:	d008      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006098:	4b33      	ldr	r3, [pc, #204]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800609a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	4930      	ldr	r1, [pc, #192]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0310 	and.w	r3, r3, #16
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d008      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060b6:	4b2c      	ldr	r3, [pc, #176]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	4929      	ldr	r1, [pc, #164]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060c4:	4313      	orrs	r3, r2
 80060c6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80060d4:	4b24      	ldr	r3, [pc, #144]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e0:	4921      	ldr	r1, [pc, #132]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d008      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80060f2:	4b1d      	ldr	r3, [pc, #116]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fe:	491a      	ldr	r1, [pc, #104]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006100:	4313      	orrs	r3, r2
 8006102:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800610c:	2b00      	cmp	r3, #0
 800610e:	d008      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006110:	4b15      	ldr	r3, [pc, #84]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611c:	4912      	ldr	r1, [pc, #72]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800611e:	4313      	orrs	r3, r2
 8006120:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800612e:	4b0e      	ldr	r3, [pc, #56]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006132:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800613a:	490b      	ldr	r1, [pc, #44]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800613c:	4313      	orrs	r3, r2
 800613e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006148:	2b00      	cmp	r3, #0
 800614a:	d008      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800614c:	4b06      	ldr	r3, [pc, #24]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800614e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006150:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006158:	4903      	ldr	r1, [pc, #12]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800615a:	4313      	orrs	r3, r2
 800615c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3748      	adds	r7, #72	; 0x48
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40021000 	.word	0x40021000

0800616c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e084      	b.n	8006288 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d106      	bne.n	800619e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7fc fad1 	bl	8002740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2202      	movs	r2, #2
 80061a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061b4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061be:	d902      	bls.n	80061c6 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061c0:	2300      	movs	r3, #0
 80061c2:	60fb      	str	r3, [r7, #12]
 80061c4:	e002      	b.n	80061cc <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061ca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80061d4:	d007      	beq.n	80061e6 <HAL_SPI_Init+0x7a>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061de:	d002      	beq.n	80061e6 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10b      	bne.n	8006206 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061f6:	d903      	bls.n	8006200 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	631a      	str	r2, [r3, #48]	; 0x30
 80061fe:	e002      	b.n	8006206 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	431a      	orrs	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	695b      	ldr	r3, [r3, #20]
 800621a:	431a      	orrs	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	ea42 0103 	orr.w	r1, r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	0c1b      	lsrs	r3, r3, #16
 8006246:	f003 0204 	and.w	r2, r3, #4
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624e:	431a      	orrs	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006254:	431a      	orrs	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	ea42 0103 	orr.w	r1, r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	430a      	orrs	r2, r1
 8006266:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69da      	ldr	r2, [r3, #28]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006276:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3710      	adds	r7, #16
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800629e:	2300      	movs	r3, #0
 80062a0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d101      	bne.n	80062b0 <HAL_SPI_Transmit_IT+0x20>
 80062ac:	2302      	movs	r3, #2
 80062ae:	e06a      	b.n	8006386 <HAL_SPI_Transmit_IT+0xf6>
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <HAL_SPI_Transmit_IT+0x34>
 80062be:	88fb      	ldrh	r3, [r7, #6]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d102      	bne.n	80062ca <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062c8:	e058      	b.n	800637c <HAL_SPI_Transmit_IT+0xec>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d002      	beq.n	80062dc <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80062d6:	2302      	movs	r3, #2
 80062d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062da:	e04f      	b.n	800637c <HAL_SPI_Transmit_IT+0xec>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2203      	movs	r2, #3
 80062e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	88fa      	ldrh	r2, [r7, #6]
 80062f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	88fa      	ldrh	r2, [r7, #6]
 80062fa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006320:	d903      	bls.n	800632a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4a1b      	ldr	r2, [pc, #108]	; (8006394 <HAL_SPI_Transmit_IT+0x104>)
 8006326:	651a      	str	r2, [r3, #80]	; 0x50
 8006328:	e002      	b.n	8006330 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	4a1a      	ldr	r2, [pc, #104]	; (8006398 <HAL_SPI_Transmit_IT+0x108>)
 800632e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006338:	d107      	bne.n	800634a <HAL_SPI_Transmit_IT+0xba>
  {
    SPI_1LINE_TX(hspi);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006348:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685a      	ldr	r2, [r3, #4]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8006358:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006364:	2b40      	cmp	r3, #64	; 0x40
 8006366:	d008      	beq.n	800637a <HAL_SPI_Transmit_IT+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006376:	601a      	str	r2, [r3, #0]
 8006378:	e000      	b.n	800637c <HAL_SPI_Transmit_IT+0xec>
  }

error :
 800637a:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006384:	7dfb      	ldrb	r3, [r7, #23]
}
 8006386:	4618      	mov	r0, r3
 8006388:	371c      	adds	r7, #28
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	08006621 	.word	0x08006621
 8006398:	080065db 	.word	0x080065db

0800639c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b088      	sub	sp, #32
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	099b      	lsrs	r3, r3, #6
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10f      	bne.n	80063e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	099b      	lsrs	r3, r3, #6
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d004      	beq.n	80063e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	4798      	blx	r3
    return;
 80063de:	e0d8      	b.n	8006592 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	085b      	lsrs	r3, r3, #1
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00a      	beq.n	8006402 <HAL_SPI_IRQHandler+0x66>
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	09db      	lsrs	r3, r3, #7
 80063f0:	f003 0301 	and.w	r3, r3, #1
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	4798      	blx	r3
    return;
 8006400:	e0c7      	b.n	8006592 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	095b      	lsrs	r3, r3, #5
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d10c      	bne.n	8006428 <HAL_SPI_IRQHandler+0x8c>
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	099b      	lsrs	r3, r3, #6
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d106      	bne.n	8006428 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	0a1b      	lsrs	r3, r3, #8
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 80b5 	beq.w	8006592 <HAL_SPI_IRQHandler+0x1f6>
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	f000 80ae 	beq.w	8006592 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	099b      	lsrs	r3, r3, #6
 800643a:	f003 0301 	and.w	r3, r3, #1
 800643e:	2b00      	cmp	r3, #0
 8006440:	d023      	beq.n	800648a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b03      	cmp	r3, #3
 800644c:	d011      	beq.n	8006472 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006452:	f043 0204 	orr.w	r2, r3, #4
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	e00b      	b.n	800648a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006472:	2300      	movs	r3, #0
 8006474:	613b      	str	r3, [r7, #16]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	693b      	ldr	r3, [r7, #16]
        return;
 8006488:	e083      	b.n	8006592 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	2b00      	cmp	r3, #0
 8006494:	d014      	beq.n	80064c0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800649a:	f043 0201 	orr.w	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80064a2:	2300      	movs	r3, #0
 80064a4:	60fb      	str	r3, [r7, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	0a1b      	lsrs	r3, r3, #8
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00c      	beq.n	80064e6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d0:	f043 0208 	orr.w	r2, r3, #8
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80064d8:	2300      	movs	r3, #0
 80064da:	60bb      	str	r3, [r7, #8]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	60bb      	str	r3, [r7, #8]
 80064e4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d050      	beq.n	8006590 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064fc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d104      	bne.n	800651a <HAL_SPI_IRQHandler+0x17e>
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	d034      	beq.n	8006584 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0203 	bic.w	r2, r2, #3
 8006528:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800652e:	2b00      	cmp	r3, #0
 8006530:	d011      	beq.n	8006556 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006536:	4a18      	ldr	r2, [pc, #96]	; (8006598 <HAL_SPI_IRQHandler+0x1fc>)
 8006538:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800653e:	4618      	mov	r0, r3
 8006540:	f7fd fe44 	bl	80041cc <HAL_DMA_Abort_IT>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800654e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800655a:	2b00      	cmp	r3, #0
 800655c:	d016      	beq.n	800658c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006562:	4a0d      	ldr	r2, [pc, #52]	; (8006598 <HAL_SPI_IRQHandler+0x1fc>)
 8006564:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800656a:	4618      	mov	r0, r3
 800656c:	f7fd fe2e 	bl	80041cc <HAL_DMA_Abort_IT>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800657a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006582:	e003      	b.n	800658c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f809 	bl	800659c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800658a:	e000      	b.n	800658e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800658c:	bf00      	nop
    return;
 800658e:	bf00      	nop
 8006590:	bf00      	nop
  }
}
 8006592:	3720      	adds	r7, #32
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	080065b1 	.word	0x080065b1

0800659c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f7ff ffe5 	bl	800659c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80065d2:	bf00      	nop
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b082      	sub	sp, #8
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	330c      	adds	r3, #12
 80065ec:	7812      	ldrb	r2, [r2, #0]
 80065ee:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065fe:	b29b      	uxth	r3, r3
 8006600:	3b01      	subs	r3, #1
 8006602:	b29a      	uxth	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800660c:	b29b      	uxth	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d102      	bne.n	8006618 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f943 	bl	800689e <SPI_CloseTx_ISR>
  }
}
 8006618:	bf00      	nop
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662c:	881a      	ldrh	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006638:	1c9a      	adds	r2, r3, #2
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b01      	subs	r3, #1
 8006646:	b29a      	uxth	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006650:	b29b      	uxth	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 f921 	bl	800689e <SPI_CloseTx_ISR>
  }
}
 800665c:	bf00      	nop
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	603b      	str	r3, [r7, #0]
 8006670:	4613      	mov	r3, r2
 8006672:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006674:	e04c      	b.n	8006710 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667c:	d048      	beq.n	8006710 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800667e:	f7fc fb97 	bl	8002db0 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	683a      	ldr	r2, [r7, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d902      	bls.n	8006694 <SPI_WaitFlagStateUntilTimeout+0x30>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d13d      	bne.n	8006710 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685a      	ldr	r2, [r3, #4]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066ac:	d111      	bne.n	80066d2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066b6:	d004      	beq.n	80066c2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c0:	d107      	bne.n	80066d2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066da:	d10f      	bne.n	80066fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e00f      	b.n	8006730 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	689a      	ldr	r2, [r3, #8]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	4013      	ands	r3, r2
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	429a      	cmp	r2, r3
 800671e:	bf0c      	ite	eq
 8006720:	2301      	moveq	r3, #1
 8006722:	2300      	movne	r3, #0
 8006724:	b2db      	uxtb	r3, r3
 8006726:	461a      	mov	r2, r3
 8006728:	79fb      	ldrb	r3, [r7, #7]
 800672a:	429a      	cmp	r2, r3
 800672c:	d1a3      	bne.n	8006676 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
 8006744:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006746:	e057      	b.n	80067f8 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800674e:	d106      	bne.n	800675e <SPI_WaitFifoStateUntilTimeout+0x26>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d103      	bne.n	800675e <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	330c      	adds	r3, #12
 800675c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006764:	d048      	beq.n	80067f8 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006766:	f7fc fb23 	bl	8002db0 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	429a      	cmp	r2, r3
 8006774:	d902      	bls.n	800677c <SPI_WaitFifoStateUntilTimeout+0x44>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d13d      	bne.n	80067f8 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800678a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006794:	d111      	bne.n	80067ba <SPI_WaitFifoStateUntilTimeout+0x82>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800679e:	d004      	beq.n	80067aa <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067a8:	d107      	bne.n	80067ba <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067c2:	d10f      	bne.n	80067e4 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e008      	b.n	800680a <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689a      	ldr	r2, [r3, #8]
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	4013      	ands	r3, r2
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	429a      	cmp	r2, r3
 8006806:	d19f      	bne.n	8006748 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b086      	sub	sp, #24
 8006816:	af02      	add	r7, sp, #8
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	2200      	movs	r2, #0
 8006826:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f7ff ff84 	bl	8006738 <SPI_WaitFifoStateUntilTimeout>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d007      	beq.n	8006846 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800683a:	f043 0220 	orr.w	r2, r3, #32
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e027      	b.n	8006896 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	2200      	movs	r2, #0
 800684e:	2180      	movs	r1, #128	; 0x80
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f7ff ff07 	bl	8006664 <SPI_WaitFlagStateUntilTimeout>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d007      	beq.n	800686c <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006860:	f043 0220 	orr.w	r2, r3, #32
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e014      	b.n	8006896 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2200      	movs	r2, #0
 8006874:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f7ff ff5d 	bl	8006738 <SPI_WaitFifoStateUntilTimeout>
 800687e:	4603      	mov	r3, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d007      	beq.n	8006894 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006888:	f043 0220 	orr.w	r2, r3, #32
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e000      	b.n	8006896 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}

0800689e <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800689e:	b580      	push	{r7, lr}
 80068a0:	b084      	sub	sp, #16
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068a6:	f7fc fa83 	bl	8002db0 <HAL_GetTick>
 80068aa:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80068ba:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	2164      	movs	r1, #100	; 0x64
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7ff ffa6 	bl	8006812 <SPI_EndRxTxTransaction>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d005      	beq.n	80068d8 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068d0:	f043 0220 	orr.w	r2, r3, #32
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10a      	bne.n	80068f6 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068e0:	2300      	movs	r3, #0
 80068e2:	60bb      	str	r3, [r7, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	60bb      	str	r3, [r7, #8]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	60bb      	str	r3, [r7, #8]
 80068f4:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7ff fe48 	bl	800659c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800690c:	e002      	b.n	8006914 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7fc f90e 	bl	8002b30 <HAL_SPI_TxCpltCallback>
}
 8006914:	bf00      	nop
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d101      	bne.n	800692e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e01d      	b.n	800696a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d106      	bne.n	8006948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fb ff46 	bl	80027d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	3304      	adds	r3, #4
 8006958:	4619      	mov	r1, r3
 800695a:	4610      	mov	r0, r2
 800695c:	f000 f9a6 	bl	8006cac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3708      	adds	r7, #8
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
	...

08006974 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68da      	ldr	r2, [r3, #12]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f042 0201 	orr.w	r2, r2, #1
 800698a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	4b0c      	ldr	r3, [pc, #48]	; (80069c4 <HAL_TIM_Base_Start_IT+0x50>)
 8006994:	4013      	ands	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2b06      	cmp	r3, #6
 800699c:	d00b      	beq.n	80069b6 <HAL_TIM_Base_Start_IT+0x42>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069a4:	d007      	beq.n	80069b6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	00010007 	.word	0x00010007

080069c8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f022 0201 	bic.w	r2, r2, #1
 80069de:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6a1a      	ldr	r2, [r3, #32]
 80069e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80069ea:	4013      	ands	r3, r2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10f      	bne.n	8006a10 <HAL_TIM_Base_Stop_IT+0x48>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	6a1a      	ldr	r2, [r3, #32]
 80069f6:	f240 4344 	movw	r3, #1092	; 0x444
 80069fa:	4013      	ands	r3, r2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d107      	bne.n	8006a10 <HAL_TIM_Base_Stop_IT+0x48>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0201 	bic.w	r2, r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b082      	sub	sp, #8
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d122      	bne.n	8006a7a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	f003 0302 	and.w	r3, r3, #2
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d11b      	bne.n	8006a7a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f06f 0202 	mvn.w	r2, #2
 8006a4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	f003 0303 	and.w	r3, r3, #3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f905 	bl	8006c70 <HAL_TIM_IC_CaptureCallback>
 8006a66:	e005      	b.n	8006a74 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f8f7 	bl	8006c5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 f908 	bl	8006c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b04      	cmp	r3, #4
 8006a86:	d122      	bne.n	8006ace <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d11b      	bne.n	8006ace <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f06f 0204 	mvn.w	r2, #4
 8006a9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	699b      	ldr	r3, [r3, #24]
 8006aac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d003      	beq.n	8006abc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f8db 	bl	8006c70 <HAL_TIM_IC_CaptureCallback>
 8006aba:	e005      	b.n	8006ac8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 f8cd 	bl	8006c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f8de 	bl	8006c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	f003 0308 	and.w	r3, r3, #8
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d122      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f003 0308 	and.w	r3, r3, #8
 8006ae6:	2b08      	cmp	r3, #8
 8006ae8:	d11b      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f06f 0208 	mvn.w	r2, #8
 8006af2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2204      	movs	r2, #4
 8006af8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	f003 0303 	and.w	r3, r3, #3
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d003      	beq.n	8006b10 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f8b1 	bl	8006c70 <HAL_TIM_IC_CaptureCallback>
 8006b0e:	e005      	b.n	8006b1c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f8a3 	bl	8006c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f8b4 	bl	8006c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	f003 0310 	and.w	r3, r3, #16
 8006b2c:	2b10      	cmp	r3, #16
 8006b2e:	d122      	bne.n	8006b76 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f003 0310 	and.w	r3, r3, #16
 8006b3a:	2b10      	cmp	r3, #16
 8006b3c:	d11b      	bne.n	8006b76 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f06f 0210 	mvn.w	r2, #16
 8006b46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2208      	movs	r2, #8
 8006b4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f887 	bl	8006c70 <HAL_TIM_IC_CaptureCallback>
 8006b62:	e005      	b.n	8006b70 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 f879 	bl	8006c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f88a 	bl	8006c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d10e      	bne.n	8006ba2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d107      	bne.n	8006ba2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f06f 0201 	mvn.w	r2, #1
 8006b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7fb f915 	bl	8001dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bac:	2b80      	cmp	r3, #128	; 0x80
 8006bae:	d10e      	bne.n	8006bce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bba:	2b80      	cmp	r3, #128	; 0x80
 8006bbc:	d107      	bne.n	8006bce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f989 	bl	8006ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bdc:	d10e      	bne.n	8006bfc <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be8:	2b80      	cmp	r3, #128	; 0x80
 8006bea:	d107      	bne.n	8006bfc <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f97c 	bl	8006ef4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c06:	2b40      	cmp	r3, #64	; 0x40
 8006c08:	d10e      	bne.n	8006c28 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c14:	2b40      	cmp	r3, #64	; 0x40
 8006c16:	d107      	bne.n	8006c28 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 f838 	bl	8006c98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	f003 0320 	and.w	r3, r3, #32
 8006c32:	2b20      	cmp	r3, #32
 8006c34:	d10e      	bne.n	8006c54 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	f003 0320 	and.w	r3, r3, #32
 8006c40:	2b20      	cmp	r3, #32
 8006c42:	d107      	bne.n	8006c54 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f06f 0220 	mvn.w	r2, #32
 8006c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f93c 	bl	8006ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c54:	bf00      	nop
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a3c      	ldr	r2, [pc, #240]	; (8006db0 <TIM_Base_SetConfig+0x104>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d00f      	beq.n	8006ce4 <TIM_Base_SetConfig+0x38>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cca:	d00b      	beq.n	8006ce4 <TIM_Base_SetConfig+0x38>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a39      	ldr	r2, [pc, #228]	; (8006db4 <TIM_Base_SetConfig+0x108>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d007      	beq.n	8006ce4 <TIM_Base_SetConfig+0x38>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a38      	ldr	r2, [pc, #224]	; (8006db8 <TIM_Base_SetConfig+0x10c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d003      	beq.n	8006ce4 <TIM_Base_SetConfig+0x38>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a37      	ldr	r2, [pc, #220]	; (8006dbc <TIM_Base_SetConfig+0x110>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d108      	bne.n	8006cf6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a2d      	ldr	r2, [pc, #180]	; (8006db0 <TIM_Base_SetConfig+0x104>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d01b      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d04:	d017      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a2a      	ldr	r2, [pc, #168]	; (8006db4 <TIM_Base_SetConfig+0x108>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d013      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a29      	ldr	r2, [pc, #164]	; (8006db8 <TIM_Base_SetConfig+0x10c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d00f      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a28      	ldr	r2, [pc, #160]	; (8006dbc <TIM_Base_SetConfig+0x110>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d00b      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a27      	ldr	r2, [pc, #156]	; (8006dc0 <TIM_Base_SetConfig+0x114>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d007      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a26      	ldr	r2, [pc, #152]	; (8006dc4 <TIM_Base_SetConfig+0x118>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d003      	beq.n	8006d36 <TIM_Base_SetConfig+0x8a>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a25      	ldr	r2, [pc, #148]	; (8006dc8 <TIM_Base_SetConfig+0x11c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d108      	bne.n	8006d48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a10      	ldr	r2, [pc, #64]	; (8006db0 <TIM_Base_SetConfig+0x104>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d00f      	beq.n	8006d94 <TIM_Base_SetConfig+0xe8>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a11      	ldr	r2, [pc, #68]	; (8006dbc <TIM_Base_SetConfig+0x110>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d00b      	beq.n	8006d94 <TIM_Base_SetConfig+0xe8>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a10      	ldr	r2, [pc, #64]	; (8006dc0 <TIM_Base_SetConfig+0x114>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d007      	beq.n	8006d94 <TIM_Base_SetConfig+0xe8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a0f      	ldr	r2, [pc, #60]	; (8006dc4 <TIM_Base_SetConfig+0x118>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d003      	beq.n	8006d94 <TIM_Base_SetConfig+0xe8>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a0e      	ldr	r2, [pc, #56]	; (8006dc8 <TIM_Base_SetConfig+0x11c>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d103      	bne.n	8006d9c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	615a      	str	r2, [r3, #20]
}
 8006da2:	bf00      	nop
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	40012c00 	.word	0x40012c00
 8006db4:	40000400 	.word	0x40000400
 8006db8:	40000800 	.word	0x40000800
 8006dbc:	40013400 	.word	0x40013400
 8006dc0:	40014000 	.word	0x40014000
 8006dc4:	40014400 	.word	0x40014400
 8006dc8:	40014800 	.word	0x40014800

08006dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e063      	b.n	8006eac <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a2b      	ldr	r2, [pc, #172]	; (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d004      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a2a      	ldr	r2, [pc, #168]	; (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d108      	bne.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	68fa      	ldr	r2, [r7, #12]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a1b      	ldr	r2, [pc, #108]	; (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d018      	beq.n	8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e56:	d013      	beq.n	8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d00e      	beq.n	8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a17      	ldr	r2, [pc, #92]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d009      	beq.n	8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a12      	ldr	r2, [pc, #72]	; (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d004      	beq.n	8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a13      	ldr	r2, [pc, #76]	; (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d10c      	bne.n	8006e9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3714      	adds	r7, #20
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr
 8006eb8:	40012c00 	.word	0x40012c00
 8006ebc:	40013400 	.word	0x40013400
 8006ec0:	40000400 	.word	0x40000400
 8006ec4:	40000800 	.word	0x40000800
 8006ec8:	40014000 	.word	0x40014000

08006ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e040      	b.n	8006f9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d106      	bne.n	8006f30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7fb fc78 	bl	8002820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2224      	movs	r2, #36	; 0x24
 8006f34:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f022 0201 	bic.w	r2, r2, #1
 8006f44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fb92 	bl	8007670 <UART_SetConfig>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d101      	bne.n	8006f56 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e022      	b.n	8006f9c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d002      	beq.n	8006f64 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fda0 	bl	8007aa4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f042 0201 	orr.w	r2, r2, #1
 8006f92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fe27 	bl	8007be8 <UART_CheckIdleState>
 8006f9a:	4603      	mov	r3, r0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3708      	adds	r7, #8
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08a      	sub	sp, #40	; 0x28
 8006fa8:	af02      	add	r7, sp, #8
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	603b      	str	r3, [r7, #0]
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fb8:	2b20      	cmp	r3, #32
 8006fba:	f040 8081 	bne.w	80070c0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_UART_Transmit+0x26>
 8006fc4:	88fb      	ldrh	r3, [r7, #6]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d101      	bne.n	8006fce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e079      	b.n	80070c2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d101      	bne.n	8006fdc <HAL_UART_Transmit+0x38>
 8006fd8:	2302      	movs	r3, #2
 8006fda:	e072      	b.n	80070c2 <HAL_UART_Transmit+0x11e>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2221      	movs	r2, #33	; 0x21
 8006fee:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006ff0:	f7fb fede 	bl	8002db0 <HAL_GetTick>
 8006ff4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	88fa      	ldrh	r2, [r7, #6]
 8006ffa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	88fa      	ldrh	r2, [r7, #6]
 8007002:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800700e:	d108      	bne.n	8007022 <HAL_UART_Transmit+0x7e>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d104      	bne.n	8007022 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007018:	2300      	movs	r3, #0
 800701a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	61bb      	str	r3, [r7, #24]
 8007020:	e003      	b.n	800702a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007026:	2300      	movs	r3, #0
 8007028:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800702a:	e02d      	b.n	8007088 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	2200      	movs	r2, #0
 8007034:	2180      	movs	r1, #128	; 0x80
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fe1b 	bl	8007c72 <UART_WaitOnFlagUntilTimeout>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d001      	beq.n	8007046 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e03d      	b.n	80070c2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	881a      	ldrh	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007058:	b292      	uxth	r2, r2
 800705a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	3302      	adds	r3, #2
 8007060:	61bb      	str	r3, [r7, #24]
 8007062:	e008      	b.n	8007076 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	781a      	ldrb	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	b292      	uxth	r2, r2
 800706e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	3301      	adds	r3, #1
 8007074:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800707c:	b29b      	uxth	r3, r3
 800707e:	3b01      	subs	r3, #1
 8007080:	b29a      	uxth	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800708e:	b29b      	uxth	r3, r3
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1cb      	bne.n	800702c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	2200      	movs	r2, #0
 800709c:	2140      	movs	r1, #64	; 0x40
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	f000 fde7 	bl	8007c72 <UART_WaitOnFlagUntilTimeout>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e009      	b.n	80070c2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2220      	movs	r2, #32
 80070b2:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80070bc:	2300      	movs	r3, #0
 80070be:	e000      	b.n	80070c2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80070c0:	2302      	movs	r3, #2
  }
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3720      	adds	r7, #32
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070de:	2b20      	cmp	r3, #32
 80070e0:	d144      	bne.n	800716c <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d002      	beq.n	80070ee <HAL_UART_Transmit_IT+0x22>
 80070e8:	88fb      	ldrh	r3, [r7, #6]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e03d      	b.n	800716e <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d101      	bne.n	8007100 <HAL_UART_Transmit_IT+0x34>
 80070fc:	2302      	movs	r3, #2
 80070fe:	e036      	b.n	800716e <HAL_UART_Transmit_IT+0xa2>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	88fa      	ldrh	r2, [r7, #6]
 8007112:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	88fa      	ldrh	r2, [r7, #6]
 800711a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2221      	movs	r2, #33	; 0x21
 800712e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007138:	d107      	bne.n	800714a <HAL_UART_Transmit_IT+0x7e>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d103      	bne.n	800714a <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	4a0d      	ldr	r2, [pc, #52]	; (800717c <HAL_UART_Transmit_IT+0xb0>)
 8007146:	665a      	str	r2, [r3, #100]	; 0x64
 8007148:	e002      	b.n	8007150 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	4a0c      	ldr	r2, [pc, #48]	; (8007180 <HAL_UART_Transmit_IT+0xb4>)
 800714e:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007166:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007168:	2300      	movs	r3, #0
 800716a:	e000      	b.n	800716e <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800716c:	2302      	movs	r3, #2
  }
}
 800716e:	4618      	mov	r0, r3
 8007170:	3714      	adds	r7, #20
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	08007f69 	.word	0x08007f69
 8007180:	08007ef5 	.word	0x08007ef5

08007184 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	4613      	mov	r3, r2
 8007190:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007196:	2b20      	cmp	r3, #32
 8007198:	d176      	bne.n	8007288 <HAL_UART_Receive_IT+0x104>
  {
    if ((pData == NULL) || (Size == 0U))
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d002      	beq.n	80071a6 <HAL_UART_Receive_IT+0x22>
 80071a0:	88fb      	ldrh	r3, [r7, #6]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e06f      	b.n	800728a <HAL_UART_Receive_IT+0x106>
    }

    __HAL_LOCK(huart);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_UART_Receive_IT+0x34>
 80071b4:	2302      	movs	r3, #2
 80071b6:	e068      	b.n	800728a <HAL_UART_Receive_IT+0x106>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	88fa      	ldrh	r2, [r7, #6]
 80071ca:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	88fa      	ldrh	r2, [r7, #6]
 80071d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071e4:	d10e      	bne.n	8007204 <HAL_UART_Receive_IT+0x80>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d105      	bne.n	80071fa <HAL_UART_Receive_IT+0x76>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80071f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071f8:	e01a      	b.n	8007230 <HAL_UART_Receive_IT+0xac>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	22ff      	movs	r2, #255	; 0xff
 80071fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007202:	e015      	b.n	8007230 <HAL_UART_Receive_IT+0xac>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10d      	bne.n	8007228 <HAL_UART_Receive_IT+0xa4>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d104      	bne.n	800721e <HAL_UART_Receive_IT+0x9a>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	22ff      	movs	r2, #255	; 0xff
 8007218:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800721c:	e008      	b.n	8007230 <HAL_UART_Receive_IT+0xac>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	227f      	movs	r2, #127	; 0x7f
 8007222:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007226:	e003      	b.n	8007230 <HAL_UART_Receive_IT+0xac>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2222      	movs	r2, #34	; 0x22
 800723a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	689a      	ldr	r2, [r3, #8]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007254:	d107      	bne.n	8007266 <HAL_UART_Receive_IT+0xe2>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d103      	bne.n	8007266 <HAL_UART_Receive_IT+0xe2>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	4a0d      	ldr	r2, [pc, #52]	; (8007298 <HAL_UART_Receive_IT+0x114>)
 8007262:	661a      	str	r2, [r3, #96]	; 0x60
 8007264:	e002      	b.n	800726c <HAL_UART_Receive_IT+0xe8>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4a0c      	ldr	r2, [pc, #48]	; (800729c <HAL_UART_Receive_IT+0x118>)
 800726a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007282:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	e000      	b.n	800728a <HAL_UART_Receive_IT+0x106>
  }
  else
  {
    return HAL_BUSY;
 8007288:	2302      	movs	r3, #2
  }
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	080080bd 	.word	0x080080bd
 800729c:	08008017 	.word	0x08008017

080072a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	4613      	mov	r3, r2
 80072ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072b2:	2b20      	cmp	r3, #32
 80072b4:	d16c      	bne.n	8007390 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d002      	beq.n	80072c2 <HAL_UART_Receive_DMA+0x22>
 80072bc:	88fb      	ldrh	r3, [r7, #6]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e065      	b.n	8007392 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d101      	bne.n	80072d4 <HAL_UART_Receive_DMA+0x34>
 80072d0:	2302      	movs	r3, #2
 80072d2:	e05e      	b.n	8007392 <HAL_UART_Receive_DMA+0xf2>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	88fa      	ldrh	r2, [r7, #6]
 80072e6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2222      	movs	r2, #34	; 0x22
 80072f4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d02a      	beq.n	8007354 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007302:	4a26      	ldr	r2, [pc, #152]	; (800739c <HAL_UART_Receive_DMA+0xfc>)
 8007304:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800730a:	4a25      	ldr	r2, [pc, #148]	; (80073a0 <HAL_UART_Receive_DMA+0x100>)
 800730c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007312:	4a24      	ldr	r2, [pc, #144]	; (80073a4 <HAL_UART_Receive_DMA+0x104>)
 8007314:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800731a:	2200      	movs	r2, #0
 800731c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3324      	adds	r3, #36	; 0x24
 8007328:	4619      	mov	r1, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800732e:	461a      	mov	r2, r3
 8007330:	88fb      	ldrh	r3, [r7, #6]
 8007332:	f7fc feec 	bl	800410e <HAL_DMA_Start_IT>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00b      	beq.n	8007354 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2210      	movs	r2, #16
 8007340:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2220      	movs	r2, #32
 800734e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e01e      	b.n	8007392 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800736a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0201 	orr.w	r2, r2, #1
 800737a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689a      	ldr	r2, [r3, #8]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800738a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800738c:	2300      	movs	r3, #0
 800738e:	e000      	b.n	8007392 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8007390:	2302      	movs	r3, #2
  }
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	08007dd3 	.word	0x08007dd3
 80073a0:	08007e35 	.word	0x08007e35
 80073a4:	08007e51 	.word	0x08007e51

080073a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b088      	sub	sp, #32
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073c8:	69fa      	ldr	r2, [r7, #28]
 80073ca:	f640 030f 	movw	r3, #2063	; 0x80f
 80073ce:	4013      	ands	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d113      	bne.n	8007400 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	f003 0320 	and.w	r3, r3, #32
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00e      	beq.n	8007400 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	f003 0320 	and.w	r3, r3, #32
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d009      	beq.n	8007400 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 8114 	beq.w	800761e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	4798      	blx	r3
      }
      return;
 80073fe:	e10e      	b.n	800761e <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80d6 	beq.w	80075b4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	2b00      	cmp	r3, #0
 8007410:	d105      	bne.n	800741e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 80cb 	beq.w	80075b4 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	f003 0301 	and.w	r3, r3, #1
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00e      	beq.n	8007446 <HAL_UART_IRQHandler+0x9e>
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800742e:	2b00      	cmp	r3, #0
 8007430:	d009      	beq.n	8007446 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2201      	movs	r2, #1
 8007438:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800743e:	f043 0201 	orr.w	r2, r3, #1
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f003 0302 	and.w	r3, r3, #2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00e      	beq.n	800746e <HAL_UART_IRQHandler+0xc6>
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d009      	beq.n	800746e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2202      	movs	r2, #2
 8007460:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007466:	f043 0204 	orr.w	r2, r3, #4
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	f003 0304 	and.w	r3, r3, #4
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00e      	beq.n	8007496 <HAL_UART_IRQHandler+0xee>
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	2b00      	cmp	r3, #0
 8007480:	d009      	beq.n	8007496 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2204      	movs	r2, #4
 8007488:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800748e:	f043 0202 	orr.w	r2, r3, #2
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b00      	cmp	r3, #0
 800749e:	d013      	beq.n	80074c8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	f003 0320 	and.w	r3, r3, #32
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d104      	bne.n	80074b4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d009      	beq.n	80074c8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2208      	movs	r2, #8
 80074ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074c0:	f043 0208 	orr.w	r2, r3, #8
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00f      	beq.n	80074f2 <HAL_UART_IRQHandler+0x14a>
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074ea:	f043 0220 	orr.w	r2, r3, #32
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 8093 	beq.w	8007622 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f003 0320 	and.w	r3, r3, #32
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00c      	beq.n	8007520 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	f003 0320 	and.w	r3, r3, #32
 800750c:	2b00      	cmp	r3, #0
 800750e:	d007      	beq.n	8007520 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007514:	2b00      	cmp	r3, #0
 8007516:	d003      	beq.n	8007520 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007524:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007530:	2b40      	cmp	r3, #64	; 0x40
 8007532:	d004      	beq.n	800753e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800753a:	2b00      	cmp	r3, #0
 800753c:	d031      	beq.n	80075a2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 fc27 	bl	8007d92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800754e:	2b40      	cmp	r3, #64	; 0x40
 8007550:	d123      	bne.n	800759a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	689a      	ldr	r2, [r3, #8]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007560:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007566:	2b00      	cmp	r3, #0
 8007568:	d013      	beq.n	8007592 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800756e:	4a30      	ldr	r2, [pc, #192]	; (8007630 <HAL_UART_IRQHandler+0x288>)
 8007570:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007576:	4618      	mov	r0, r3
 8007578:	f7fc fe28 	bl	80041cc <HAL_DMA_Abort_IT>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d016      	beq.n	80075b0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800758c:	4610      	mov	r0, r2
 800758e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007590:	e00e      	b.n	80075b0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f862 	bl	800765c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007598:	e00a      	b.n	80075b0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f85e 	bl	800765c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a0:	e006      	b.n	80075b0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f85a 	bl	800765c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80075ae:	e038      	b.n	8007622 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b0:	bf00      	nop
    return;
 80075b2:	e036      	b.n	8007622 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <HAL_UART_IRQHandler+0x232>
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d008      	beq.n	80075da <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80075d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fdc5 	bl	8008162 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075d8:	e026      	b.n	8007628 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00d      	beq.n	8007600 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d008      	beq.n	8007600 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d017      	beq.n	8007626 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	4798      	blx	r3
    }
    return;
 80075fe:	e012      	b.n	8007626 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00e      	beq.n	8007628 <HAL_UART_IRQHandler+0x280>
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fce5 	bl	8007fe4 <UART_EndTransmit_IT>
    return;
 800761a:	bf00      	nop
 800761c:	e004      	b.n	8007628 <HAL_UART_IRQHandler+0x280>
      return;
 800761e:	bf00      	nop
 8007620:	e002      	b.n	8007628 <HAL_UART_IRQHandler+0x280>
    return;
 8007622:	bf00      	nop
 8007624:	e000      	b.n	8007628 <HAL_UART_IRQHandler+0x280>
    return;
 8007626:	bf00      	nop
  }

}
 8007628:	3720      	adds	r7, #32
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	08007ec9 	.word	0x08007ec9

08007634 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007664:	bf00      	nop
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b088      	sub	sp, #32
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007678:	2300      	movs	r3, #0
 800767a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	431a      	orrs	r2, r3
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	431a      	orrs	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	4313      	orrs	r3, r2
 8007696:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80076a2:	f023 030c 	bic.w	r3, r3, #12
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	6812      	ldr	r2, [r2, #0]
 80076aa:	6939      	ldr	r1, [r7, #16]
 80076ac:	430b      	orrs	r3, r1
 80076ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6a1b      	ldr	r3, [r3, #32]
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	693a      	ldr	r2, [r7, #16]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4aa9      	ldr	r2, [pc, #676]	; (8007994 <UART_SetConfig+0x324>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d121      	bne.n	8007738 <UART_SetConfig+0xc8>
 80076f4:	4ba8      	ldr	r3, [pc, #672]	; (8007998 <UART_SetConfig+0x328>)
 80076f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f8:	f003 0303 	and.w	r3, r3, #3
 80076fc:	2b03      	cmp	r3, #3
 80076fe:	d817      	bhi.n	8007730 <UART_SetConfig+0xc0>
 8007700:	a201      	add	r2, pc, #4	; (adr r2, 8007708 <UART_SetConfig+0x98>)
 8007702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007706:	bf00      	nop
 8007708:	08007719 	.word	0x08007719
 800770c:	08007725 	.word	0x08007725
 8007710:	0800772b 	.word	0x0800772b
 8007714:	0800771f 	.word	0x0800771f
 8007718:	2301      	movs	r3, #1
 800771a:	77fb      	strb	r3, [r7, #31]
 800771c:	e0b2      	b.n	8007884 <UART_SetConfig+0x214>
 800771e:	2302      	movs	r3, #2
 8007720:	77fb      	strb	r3, [r7, #31]
 8007722:	e0af      	b.n	8007884 <UART_SetConfig+0x214>
 8007724:	2304      	movs	r3, #4
 8007726:	77fb      	strb	r3, [r7, #31]
 8007728:	e0ac      	b.n	8007884 <UART_SetConfig+0x214>
 800772a:	2308      	movs	r3, #8
 800772c:	77fb      	strb	r3, [r7, #31]
 800772e:	e0a9      	b.n	8007884 <UART_SetConfig+0x214>
 8007730:	2310      	movs	r3, #16
 8007732:	77fb      	strb	r3, [r7, #31]
 8007734:	bf00      	nop
 8007736:	e0a5      	b.n	8007884 <UART_SetConfig+0x214>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a97      	ldr	r2, [pc, #604]	; (800799c <UART_SetConfig+0x32c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d123      	bne.n	800778a <UART_SetConfig+0x11a>
 8007742:	4b95      	ldr	r3, [pc, #596]	; (8007998 <UART_SetConfig+0x328>)
 8007744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007746:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800774a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800774e:	d012      	beq.n	8007776 <UART_SetConfig+0x106>
 8007750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007754:	d802      	bhi.n	800775c <UART_SetConfig+0xec>
 8007756:	2b00      	cmp	r3, #0
 8007758:	d007      	beq.n	800776a <UART_SetConfig+0xfa>
 800775a:	e012      	b.n	8007782 <UART_SetConfig+0x112>
 800775c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007760:	d00c      	beq.n	800777c <UART_SetConfig+0x10c>
 8007762:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007766:	d003      	beq.n	8007770 <UART_SetConfig+0x100>
 8007768:	e00b      	b.n	8007782 <UART_SetConfig+0x112>
 800776a:	2300      	movs	r3, #0
 800776c:	77fb      	strb	r3, [r7, #31]
 800776e:	e089      	b.n	8007884 <UART_SetConfig+0x214>
 8007770:	2302      	movs	r3, #2
 8007772:	77fb      	strb	r3, [r7, #31]
 8007774:	e086      	b.n	8007884 <UART_SetConfig+0x214>
 8007776:	2304      	movs	r3, #4
 8007778:	77fb      	strb	r3, [r7, #31]
 800777a:	e083      	b.n	8007884 <UART_SetConfig+0x214>
 800777c:	2308      	movs	r3, #8
 800777e:	77fb      	strb	r3, [r7, #31]
 8007780:	e080      	b.n	8007884 <UART_SetConfig+0x214>
 8007782:	2310      	movs	r3, #16
 8007784:	77fb      	strb	r3, [r7, #31]
 8007786:	bf00      	nop
 8007788:	e07c      	b.n	8007884 <UART_SetConfig+0x214>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a84      	ldr	r2, [pc, #528]	; (80079a0 <UART_SetConfig+0x330>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d123      	bne.n	80077dc <UART_SetConfig+0x16c>
 8007794:	4b80      	ldr	r3, [pc, #512]	; (8007998 <UART_SetConfig+0x328>)
 8007796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007798:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800779c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80077a0:	d012      	beq.n	80077c8 <UART_SetConfig+0x158>
 80077a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80077a6:	d802      	bhi.n	80077ae <UART_SetConfig+0x13e>
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d007      	beq.n	80077bc <UART_SetConfig+0x14c>
 80077ac:	e012      	b.n	80077d4 <UART_SetConfig+0x164>
 80077ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077b2:	d00c      	beq.n	80077ce <UART_SetConfig+0x15e>
 80077b4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80077b8:	d003      	beq.n	80077c2 <UART_SetConfig+0x152>
 80077ba:	e00b      	b.n	80077d4 <UART_SetConfig+0x164>
 80077bc:	2300      	movs	r3, #0
 80077be:	77fb      	strb	r3, [r7, #31]
 80077c0:	e060      	b.n	8007884 <UART_SetConfig+0x214>
 80077c2:	2302      	movs	r3, #2
 80077c4:	77fb      	strb	r3, [r7, #31]
 80077c6:	e05d      	b.n	8007884 <UART_SetConfig+0x214>
 80077c8:	2304      	movs	r3, #4
 80077ca:	77fb      	strb	r3, [r7, #31]
 80077cc:	e05a      	b.n	8007884 <UART_SetConfig+0x214>
 80077ce:	2308      	movs	r3, #8
 80077d0:	77fb      	strb	r3, [r7, #31]
 80077d2:	e057      	b.n	8007884 <UART_SetConfig+0x214>
 80077d4:	2310      	movs	r3, #16
 80077d6:	77fb      	strb	r3, [r7, #31]
 80077d8:	bf00      	nop
 80077da:	e053      	b.n	8007884 <UART_SetConfig+0x214>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a70      	ldr	r2, [pc, #448]	; (80079a4 <UART_SetConfig+0x334>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d123      	bne.n	800782e <UART_SetConfig+0x1be>
 80077e6:	4b6c      	ldr	r3, [pc, #432]	; (8007998 <UART_SetConfig+0x328>)
 80077e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ea:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80077ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077f2:	d012      	beq.n	800781a <UART_SetConfig+0x1aa>
 80077f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077f8:	d802      	bhi.n	8007800 <UART_SetConfig+0x190>
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d007      	beq.n	800780e <UART_SetConfig+0x19e>
 80077fe:	e012      	b.n	8007826 <UART_SetConfig+0x1b6>
 8007800:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007804:	d00c      	beq.n	8007820 <UART_SetConfig+0x1b0>
 8007806:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800780a:	d003      	beq.n	8007814 <UART_SetConfig+0x1a4>
 800780c:	e00b      	b.n	8007826 <UART_SetConfig+0x1b6>
 800780e:	2300      	movs	r3, #0
 8007810:	77fb      	strb	r3, [r7, #31]
 8007812:	e037      	b.n	8007884 <UART_SetConfig+0x214>
 8007814:	2302      	movs	r3, #2
 8007816:	77fb      	strb	r3, [r7, #31]
 8007818:	e034      	b.n	8007884 <UART_SetConfig+0x214>
 800781a:	2304      	movs	r3, #4
 800781c:	77fb      	strb	r3, [r7, #31]
 800781e:	e031      	b.n	8007884 <UART_SetConfig+0x214>
 8007820:	2308      	movs	r3, #8
 8007822:	77fb      	strb	r3, [r7, #31]
 8007824:	e02e      	b.n	8007884 <UART_SetConfig+0x214>
 8007826:	2310      	movs	r3, #16
 8007828:	77fb      	strb	r3, [r7, #31]
 800782a:	bf00      	nop
 800782c:	e02a      	b.n	8007884 <UART_SetConfig+0x214>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a5d      	ldr	r2, [pc, #372]	; (80079a8 <UART_SetConfig+0x338>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d123      	bne.n	8007880 <UART_SetConfig+0x210>
 8007838:	4b57      	ldr	r3, [pc, #348]	; (8007998 <UART_SetConfig+0x328>)
 800783a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007840:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007844:	d012      	beq.n	800786c <UART_SetConfig+0x1fc>
 8007846:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800784a:	d802      	bhi.n	8007852 <UART_SetConfig+0x1e2>
 800784c:	2b00      	cmp	r3, #0
 800784e:	d007      	beq.n	8007860 <UART_SetConfig+0x1f0>
 8007850:	e012      	b.n	8007878 <UART_SetConfig+0x208>
 8007852:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007856:	d00c      	beq.n	8007872 <UART_SetConfig+0x202>
 8007858:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800785c:	d003      	beq.n	8007866 <UART_SetConfig+0x1f6>
 800785e:	e00b      	b.n	8007878 <UART_SetConfig+0x208>
 8007860:	2300      	movs	r3, #0
 8007862:	77fb      	strb	r3, [r7, #31]
 8007864:	e00e      	b.n	8007884 <UART_SetConfig+0x214>
 8007866:	2302      	movs	r3, #2
 8007868:	77fb      	strb	r3, [r7, #31]
 800786a:	e00b      	b.n	8007884 <UART_SetConfig+0x214>
 800786c:	2304      	movs	r3, #4
 800786e:	77fb      	strb	r3, [r7, #31]
 8007870:	e008      	b.n	8007884 <UART_SetConfig+0x214>
 8007872:	2308      	movs	r3, #8
 8007874:	77fb      	strb	r3, [r7, #31]
 8007876:	e005      	b.n	8007884 <UART_SetConfig+0x214>
 8007878:	2310      	movs	r3, #16
 800787a:	77fb      	strb	r3, [r7, #31]
 800787c:	bf00      	nop
 800787e:	e001      	b.n	8007884 <UART_SetConfig+0x214>
 8007880:	2310      	movs	r3, #16
 8007882:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800788c:	f040 808e 	bne.w	80079ac <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8007890:	7ffb      	ldrb	r3, [r7, #31]
 8007892:	2b08      	cmp	r3, #8
 8007894:	d85e      	bhi.n	8007954 <UART_SetConfig+0x2e4>
 8007896:	a201      	add	r2, pc, #4	; (adr r2, 800789c <UART_SetConfig+0x22c>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	080078c1 	.word	0x080078c1
 80078a0:	080078e1 	.word	0x080078e1
 80078a4:	08007901 	.word	0x08007901
 80078a8:	08007955 	.word	0x08007955
 80078ac:	0800791d 	.word	0x0800791d
 80078b0:	08007955 	.word	0x08007955
 80078b4:	08007955 	.word	0x08007955
 80078b8:	08007955 	.word	0x08007955
 80078bc:	0800793d 	.word	0x0800793d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078c0:	f7fe fa60 	bl	8005d84 <HAL_RCC_GetPCLK1Freq>
 80078c4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	005a      	lsls	r2, r3, #1
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	085b      	lsrs	r3, r3, #1
 80078d0:	441a      	add	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078da:	b29b      	uxth	r3, r3
 80078dc:	61bb      	str	r3, [r7, #24]
        break;
 80078de:	e03c      	b.n	800795a <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078e0:	f7fe fa72 	bl	8005dc8 <HAL_RCC_GetPCLK2Freq>
 80078e4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	005a      	lsls	r2, r3, #1
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	085b      	lsrs	r3, r3, #1
 80078f0:	441a      	add	r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	61bb      	str	r3, [r7, #24]
        break;
 80078fe:	e02c      	b.n	800795a <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	085b      	lsrs	r3, r3, #1
 8007906:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800790a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6852      	ldr	r2, [r2, #4]
 8007912:	fbb3 f3f2 	udiv	r3, r3, r2
 8007916:	b29b      	uxth	r3, r3
 8007918:	61bb      	str	r3, [r7, #24]
        break;
 800791a:	e01e      	b.n	800795a <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800791c:	f7fe f9bc 	bl	8005c98 <HAL_RCC_GetSysClockFreq>
 8007920:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	005a      	lsls	r2, r3, #1
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	085b      	lsrs	r3, r3, #1
 800792c:	441a      	add	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	fbb2 f3f3 	udiv	r3, r2, r3
 8007936:	b29b      	uxth	r3, r3
 8007938:	61bb      	str	r3, [r7, #24]
        break;
 800793a:	e00e      	b.n	800795a <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	085b      	lsrs	r3, r3, #1
 8007942:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	fbb2 f3f3 	udiv	r3, r2, r3
 800794e:	b29b      	uxth	r3, r3
 8007950:	61bb      	str	r3, [r7, #24]
        break;
 8007952:	e002      	b.n	800795a <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	75fb      	strb	r3, [r7, #23]
        break;
 8007958:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	2b0f      	cmp	r3, #15
 800795e:	d916      	bls.n	800798e <UART_SetConfig+0x31e>
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007966:	d212      	bcs.n	800798e <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	b29b      	uxth	r3, r3
 800796c:	f023 030f 	bic.w	r3, r3, #15
 8007970:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	085b      	lsrs	r3, r3, #1
 8007976:	b29b      	uxth	r3, r3
 8007978:	f003 0307 	and.w	r3, r3, #7
 800797c:	b29a      	uxth	r2, r3
 800797e:	897b      	ldrh	r3, [r7, #10]
 8007980:	4313      	orrs	r3, r2
 8007982:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	897a      	ldrh	r2, [r7, #10]
 800798a:	60da      	str	r2, [r3, #12]
 800798c:	e07e      	b.n	8007a8c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	75fb      	strb	r3, [r7, #23]
 8007992:	e07b      	b.n	8007a8c <UART_SetConfig+0x41c>
 8007994:	40013800 	.word	0x40013800
 8007998:	40021000 	.word	0x40021000
 800799c:	40004400 	.word	0x40004400
 80079a0:	40004800 	.word	0x40004800
 80079a4:	40004c00 	.word	0x40004c00
 80079a8:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 80079ac:	7ffb      	ldrb	r3, [r7, #31]
 80079ae:	2b08      	cmp	r3, #8
 80079b0:	d85b      	bhi.n	8007a6a <UART_SetConfig+0x3fa>
 80079b2:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <UART_SetConfig+0x348>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	080079dd 	.word	0x080079dd
 80079bc:	080079fb 	.word	0x080079fb
 80079c0:	08007a19 	.word	0x08007a19
 80079c4:	08007a6b 	.word	0x08007a6b
 80079c8:	08007a35 	.word	0x08007a35
 80079cc:	08007a6b 	.word	0x08007a6b
 80079d0:	08007a6b 	.word	0x08007a6b
 80079d4:	08007a6b 	.word	0x08007a6b
 80079d8:	08007a53 	.word	0x08007a53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079dc:	f7fe f9d2 	bl	8005d84 <HAL_RCC_GetPCLK1Freq>
 80079e0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	085a      	lsrs	r2, r3, #1
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	441a      	add	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	61bb      	str	r3, [r7, #24]
        break;
 80079f8:	e03a      	b.n	8007a70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079fa:	f7fe f9e5 	bl	8005dc8 <HAL_RCC_GetPCLK2Freq>
 80079fe:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	085a      	lsrs	r2, r3, #1
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	441a      	add	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	61bb      	str	r3, [r7, #24]
        break;
 8007a16:	e02b      	b.n	8007a70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	085b      	lsrs	r3, r3, #1
 8007a1e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8007a22:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	6852      	ldr	r2, [r2, #4]
 8007a2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	61bb      	str	r3, [r7, #24]
        break;
 8007a32:	e01d      	b.n	8007a70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a34:	f7fe f930 	bl	8005c98 <HAL_RCC_GetSysClockFreq>
 8007a38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	085a      	lsrs	r2, r3, #1
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	441a      	add	r2, r3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	61bb      	str	r3, [r7, #24]
        break;
 8007a50:	e00e      	b.n	8007a70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	085b      	lsrs	r3, r3, #1
 8007a58:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	61bb      	str	r3, [r7, #24]
        break;
 8007a68:	e002      	b.n	8007a70 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	75fb      	strb	r3, [r7, #23]
        break;
 8007a6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	2b0f      	cmp	r3, #15
 8007a74:	d908      	bls.n	8007a88 <UART_SetConfig+0x418>
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a7c:	d204      	bcs.n	8007a88 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	69ba      	ldr	r2, [r7, #24]
 8007a84:	60da      	str	r2, [r3, #12]
 8007a86:	e001      	b.n	8007a8c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007a98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3720      	adds	r7, #32
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop

08007aa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00a      	beq.n	8007ace <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af4:	f003 0304 	and.w	r3, r3, #4
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00a      	beq.n	8007b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b16:	f003 0308 	and.w	r3, r3, #8
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	430a      	orrs	r2, r1
 8007b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b38:	f003 0310 	and.w	r3, r3, #16
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00a      	beq.n	8007b56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5a:	f003 0320 	and.w	r3, r3, #32
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00a      	beq.n	8007b78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	430a      	orrs	r2, r1
 8007b76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d01a      	beq.n	8007bba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	430a      	orrs	r2, r1
 8007b98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ba2:	d10a      	bne.n	8007bba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00a      	beq.n	8007bdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	605a      	str	r2, [r3, #4]
  }
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b086      	sub	sp, #24
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007bf6:	f7fb f8db 	bl	8002db0 <HAL_GetTick>
 8007bfa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0308 	and.w	r3, r3, #8
 8007c06:	2b08      	cmp	r3, #8
 8007c08:	d10e      	bne.n	8007c28 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 f82a 	bl	8007c72 <UART_WaitOnFlagUntilTimeout>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d001      	beq.n	8007c28 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e020      	b.n	8007c6a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0304 	and.w	r3, r3, #4
 8007c32:	2b04      	cmp	r3, #4
 8007c34:	d10e      	bne.n	8007c54 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c36:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c3a:	9300      	str	r3, [sp, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 f814 	bl	8007c72 <UART_WaitOnFlagUntilTimeout>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d001      	beq.n	8007c54 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e00a      	b.n	8007c6a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2220      	movs	r2, #32
 8007c58:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b084      	sub	sp, #16
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	60f8      	str	r0, [r7, #12]
 8007c7a:	60b9      	str	r1, [r7, #8]
 8007c7c:	603b      	str	r3, [r7, #0]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c82:	e05d      	b.n	8007d40 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c8a:	d059      	beq.n	8007d40 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c8c:	f7fb f890 	bl	8002db0 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d302      	bcc.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d11b      	bne.n	8007cda <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007cb0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	689a      	ldr	r2, [r3, #8]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 0201 	bic.w	r2, r2, #1
 8007cc0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2220      	movs	r2, #32
 8007cc6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	e042      	b.n	8007d60 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d02b      	beq.n	8007d40 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	69db      	ldr	r3, [r3, #28]
 8007cee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cf6:	d123      	bne.n	8007d40 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d00:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d10:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 0201 	bic.w	r2, r2, #1
 8007d20:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2220      	movs	r2, #32
 8007d26:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2220      	movs	r2, #32
 8007d32:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	e00f      	b.n	8007d60 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	69da      	ldr	r2, [r3, #28]
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	4013      	ands	r3, r2
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	bf0c      	ite	eq
 8007d50:	2301      	moveq	r3, #1
 8007d52:	2300      	movne	r3, #0
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	461a      	mov	r2, r3
 8007d58:	79fb      	ldrb	r3, [r7, #7]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d092      	beq.n	8007c84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007d7e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2220      	movs	r2, #32
 8007d84:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007d86:	bf00      	nop
 8007d88:	370c      	adds	r7, #12
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d92:	b480      	push	{r7}
 8007d94:	b083      	sub	sp, #12
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007da8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f022 0201 	bic.w	r2, r2, #1
 8007db8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2220      	movs	r2, #32
 8007dbe:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007dc6:	bf00      	nop
 8007dc8:	370c      	adds	r7, #12
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr

08007dd2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b084      	sub	sp, #16
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dde:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	2b20      	cmp	r3, #32
 8007de6:	d01e      	beq.n	8007e26 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007dfe:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f022 0201 	bic.w	r2, r2, #1
 8007e0e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e1e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2220      	movs	r2, #32
 8007e24:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f7f9 ffb2 	bl	8001d90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e2c:	bf00      	nop
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e40:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f7ff fc00 	bl	8007648 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e48:	bf00      	nop
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b086      	sub	sp, #24
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e62:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e68:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e74:	2b80      	cmp	r3, #128	; 0x80
 8007e76:	d109      	bne.n	8007e8c <UART_DMAError+0x3c>
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	2b21      	cmp	r3, #33	; 0x21
 8007e7c:	d106      	bne.n	8007e8c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007e86:	6978      	ldr	r0, [r7, #20]
 8007e88:	f7ff ff6e 	bl	8007d68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e96:	2b40      	cmp	r3, #64	; 0x40
 8007e98:	d109      	bne.n	8007eae <UART_DMAError+0x5e>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2b22      	cmp	r3, #34	; 0x22
 8007e9e:	d106      	bne.n	8007eae <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007ea8:	6978      	ldr	r0, [r7, #20]
 8007eaa:	f7ff ff72 	bl	8007d92 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007eb2:	f043 0210 	orr.w	r2, r3, #16
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007eba:	6978      	ldr	r0, [r7, #20]
 8007ebc:	f7ff fbce 	bl	800765c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ec0:	bf00      	nop
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f7ff fbb8 	bl	800765c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007eec:	bf00      	nop
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f00:	2b21      	cmp	r3, #33	; 0x21
 8007f02:	d12b      	bne.n	8007f5c <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d110      	bne.n	8007f32 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f1e:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f2e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007f30:	e014      	b.n	8007f5c <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f36:	781a      	ldrb	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	b292      	uxth	r2, r2
 8007f3e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	3b01      	subs	r3, #1
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f74:	2b21      	cmp	r3, #33	; 0x21
 8007f76:	d12f      	bne.n	8007fd8 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d110      	bne.n	8007fa6 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f92:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fa2:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007fa4:	e018      	b.n	8007fd8 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007faa:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	881a      	ldrh	r2, [r3, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fb8:	b292      	uxth	r2, r2
 8007fba:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fc0:	1c9a      	adds	r2, r3, #2
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007fd8:	bf00      	nop
 8007fda:	3714      	adds	r7, #20
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ffa:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2220      	movs	r2, #32
 8008000:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f7ff fb13 	bl	8007634 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800800e:	bf00      	nop
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b084      	sub	sp, #16
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008024:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800802a:	2b22      	cmp	r3, #34	; 0x22
 800802c:	d13a      	bne.n	80080a4 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008034:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008036:	89bb      	ldrh	r3, [r7, #12]
 8008038:	b2d9      	uxtb	r1, r3
 800803a:	89fb      	ldrh	r3, [r7, #14]
 800803c:	b2da      	uxtb	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008042:	400a      	ands	r2, r1
 8008044:	b2d2      	uxtb	r2, r2
 8008046:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008058:	b29b      	uxth	r3, r3
 800805a:	3b01      	subs	r3, #1
 800805c:	b29a      	uxth	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800806a:	b29b      	uxth	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d121      	bne.n	80080b4 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800807e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	689a      	ldr	r2, [r3, #8]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0201 	bic.w	r2, r2, #1
 800808e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2220      	movs	r2, #32
 8008094:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7f9 fe77 	bl	8001d90 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080a2:	e007      	b.n	80080b4 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699a      	ldr	r2, [r3, #24]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f042 0208 	orr.w	r2, r2, #8
 80080b2:	619a      	str	r2, [r3, #24]
}
 80080b4:	bf00      	nop
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080ca:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080d0:	2b22      	cmp	r3, #34	; 0x22
 80080d2:	d13a      	bne.n	800814a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80080da:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080e0:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80080e2:	89ba      	ldrh	r2, [r7, #12]
 80080e4:	89fb      	ldrh	r3, [r7, #14]
 80080e6:	4013      	ands	r3, r2
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080f2:	1c9a      	adds	r2, r3, #2
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080fe:	b29b      	uxth	r3, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	b29a      	uxth	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008110:	b29b      	uxth	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d121      	bne.n	800815a <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008124:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f022 0201 	bic.w	r2, r2, #1
 8008134:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2220      	movs	r2, #32
 800813a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f7f9 fe24 	bl	8001d90 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008148:	e007      	b.n	800815a <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	699a      	ldr	r2, [r3, #24]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f042 0208 	orr.w	r2, r2, #8
 8008158:	619a      	str	r2, [r3, #24]
}
 800815a:	bf00      	nop
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008162:	b480      	push	{r7}
 8008164:	b083      	sub	sp, #12
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800816a:	bf00      	nop
 800816c:	370c      	adds	r7, #12
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr

08008176 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008176:	b480      	push	{r7}
 8008178:	b085      	sub	sp, #20
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800817e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008182:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800818a:	b29a      	uxth	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	b29b      	uxth	r3, r3
 8008190:	43db      	mvns	r3, r3
 8008192:	b29b      	uxth	r3, r3
 8008194:	4013      	ands	r3, r2
 8008196:	b29a      	uxth	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800819e:	2300      	movs	r3, #0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80081ac:	b084      	sub	sp, #16
 80081ae:	b480      	push	{r7}
 80081b0:	b083      	sub	sp, #12
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	f107 0014 	add.w	r0, r7, #20
 80081ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	b004      	add	sp, #16
 80081ec:	4770      	bx	lr
	...

080081f0 <__libc_init_array>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	4e0d      	ldr	r6, [pc, #52]	; (8008228 <__libc_init_array+0x38>)
 80081f4:	4c0d      	ldr	r4, [pc, #52]	; (800822c <__libc_init_array+0x3c>)
 80081f6:	1ba4      	subs	r4, r4, r6
 80081f8:	10a4      	asrs	r4, r4, #2
 80081fa:	2500      	movs	r5, #0
 80081fc:	42a5      	cmp	r5, r4
 80081fe:	d109      	bne.n	8008214 <__libc_init_array+0x24>
 8008200:	4e0b      	ldr	r6, [pc, #44]	; (8008230 <__libc_init_array+0x40>)
 8008202:	4c0c      	ldr	r4, [pc, #48]	; (8008234 <__libc_init_array+0x44>)
 8008204:	f000 f820 	bl	8008248 <_init>
 8008208:	1ba4      	subs	r4, r4, r6
 800820a:	10a4      	asrs	r4, r4, #2
 800820c:	2500      	movs	r5, #0
 800820e:	42a5      	cmp	r5, r4
 8008210:	d105      	bne.n	800821e <__libc_init_array+0x2e>
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008218:	4798      	blx	r3
 800821a:	3501      	adds	r5, #1
 800821c:	e7ee      	b.n	80081fc <__libc_init_array+0xc>
 800821e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008222:	4798      	blx	r3
 8008224:	3501      	adds	r5, #1
 8008226:	e7f2      	b.n	800820e <__libc_init_array+0x1e>
 8008228:	08008318 	.word	0x08008318
 800822c:	08008318 	.word	0x08008318
 8008230:	08008318 	.word	0x08008318
 8008234:	0800831c 	.word	0x0800831c

08008238 <memset>:
 8008238:	4402      	add	r2, r0
 800823a:	4603      	mov	r3, r0
 800823c:	4293      	cmp	r3, r2
 800823e:	d100      	bne.n	8008242 <memset+0xa>
 8008240:	4770      	bx	lr
 8008242:	f803 1b01 	strb.w	r1, [r3], #1
 8008246:	e7f9      	b.n	800823c <memset+0x4>

08008248 <_init>:
 8008248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824a:	bf00      	nop
 800824c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800824e:	bc08      	pop	{r3}
 8008250:	469e      	mov	lr, r3
 8008252:	4770      	bx	lr

08008254 <_fini>:
 8008254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008256:	bf00      	nop
 8008258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800825a:	bc08      	pop	{r3}
 800825c:	469e      	mov	lr, r3
 800825e:	4770      	bx	lr
