Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Jul  2 00:10:10 2024
| Host             : joseantonio-Legion-5-15IAH7H running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xcu200-fsgd2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 5.438         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 154.562 (MET) |
| Dynamic (W)              | 2.872         |
| Device Static (W)        | 2.566         |
| Effective TJA (C/W)      | 0.5           |
| Max Ambient (C)          | 97.2          |
| Junction Temperature (C) | 27.8          |
| Confidence Level         | Medium        |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |       33 |       --- |             --- |
| CLB Logic                |     0.077 |    20279 |       --- |             --- |
|   LUT as Logic           |     0.069 |     6657 |   1182240 |            0.56 |
|   Register               |     0.007 |    10958 |   2364480 |            0.46 |
|   CARRY8                 |    <0.001 |      120 |    147780 |            0.08 |
|   LUT as Distributed RAM |    <0.001 |       80 |    591840 |            0.01 |
|   BUFG                   |    <0.001 |        1 |       240 |            0.42 |
|   Others                 |     0.000 |      636 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       34 |   1182240 |           <0.01 |
| Signals                  |     0.101 |    17042 |       --- |             --- |
| Block RAM                |     0.033 |      8.5 |      2160 |            0.39 |
| MMCM                     |     0.084 |        0 |       --- |             --- |
| I/O                      |     0.017 |       18 |       676 |            2.66 |
| GTY                      |     2.493 |        8 |        24 |           33.33 |
| Static Power             |     2.566 |          |           |                 |
| Total                    |     5.438 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.532 |       0.674 |      0.858 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.266 |       0.002 |      0.264 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.019 |       0.003 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.694 |       0.047 |      0.647 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.193 |       0.008 |      0.185 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.547 |       0.511 |      0.036 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     1.393 |       1.375 |      0.018 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.049 |       0.047 |      0.002 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                                                                                                                                                                                                                                       | Constraint (ns) |
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mmcm_out              | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                          |             8.0 |
| gtwiz_userclk_rx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_rx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| gtwiz_userclk_tx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             6.4 |
| qpll0outclk_out[0]               | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]            |             0.2 |
| qpll0outclk_out[0]_1             | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]            |             0.2 |
| qpll0outrefclk_out[0]            | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]         |             6.2 |
| qpll0outrefclk_out[0]_1          | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]         |             6.2 |
| qsfp0_mgt_refclk_1               | qsfp0_mgt_refclk_1_p                                                                                                                                                                                                                                                         |             6.2 |
| qsfp1_mgt_refclk_1               | qsfp1_mgt_refclk_1_p                                                                                                                                                                                                                                                         |             6.2 |
| txoutclkpcs_out[0]               | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                   |             6.2 |
| txoutclkpcs_out[0]_1             | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
| txoutclkpcs_out[0]_2             | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
| txoutclkpcs_out[0]_3             | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
| txoutclkpcs_out[0]_4             | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                   |             6.2 |
| txoutclkpcs_out[0]_5             | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
| txoutclkpcs_out[0]_6             | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
| txoutclkpcs_out[0]_7             | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             6.2 |
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| fpga                                |     2.872 |
|   core_inst                         |     0.171 |
|     eth_axis_rx_inst                |     0.007 |
|     eth_axis_tx_inst                |     0.003 |
|     eth_mac_10g_fifo_inst           |     0.105 |
|       eth_mac_10g_inst              |     0.089 |
|       rx_fifo                       |     0.007 |
|       tx_fifo                       |     0.009 |
|     udp_complete_inst               |     0.050 |
|       ip_arb_mux_inst               |     0.003 |
|       ip_complete_64_inst           |     0.031 |
|       udp_64_inst                   |     0.016 |
|     udp_payload_fifo                |     0.007 |
|   qsfp0_phy_inst                    |     1.302 |
|     phy1.eth_xcvr_phy_1             |     0.332 |
|       phy_inst                      |     0.017 |
|       xcvr.eth_xcvr_gt_full_inst    |     0.314 |
|     phy2.eth_xcvr_phy_2             |     0.323 |
|       phy_inst                      |     0.009 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
|     phy3.eth_xcvr_phy_3             |     0.323 |
|       phy_inst                      |     0.009 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
|     phy4.eth_xcvr_phy_4             |     0.324 |
|       phy_inst                      |     0.010 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
|   qsfp1_phy_inst                    |     1.295 |
|     phy1.eth_xcvr_phy_1             |     0.325 |
|       phy_inst                      |     0.011 |
|       xcvr.eth_xcvr_gt_full_inst    |     0.314 |
|     phy2.eth_xcvr_phy_2             |     0.323 |
|       phy_inst                      |     0.009 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
|     phy3.eth_xcvr_phy_3             |     0.323 |
|       phy_inst                      |     0.009 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
|     phy4.eth_xcvr_phy_4             |     0.324 |
|       phy_inst                      |     0.009 |
|       xcvr.eth_xcvr_gt_channel_inst |     0.314 |
+-------------------------------------+-----------+


