M1 Vdd 2_p 3_c pmos P; right
M2 3_c 2_n 0 nmos N; right
W1 2_p 2_c; down, size=0.5
W2 2_c 2_n; down, size=0.5
W3 in 2_c; right
W4 3_c out; right
P1 in 0_2; down
P2 out 0_3; down
W5 0_2 0;right
W6 0 0_3;right
