library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity add32 is
    generic (
        larguraDados : natural := 32
    );
    Port ( A   : in  STD_LOGIC_VECTOR (larguraDados-1 downto 0) := (others => '0');
           B   : in  STD_LOGIC_VECTOR (larguraDados-1 downto 0) := (others => '0');
           X   : out STD_LOGIC_VECTOR (larguraDados-1 downto 0) := (others => '0');
end mux1;

architecture Behavioral of mux1 is
begin
    X <= A + B;
end Behavioral;