datapath schedul multipl suppli voltag level convert present algorithm call mover multipl oper voltag energi reduct minim datapath energi dissip use multipl suppli voltag singl voltag design critic path length clock period number control step limit minim voltag power multipl suppli voltag permit local voltag reduct take remain schedul slack mover initi find one minimum voltag entir datapath determin second voltag oper still schedul slack new voltag con introduc minim schedul slack remain mover exercis varieti dsp datapath exampl energi save rang 0 50 compar dual singl voltag result benefit go two three voltag never exceed 15 power suppli cost reflect save simpl analysi show energi save achiev even rel ineffici dcdc convert datapath resourc requir found vari greatli respect number suppli area penalti rang 0 170 implic multipl voltag design ic layout power suppli requir discuss b introduct great deal current research motiv need decreas power dissip satisfi requir increas comput capac portabl earlier abbrevi version work report proceed 1997 ieee intern symposium circuit system hong kong research support part arpa f3361595c1625 nsf career award 9501869mip assert program daah049610222 ibm attluc rockwel author address school electr comput engin purdu univers west lafayett indiana 479071285 usa permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit direct commerci advantag copi show notic first page initi screen display along full citat copyright compon work own other acm must honor abstract credit permit copi otherwis republish post server redistribut list use compon work work requir prior specif permiss andor fee permiss may request public dept acm inc 1515 broadway new york ny 10036 usa fax 1 212 8690481 permissionsacmorg c 1997 associ comput machineri inc system batteri life primari constraint power howev even nonport system scientif workstat power still seriou constraint due limit heat dissip one design techniqu promis substanti power reduct voltag scale term voltag scale refer tradeoff suppli voltag circuit area cmo devic paramet achiev reduc power dissip maintain circuit perform domin sourc power dissip convent cmo circuit due charg discharg circuit capacit switch static cmo switch power proport dd rabaey 1996 relationship provid strong incent lower suppli voltag especi sinc chang design paramet achiev linear save respect paramet chang penalti voltag reduct loss circuit perform propag delay cmo approxim proport vdd rabaey 1996 vt transistor threshold voltag varieti techniqu appli compens loss perform respect v dd includ reduct threshold voltag increas transistor width optim devic technolog lower suppli voltag shorten critic path data path mean parallel architectur pipelin data path design benefit voltag scale even without chang devic technolog algorithm transform schedul techniqu use increas latenc avail data path oper increas latenc allow oper execut lower suppli voltag without violat schedul constraint architecturedriven voltag scale name appli approach number research develop system propos method incorpor architectur driven voltag scale chandrakasan et al 1995 raghunathan jha 1994 raghunathan jha 1995 goodbi et al 1994 kumar et al 1995 sanmartin knight 1995 raje sarrafzadeh 1995 geboti 1995 hyper lp chandrakasan et al 1995 system appli transform data flow graph algorithm optim low power system accept algorithm given appli varieti techniqu schedul modul select resourc bind etc minim power dissip system mention tri exploit parallel algorithm shorten critic path reduc suppli voltag use system chandrakasan et al 1995 raghunathan jha 1994 raghunathan jha 1995 goodbi et al 1994 kumar et al 1995 geboti 1995 also minim switch capacit data path voltag scale approach requir ic oper singl suppli voltag although substanti energi save realiz singl minimum suppli voltag one alway take full advantag avail schedul slack reduc voltag nonuniform path length fix clock period fix number control step result schedul slack fulli exploit figur provid exampl type bottleneck nonuniform path length critic longest path determin minimum suppli voltag even though shorter path could execut still lower voltag meet time constraint clock period bottleneck oper use part clock period slack within clock period goe wast addit voltag would permit oper use entir clock period final fix number control step result fix clock period latenc constraint may lead unus clock cycl sequenc oper match number avail clock cycl a3 unus slack unus slack a3 unus slack nonuniform path length period number control step a3 a4fig 1 exampl schedul bottleneck literatur multipl voltag synthesi limit chang public address topic includ raje sarrafzadeh 1995 geboti 1995 johnson roy 1996 raje sarrafzadeh raje sarrafzadeh 1995 schedul data path assign voltag data path oper minim power given predetermin set suppli voltag logic level convers explicitli model formul geboti geboti 1995 use integ program approach schedul partit vlsi system across multipl chip oper differ suppli voltag johnson johnson roy 1996 use integ program choos voltag list candid schedul datapath oper model logic level convers assign voltag oper chang pedram chang pedram 1996 address nearli problem appli dynam program approach optim nonpipelin datapath modifi list schedul handl function pipelin datapath 2 datapath specif datapath specifi form data flow graph dfg vertex repres oper arc repres data flow latenc constraint dfg represent similar sequenc graph represent describ demich demich 1994 except hierarch condit graph entiti support dfg direct acycl graph gv e vertex set v edg set vertex correspond onetoon oper data path edg correspond onetoon depend two oper data flow latenc constraint associ vertex attribut specifi oper type adder multipli null oper op associ edg attribut indic latenc constraint start time sourc destin oper posit valu indic minimum delay oper start time magnitud neg valu specifi maximum allow delay destin sourc figur 2 provid simpl exampl datapath specif defin element dfg notat maximum latenc 1 sampl period data flow min latenc clock cycl adder 2s complement multipli sourc sink fig 2 sampl datapath specif key notat two type noop use refer transit non noop term transit use indic noop propag signal without delay cost neither type noop introduc delay power dissip serv vertic dfg latenc constraint attach transit noop treat signal logic level propag noop 3 mover schedul algorithm mover gener schedul select user specifi number suppli voltag level assign voltag oper mover use ilp method evalu feasibl candid suppli voltag select partit oper among differ power suppli produc minimum area schedul latenc constraint voltag select algorithm proce sever phase first mover determin maximum minimum bound time window oper must execut search minimum singl suppli voltag next mover partit datapath oper two group assign higher suppli voltag assign lower suppli voltag high voltag group initi fix voltag somewhat minimum singl voltag mover search minimum voltag lower group voltag lower group fix new minimum voltag upper group sought find three suppli schedul partit lower voltag group search new minimum voltag bottom middl upper group 31 ilp formul core mover integ linear program ilp use repeatedli evalu possibl suppli voltag partit oper differ power suppli produc schedul minim resourc usag case mover analyz dfg gener collect linear inequ repres preced constraint time constraint resourc constraint datapath schedul weight sum energi dissip oper use optim object partit oper evalu feasibl suppli voltag weight sum resourc usag serv optim object minim resourc inequ object function pack matrix coeffici fed ilp program solver cplex mover interpret result cplex annot dfg indic schedul time voltag assign architectur model assum mover depict figur 3 oper output regist oper output feed one regist regist oper voltag oper suppli input level convers need perform oper input oper oper oper regist level convert fig 3 mover architectur model mover ilp formul work dfg voltag assign oper may alreadi fix oper alreadi fix voltag formul choos two close space voltag minim energi voltag chosen close enough togeth level convers one ignor consequ level convers need account oper fix differ voltag interfac fix unfix oper 32 ilp decis variabl three categori decis variabl use mover ilp formul one set variabl form x il indic start time suppli voltag assign oper alreadi fix particular suppli voltag x begin execut clock cycl l use suppli voltag condit x il equal zero suppli voltag select limit two valu select lower select higher candid voltag anoth set variabl x il indic start time oper suppli voltag fix x indic oper start clock cycl l condit x il equal zero last group variabl ms indic alloc oper resourc possibl suppli voltag ms greater equal number resourc type alloc suppli voltag case integ rang 1 fix suppli correspond new candid suppli voltag 2 correspond suppli voltag alreadi fix 33 object function object function equat 1 estim energi requir one execut data path function voltag assign oper consid energi express split two part first nest summat count total energi contribut associ oper alreadi fix suppli voltag second nest summat count total energi contribut oper alreadi fix particular suppli voltag oper j fix suppli voltag eg first nest summat accumul energi oper j onrgj regist output oper j rnrg j fanout j level convers requir input index suppli voltag assign oper j fanout j fanout capacit load oper j c reg input capacit regist oper output connect decis variabl x jl use select lookup tabl valu oper regist level convers energi ad total energi must sum candid suppli voltag j clock cycl l possibl execut time window r j oper j e conv set dfg arc may requir level convers depend voltag assign v oper set dfg vertic noop v fix set dfg vertic oper fix particular voltag v free set vertic previous fix voltag oper j fix suppli voltag accumul energi oper regist level convers differ express free oper voltag express constant determin prior solv ilp formul consequ index j remov summat decis variabl x j2vfree voper x jl theta j2vfix voper x jl theta convers energi input free fix oper respect c input capacit oper ijij2econv i2vfix ijij2econv i2vfre cnrg fix ijij2econv i2vfix ijij2econv i2vfre equat 4 object function use minim resourc usag ms indic minimum number oper type suppli voltag need implement datapath oper type consid area aream oper repres set oper type exclud noop summat accumul estim total circuit resourc requir implement datapath m2moper aream theta ms 4 34 ilp constraint inequ equat 5 guarante one start time l assign oper suppli voltag alreadi fix equat 6 guarante one start time l suppli voltag assign oper suppli voltag assign equat 7 guarante voltag transit noop j match voltag oper suppli input transit noop v trnoop set vertic dfg correspond transient noop e set arc dfg l equat 8 enforc preced constraint specifi dfg simplifi version constraint use sourc destin oper fix voltag constraint adapt structur preced constraint shown geboti geboti 1992 produc facet schedul polytop arc j latenc lat ij 0 specifi minimum latenc start oper start oper j equat 8 defin set preced constraint inequ correspond dfg arc sourc destin oper free fix voltag simplifi version constraint use sourc destin oper fix voltagex del l l 1 0 l 2 l equat 9 enforc maximum latenc constraint specifi dfg arc j latenc lat ij 0 specifi maximum delay oper j oper equat 9 defin set maximum latenc constraint inequ correspond arc sourc destin oper fix voltag simplifi version constraint use sourc destin oper fix voltag remain equat simplif equat 9x l 2 lgammalat ij 1 equat 10 11 ensur resourc usag time step exceed resourc alloc given ms express left comput number oper type suppli voltag execut concurr clock cycl l ms indic number type resourc alloc suppli voltag equat 10 enforc resourc constraint enforc constraint fix oper free oper allow take one two candid voltag resourc constraint easili modifi support function pipelin sampl period l samp combin left hand side l l l l 1 lgammadel 1 ms l l 1 lgammadel 1 ms 11 tabl voltag search algorithm 1 choos start voltag v2 2 creat matrix ilp constraint inequ 3 obtain minimum energi solut inequ solut provid schedul map v1 v2 oper energi estim area estim datapath 4a solut found oper assign v1 choos new candid voltag midway v1 v lo go step 2 els must littl benefit assign oper v1 fix oper v2 4b els problem infeas choos new candid voltag midway v2 vhi go step 2 equat 12 enforc user specifi resourc constraint maxresm repres total number resourc type regardless voltag permit left side express accumul number resourc type alloc suppli voltag total allow exceed user specifi number resourc ms maxresm 8m 2 oper 12 35 voltag search mover search continu rang voltag seek minimum voltag one two three power suppli design user must specifi converg threshold v conv use determin voltag select accept close minimum let v hi v lo repres current upper lower bound suppli voltag search minimum singl suppli voltag oper initi consid free fix voltag search minimum set two three suppli voltag mover consid one power suppli time voltag fix oper alloc suppli voltag consider tabl outlin voltag search algorithm 36 partit partit process mover take free oper dfg alloc one two possibl power suppli partit perform singl minimum suppli voltag known group oper suppli voltag free oper choos two candid suppli voltag v v b one slightli v 1 slightli set ilp constraint inequ obtain minimum energi schedul oper assign v schedul slack avail may sever way oper partit case optim ilp solut maxim energi dissip lower voltag group ie put energi hungri oper lower voltag group tend maxim benefit reduc voltag lower group given success partit oper assign v put lower suppli voltag group oper assign v b put higher suppli voltag group partit fail oper alloc lower suppli voltag oper alloc higher suppli voltag ilp solver exce resourc limit first situat indic minimum singl voltag could bit lower event mover lower valu v v b vconvand tri partit lower v v b far lead complet infeas ilp problem second situat indic enough schedul slack avail oper bear reduct voltag case mover termin remedi third situat either increas resourc time limit ilp solver make problem smaller 4 character datapath resourc result present paper make use four type circuit resourc adder multipli regist level convert mover requir model energi delay type resourc function suppli voltag load capacit averag switch activ type resourc simul hspice use 08 micron mosi librari model level 3 mo model energi dissip worst case delay input capacit measur simul resourc 16 bit wide load capacit output 01pf input vector gener provid 50 switch activ 41 datapath oper regist optim oper energi delay scale function voltag assign evalu energi dissip e oper regist scale respect suppli voltag tabl ii nomin energi delay valu use mover resourc energi dc energi delay delay cin type pj pjpf ns nspf pf adder 84 200 120 35 0021 multipli 2966 200 185 333 0095 regist 312 200 048 225 0045 energi dissip oper regist measur nomin suppli voltag v 0 delay oper regist scale respect suppli voltag theta p0 propag delay measur nomin suppli voltag v 0 energi delay scale factor deriv directli cmo energi delay equat describ rabaey rabaey 1996 energi delay also scale linearli respect estim load capacit output signal tabl ii give model paramet use mover type resourc note regist delay given propag time rel clock edg regist setup time treat part datapath oper delay 42 level convers whenev one resourc drive input anoth resourc oper higher voltag level convers need interfac four altern consid accomplish omit level convert use chain invert success higher voltag use activ passiv pullup use differenti cascod voltag switch dcv circuit level convert chandrakasan et al 1994 usami horowitz 1995 omit level convert stepdown convers use dcv circuit stepup convers given appropri transistor size circuit exhibit static current path oper full 15v 50v rang input output suppli voltag model need could accur indic power dissip propag delay dcv level convert function input logic suppli voltag v 1 output logic suppli voltag v 2 load capacit circuit studi analyt hspice simul result determin suitabl form model equat coeffici equat calibr model equat would produc famili curv close match simul result v 1 rang 15v 5v rang suppli voltag level convert need typic energi dissip level convert found order 5 15pj per switch event per bit given 01pf load typic propag delay rang approxim 1n level convers 33v 5v 24v 33v propag delay becom larg input voltag level convert fall toward 2v 25v 5v convers delay 25n 2v 5v convers delay nearli 5n transistor 08u length 40u width except note m2n m3n m1n fig 4 dcv level convert 5 result 51 datapath exampl ilp schedul optim result present six exampl data path four point fft fft4 5th order ellipt wave filter benchmark ellip rao 1992 6th order autoregress lattic filter lattic frequenc sampl filter fsamp three 2nd order stage one 1st order stage direct form 9 tap linear phase fir filter lfir9 5th order statespac realiz iir filter ssiir fft data path complex signal path split real imaginari data flow data path signal model noncomplex integ valu data flow taken 16 bit wide switch activ node assum 50 ie probabl transit select 1 bit signal 50 one sampl interv exampl model one sampl period data flow latenc constraint specifi feedback signal loop start finish within sampl period complet unrol loop span multipl sampl period broken data flow pass one sampl period next repres input output node dfg connect backward arc specifi maximum latenc constraint input output 20n clock specifi exampl latenc constraint specifi data introduct interv equal maximum delay input output data path 52 mover result figur present energi reduct result leftmost column identifi particular datapath topolog indic number oper addit name latclk x 1 2 3 min datapath max max voltag exechost min latunlim resourc energi ratio vs 1 suppli energi add nr nr 0271 23 36 0231 1144 23 36 0401 1148 23 36 0481 1233 19 24 36 0721 1235 26 add 23 36 1532 2206 19 24 36 2652 2181 23 36 3432 1631 19 24 36 5302 1600 23 36 3772 1963 nr nr nr 6022 23 36 5062 1237 nr nr nr 1012 add 35 49 0722 13904 mult 30 35 49 1402 12538 nr nr nr 4102 30 35 49 6882 14342 23 30 36 5992 8480 14 add 42 48 2281 15882 9 mult nr nr nr 4571 38 del 1111 36 2101 8828 24 30 36 8851 5401 23 30 36 9821 6263 24 30 6001 5768 16 30 30 9601 6191 8 add 35 49 0721 6344 5 mult 30 35 49 1381 5683 8 del 88 36 0431 4923 23 36 0981 2415 23 30 36 1481 3434 24 30 1471 3213 16 30 31 2371 3717 add 30 49 0521 15770 mult nr nr nr 0831 24 30 36 4671 6250 nr nr nr 1251 fig 5 multivoltag energi save multipl sampl period delay perform one iter data path max latclk specifi maximum latenc equal data sampl rate maximum number control step clk given term number clock cycl max specifi maximum number adder multipli circuit permit design valu indic unlimit resourc permit column head voltag 1 2 3 indic suppli voltag select mover use fill voltag column 2 3 case one two suppli voltag result present string nr voltag column 1 2 indic solut two suppli voltag could obtain nr three column indic solut three suppli voltag could obtain exec column report minut execut time real cpu requir obtain result number parenthesi identifi type machin use obtain result 1 indic sparcserv 1000 4 processor 320mb ram 2 indic sparc 5 64mb ram bar graph center repres normal energi consumpt test case energi result divid singl suppli voltag unlimit resourc minimum latenc result obtain normal valu singl suppli voltag result shown black bar result shown gray style present intend visual emphas effect differ latenc resourc suppli voltag constraint energi estim rightmost column present absolut energi estim unit figur 6 present area penalti result two column mean correspond column figur 5 except bar graph area column right area valu weight sum minimum circuit resourc requir implement datapath schedul resourc bit wide weight follow adder1 multiplier16 register075 level converter015 weight proport transistor count resourc area valu divid area estim correspond singl voltag result singl voltag result shown black bar two three voltag result shown gray 53 observ preced result permit sever observ made regard effect latenc circuit resourc suppli voltag constraint energi save area cost execut time primari object minim energi dissip use multipl voltag especi interest comparison multipl suppli voltag result minimum singl suppli voltag result energi save rang 0 50 observ compar multipl singl voltag result estim area penalti rang slight improv 170 increas area actual area penalti could higher sinc estim consid number circuit resourc use clear correl energi save area penalti look complet set result sometim substanti energi save achiev minim increas circuit resourc time even small energi save incur larg area cost name latclk x 1 2 3 area ratio vs 1 suppli adder1 area add nr nr 23 36 304 23 36 304 23 36 228 19 24 36 228 44 12 23 14 26 add 23 36 1265 19 24 36 128 23 36 133 19 24 36 169 23 36 1285 19 24 36 23 36 118 19 24 36 add 35 49 888 mult 30 35 49 8985 nr nr nr 30 35 49 391 23 30 36 4185 14 add 42 48 1362 9 mult nr nr nr 1694 38 del 1111 36 8375 24 30 36 12015 23 30 36 8995 24 30 882 16 30 30 901 8 add 35 49 948 5 mult 30 35 49 981 8 del 88 36 4275 23 36 873 23 30 36 47 24 30 4555 16 30 31 473 add 30 49 174 mult nr nr nr 24 30 36 18175 nr nr nr fig 6 multivoltag area penalti consid impact latenc constraint alon effect area energi easier observ case multipl voltag area penalti greatest minimum latenc unlimit resourc test case also observ increas latenc constraint alway led lower energi given number suppli voltag howev effect latenc constraint singl vs multipl voltag tradeoff vari greatli one exampl anoth result multipl voltag favor situat singl suppli voltag solut benefit increas latenc perhap due control step bottleneck illustr earlier figur 1 effect resourc constraint energi save also rel easi observ surprisingli resourc constraint tend produc lowest area penalti reason area penalti resourc constrain case sometim minimum singl suppli solut requir resourc permit energi estim base resourc constrain schedul consist higher estim base unlimit resourc schedul result present previous includ energi area cost associ multiplex would requir support share function unit regist howev analysi multiplex requir schedul indic multiplex would chang rel tradeoff number voltag energi dissip circuit area case energi area cost increas substanti 50 energi 108 area comparison one two three voltag alway either similar earlier result shift somewhat favor multipl voltag maximum energi save 54 averag 32 compar two suppli voltag one maximum area penalti 132 averag 42 result three suppli voltag best slightli better two suppli result multiplex cost estim follow manner simpl greedi algorithm use assign function unit oper regist data valu given resourc bind determin fanin function unit regist assum passgat multiplex implement estim worst case capacit signal path total gate capacit switch control line rel circuit area function fanin data bu width singl pass gate turn estim add 5ff load data input bit 5ff control input multiplex circuit area pass gate taken 007theta area one bit slice full adder multiplex capacit area ad cost alreadi use mover mover use gener new datapath schedul account cost case suppli voltag elev slightli rel previou result order compens increas propag delay 6 design issu sever design issu design need take consider multipl voltag design target fabric particular effect multipl voltag oper ic layout power suppli requir consid section discuss issu identifi improv would allow mover complet take account 61 layout follow way multipl voltag design may affect ic layout 1 multipl suppli gener offchip addit power ground pin requir 2 may necessari partit chip separ region oper region oper suppli voltag 3 kind isol need region oper differ voltag may limit voltag differ toler region protect latchup may need logic interfac region differ voltag design rule rout may need deal signal one voltag pass region anoth voltag isol requir differ voltag region probabl adequ address increas use substrat contact separ rout power ground increas minimum space rout exampl one signal 2v swing anoth 5v swing slightli increas space well practic increas circuit area somewhat effect small comparison increas circuitri adder multipli regist etc need support parallel oper reduc suppli voltag area isol mitig group togeth resourc particular voltag common region isol need peripheri region layout issu incorpor multipl voltag schedul perhap greatest impact relat group oper particular suppli voltag common region close intermingl oper differ voltag could lead complex rout region increas need level convers increas risk latchup assign highli connect oper voltag could improv rout also lead fewer voltag region chip less space lost isol voltag region fewer signal pass region oper differ voltag 62 circuit design circuit design issu still need address mover includ altern level convert design control logic design altern level convert design combin regist level convert consid dcv convert design consid paper exhibit static power consumpt short circuit energi problem delay energi also increas greatli input voltag level convert becom small mover make assumpt datapath control clock conveni schedul energi estim requir support control logic assum entir control datapath accomplish select clock regist switch multiplex requir special gate clock regist 63 power suppli implement multipl voltag datapath decis must made regard voltag select type power suppli use regard voltag select must decid mani suppli use determin whether nonstandard voltag accept regard type power suppli consid choic gener voltag onchip offchip choic depend larg applic chip heat dissip primari constraint voltag would gener chip dcdc convers effici would low prioriti batteri life bottleneck dcdc convers effici determin whether multipl voltag reap energi save simpl analysi provid insight condit new suppli voltag could justifi batteri power system would need dc dc convert obtain new voltag let repres effici dc dc convert effici easili describ power output datapath divid power input dcdc convert model explicitli repres effect amount load choic voltag convert effici tri determin degre convert effici need order make new suppli voltag viabl convers given dcdc convert known effici want know much voltag reduct need justifi use convert let ff repres fraction switch capacit datapath alloc new suppli voltag v 1 repres primari suppli voltag repres new reduc suppli voltag consider e 1 repres energi dissip datapath oper singl suppli voltag v 1 energi e 1 split portion ff repres circuitri run voltag v 2 remain portion continu run new suppli voltag v 2 introduc first term equat scale factor v 2v 2 new datapath energi dissip ignor dcdc becom howev energi lost dcdc convert equal energi circuitri oper v 2 divid effici convert bit algebra manipul reveal system energi save includ convert loss function ff v 1 v 2 lost consid simpl exampl let suppos 60 circuit oper voltag v 2 given ideal dcdc convert energi save would 36 howev convert effici consid save drop half 17 breakeven point occur 2 last exampl convert effici least 41 avoid lose energi practic breakeven point somewhat higher due logic level convers requir within datapath preced analysi suggest dc dc convert exceedingli effici order achiev energi save voltag reduct mere 33v 30v dcdc convert effici would least 83 convert design avail easili exceed effici requir stratako et al stratako et al 1994 design dcdc convert achiev better 90 effici 6v 15v voltag reduct 7 conclus paper present mover tool reduc energi dissip datapath design use multipl suppli voltag area estim produc base minimum number circuit resourc requir implement design one two three suppli voltag design gener consider circuit design user control latenc constraint resourc constraint total number control step clock period voltag rang number power suppli mover use examin tradeoff effect constraint energi area estim mover iter search voltag rang minimum voltag feasibl one two three suppli solut exact ilp formul use evalu schedul feasibl voltag select ilp formul use determin oper assign power suppli mover exercis six differ datapath specif subject varieti latenc resourc power suppli constraint total 70 test case test case modest size rang 13 26 datapath oper 2 24 control step result indic datapath specif benefit significantli use multipl voltag mani case energi reduc substanti go one two suppli voltag improv much 50 observ 2030 save typic ad third suppli produc rel littl improv two suppli 15 improv result mover compar mani case better result obtain use mesv minimum energi schedul voltag select ilp formul present johnson roy 1996 behavior respect latenc resourc suppli voltag constraint similar mover mesv improv rel pure ilp formul due fact ilp formul could select discret set voltag wherea mover select continu rang voltag acknowledg would like thank jame cutler program work low power research group purdu anonym review critiqu r optim power use transform design portabl system energi minim use multipl suppli voltag synthesi optim digit circuit optim vlsi architectur synthesi area ilp model simultan schedul partit low power system map microarchitectur synthesi performanceconstrain optim select suppli voltag level convers data path schedul resourc constraint digit integr circuit behavior synthesi low power iter improvementalgorithm low power data path synthesi variabl voltag schedul fifth order ellipt wave filter benchmark cluster voltag scale techniqu lowpow design tr optim vlsi architectur synthesi powerprofil cluster voltag scale techniqu lowpow design variabl voltag schedul iter improv algorithm low power data path synthesi digit integr circuit energi minim use multipl suppli voltag synthesi optim digit circuit profiledriven behavior synthesi lowpow vlsi system optim select suppli voltag level convers data path schedul resourc constraint behavior synthesi low power microarchitectur synthesi performanceconstrain lowpow vlsi design ctr saraju p mohanti n ranganathan sunil k chappidi simultan peak averag power minim datapath schedul dsp processor proceed 13th acm great lake symposium vlsi april 2829 2003 washington c usa tohru ishihara hiroto yasuura voltag schedul problem dynam variabl voltag processor proceed 1998 intern symposium low power electron design p197202 august 1012 1998 monterey california unit state ling wang yingtao jiang henri selvaraj schedul optim voltag select multipl suppli voltag resourc constraint integr vlsi journal v40 n2 p174182 februari 2007 ali manzak chaitali chakrabarti low power schedul scheme resourc oper multipl voltag ieee transact larg scale integr vlsi system v10 n1 p614 212002 ling wang yingtao jiang henri selvaraj schedul partit scheme low power design use multipl suppli voltag journal supercomput v35 n1 p93113 januari 2006 dongxin wen ling wang yingtao jiang henri selvaraj power optim simultan schedul partit multipl voltag proceed 7th wsea intern confer mathemat method comput techniqu electr engin p156161 octob 2729 2005 sofia bulgaria ashok kumar magdi bayoumi moham elgamel methodolog low power schedul resourc oper multipl voltag integr vlsi journal v37 n1 p2962 februari 2004 amitabh menon k nandi mahesh mehendal multivoltag schedul voltagepartit variabl storag proceed intern symposium low power electron design august 2527 2003 seoul korea woocheol kwon taewhan kim optim voltag alloc techniqu dynam variabl voltag processor proceed 40th confer design autom june 0206 2003 anaheim ca usa saraju p mohanti n ranganathan sunil k chappidi ilp model simultan energi transient power minim behavior synthesi acm transact design autom electron system toda v11 n1 p186212 januari 2006 inki hong miodrag potkonjak mani b srivastava onlin schedul hard realtim task variabl voltag processor proceed 1998 ieeeacm intern confer computeraid design p653656 novemb 0812 1998 san jose california unit state inki hong darko kirovski gang qu miodrag potkonjak mani b srivastava power optim variabl voltag corebas system proceed 35th annual confer design autom p176181 june 1519 1998 san francisco california unit state ling wang yingtao jiang henri selvaraj multipl voltag synthesi scheme low power design time resourc constraint integr computeraid engin v12 n4 p369378 octob 2005 shaoxiong hua gang qu approach maximum energi save embed system multipl voltag proceed ieeeacm intern confer computeraid design p26 novemb 0913 woocheol kwon taewhan kim optim voltag alloc techniqu dynam variabl voltag processor acm transact embed comput system tec v4 n1 p211230 februari 2005 gang qu limit energi save dynam voltag scale proceed 2001 ieeeacm intern confer computeraid design novemb 0408 2001 san jose california hsuehchih yang lanrong dung multiplevoltag highlevel synthesi use algorithm transform proceed 2005 confer asia south pacif design autom januari 1821 2005 shanghai china deme chen jason cong yipe fan junjuan xu optim studi resourc bind multivdd proceed 43rd annual confer design autom juli 2428 2006 san francisco ca usa saraju p mohanti n ranganathan energyeffici datapath schedul use multipl voltag dynam clock acm transact design autom electron system toda v10 n2 p330353 april 2005 deme chen jason cong junjuan xu optim modul voltag assign lowpow proceed 2005 confer asia south pacif design autom januari 1821 2005 shanghai china liqiong wei zhanp chen mark johnson kaushik roy vivek de design optim low voltag high perform dual threshold cmo circuit proceed 35th annual confer design autom p489494 june 1519 1998 san francisco california unit state deme chen jason cong junjuan xu optim simultan modul multivoltag assign low power acm transact design autom electron system toda v11 n2 p362386 april 2006 krishnan srinivasan karam chatha integ linear program heurist techniqu systemlevel low power schedul multiprocessor architectur throughput constraint integr vlsi journal v40 n3 p326354 april 2007 diana marculescu anoop iyer applicationdriven processor design explor powerperform tradeoff analysi proceed 2001 ieeeacm intern confer computeraid design novemb 0408 2001 san jose california