Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Apr  4 10:11:15 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1060)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2248)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1060)
---------------------------
 There are 1060 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2248)
---------------------------------------------------
 There are 2248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2264          inf        0.000                      0                 2264           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2264 Endpoints
Min Delay          2264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_12_12/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.022ns  (logic 2.606ns (11.834%)  route 19.416ns (88.166%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         7.926    15.050    dmem/aluResult[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124    15.174 r  dmem/registers_reg_0_15_12_12_i_39/O
                         net (fo=1, routed)           1.035    16.209    dmem/registers_reg_0_15_12_12_i_39_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124    16.333 r  dmem/registers_reg_0_15_12_12_i_19/O
                         net (fo=1, routed)           0.000    16.333    dmem/registers_reg_0_15_12_12_i_19_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.209    16.542 r  dmem/registers_reg_0_15_12_12_i_13/O
                         net (fo=1, routed)           1.170    17.712    dmem/registers_reg_0_15_12_12_i_13_n_0
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.325    18.037 r  dmem/registers_reg_0_15_12_12_i_9/O
                         net (fo=1, routed)           1.926    19.963    program_counter/registers_reg_0_15_12_12_i_1_2
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.326    20.289 r  program_counter/registers_reg_0_15_12_12_i_4/O
                         net (fo=1, routed)           0.955    21.244    program_counter/registers_reg_0_15_12_12_i_4_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124    21.368 r  program_counter/registers_reg_0_15_12_12_i_1/O
                         net (fo=2, routed)           0.654    22.022    register/registers_reg_0_15_12_12/D
    SLICE_X6Y26          RAMD32                                       r  register/registers_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_12_12/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.833ns  (logic 2.606ns (11.936%)  route 19.227ns (88.064%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         7.926    15.050    dmem/aluResult[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.124    15.174 r  dmem/registers_reg_0_15_12_12_i_39/O
                         net (fo=1, routed)           1.035    16.209    dmem/registers_reg_0_15_12_12_i_39_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124    16.333 r  dmem/registers_reg_0_15_12_12_i_19/O
                         net (fo=1, routed)           0.000    16.333    dmem/registers_reg_0_15_12_12_i_19_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.209    16.542 r  dmem/registers_reg_0_15_12_12_i_13/O
                         net (fo=1, routed)           1.170    17.712    dmem/registers_reg_0_15_12_12_i_13_n_0
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.325    18.037 r  dmem/registers_reg_0_15_12_12_i_9/O
                         net (fo=1, routed)           1.926    19.963    program_counter/registers_reg_0_15_12_12_i_1_2
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.326    20.289 r  program_counter/registers_reg_0_15_12_12_i_4/O
                         net (fo=1, routed)           0.955    21.244    program_counter/registers_reg_0_15_12_12_i_4_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124    21.368 r  program_counter/registers_reg_0_15_12_12_i_1/O
                         net (fo=2, routed)           0.465    21.833    register/registers_reg_0_15_12_12/D
    SLICE_X6Y26          RAMD32                                       r  register/registers_reg_0_15_12_12/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_9_9/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.272ns  (logic 2.604ns (12.242%)  route 18.668ns (87.758%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         7.812    14.936    dmem/aluResult[0]
    SLICE_X14Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.060 r  dmem/registers_reg_0_15_9_9_i_48/O
                         net (fo=1, routed)           1.059    16.119    dmem/registers_reg_0_15_9_9_i_48_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.243 r  dmem/registers_reg_0_15_9_9_i_21/O
                         net (fo=1, routed)           0.000    16.243    dmem/registers_reg_0_15_9_9_i_21_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    16.452 r  dmem/registers_reg_0_15_9_9_i_14/O
                         net (fo=1, routed)           1.275    17.727    dmem/registers_reg_0_15_9_9_i_14_n_0
    SLICE_X5Y45          LUT3 (Prop_lut3_I2_O)        0.323    18.050 r  dmem/registers_reg_0_15_9_9_i_8/O
                         net (fo=1, routed)           1.571    19.620    program_counter/registers_reg_0_15_9_9_i_1_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.326    19.946 r  program_counter/registers_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.823    20.769    program_counter/registers_reg_0_15_9_9_i_3_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.124    20.893 r  program_counter/registers_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.378    21.272    register/registers_reg_0_15_9_9/D
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_11_11/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.259ns  (logic 2.792ns (13.133%)  route 18.467ns (86.867%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.966 r  alu_unit/result0_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.045     7.011    alu_unit/result02_in[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.303     7.314 r  alu_unit/data_mem[1][7]_i_5/O
                         net (fo=685, routed)         7.944    15.258    dmem/aluResult[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  dmem/registers_reg_0_15_11_11_i_38/O
                         net (fo=1, routed)           0.961    16.343    dmem/registers_reg_0_15_11_11_i_38_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.124    16.467 r  dmem/registers_reg_0_15_11_11_i_17/O
                         net (fo=1, routed)           0.000    16.467    dmem/registers_reg_0_15_11_11_i_17_n_0
    SLICE_X1Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    16.679 r  dmem/registers_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           1.005    17.684    dmem/registers_reg_0_15_11_11_i_11_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.327    18.011 r  dmem/registers_reg_0_15_11_11_i_8/O
                         net (fo=1, routed)           1.378    19.389    program_counter/registers_reg_0_15_11_11_i_1_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.326    19.715 r  program_counter/registers_reg_0_15_11_11_i_4/O
                         net (fo=1, routed)           1.095    20.811    program_counter/registers_reg_0_15_11_11_i_4_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124    20.935 r  program_counter/registers_reg_0_15_11_11_i_1/O
                         net (fo=2, routed)           0.324    21.259    register/registers_reg_0_15_11_11/D
    SLICE_X6Y26          RAMD32                                       r  register/registers_reg_0_15_11_11/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_11_11/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.259ns  (logic 2.792ns (13.133%)  route 18.467ns (86.867%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.966 r  alu_unit/result0_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.045     7.011    alu_unit/result02_in[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.303     7.314 r  alu_unit/data_mem[1][7]_i_5/O
                         net (fo=685, routed)         7.944    15.258    dmem/aluResult[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  dmem/registers_reg_0_15_11_11_i_38/O
                         net (fo=1, routed)           0.961    16.343    dmem/registers_reg_0_15_11_11_i_38_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.124    16.467 r  dmem/registers_reg_0_15_11_11_i_17/O
                         net (fo=1, routed)           0.000    16.467    dmem/registers_reg_0_15_11_11_i_17_n_0
    SLICE_X1Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    16.679 r  dmem/registers_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           1.005    17.684    dmem/registers_reg_0_15_11_11_i_11_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.327    18.011 r  dmem/registers_reg_0_15_11_11_i_8/O
                         net (fo=1, routed)           1.378    19.389    program_counter/registers_reg_0_15_11_11_i_1_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.326    19.715 r  program_counter/registers_reg_0_15_11_11_i_4/O
                         net (fo=1, routed)           1.095    20.811    program_counter/registers_reg_0_15_11_11_i_4_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124    20.935 r  program_counter/registers_reg_0_15_11_11_i_1/O
                         net (fo=2, routed)           0.324    21.259    register/registers_reg_0_15_11_11/D
    SLICE_X6Y26          RAMD32                                       r  register/registers_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_13_13/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.085ns  (logic 2.367ns (11.226%)  route 18.718ns (88.774%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         8.585    15.709    dmem/aluResult[0]
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.833 r  dmem/registers_reg_0_15_13_13_i_59/O
                         net (fo=1, routed)           0.000    15.833    dmem/registers_reg_0_15_13_13_i_59_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    16.047 r  dmem/registers_reg_0_15_13_13_i_31/O
                         net (fo=1, routed)           0.000    16.047    dmem/registers_reg_0_15_13_13_i_31_n_0
    SLICE_X14Y58         MUXF8 (Prop_muxf8_I1_O)      0.088    16.135 r  dmem/registers_reg_0_15_13_13_i_17/O
                         net (fo=1, routed)           0.868    17.003    dmem/registers_reg_0_15_13_13_i_17_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.319    17.322 r  dmem/registers_reg_0_15_13_13_i_10/O
                         net (fo=1, routed)           1.965    19.287    program_counter/registers_reg_0_15_13_13_i_1_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.124    19.411 r  program_counter/registers_reg_0_15_13_13_i_5/O
                         net (fo=1, routed)           0.652    20.063    register/registers_reg_0_15_13_13_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124    20.187 r  register/registers_reg_0_15_13_13_i_1/O
                         net (fo=2, routed)           0.898    21.085    register/registers_reg_0_15_13_13/D
    SLICE_X6Y27          RAMD32                                       r  register/registers_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_9_9/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.083ns  (logic 2.604ns (12.351%)  route 18.479ns (87.649%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         7.812    14.936    dmem/aluResult[0]
    SLICE_X14Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.060 r  dmem/registers_reg_0_15_9_9_i_48/O
                         net (fo=1, routed)           1.059    16.119    dmem/registers_reg_0_15_9_9_i_48_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.243 r  dmem/registers_reg_0_15_9_9_i_21/O
                         net (fo=1, routed)           0.000    16.243    dmem/registers_reg_0_15_9_9_i_21_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    16.452 r  dmem/registers_reg_0_15_9_9_i_14/O
                         net (fo=1, routed)           1.275    17.727    dmem/registers_reg_0_15_9_9_i_14_n_0
    SLICE_X5Y45          LUT3 (Prop_lut3_I2_O)        0.323    18.050 r  dmem/registers_reg_0_15_9_9_i_8/O
                         net (fo=1, routed)           1.571    19.620    program_counter/registers_reg_0_15_9_9_i_1_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.326    19.946 r  program_counter/registers_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.823    20.769    program_counter/registers_reg_0_15_9_9_i_3_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.124    20.893 r  program_counter/registers_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.189    21.083    register/registers_reg_0_15_9_9/D
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_9_9/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_13_13/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.896ns  (logic 2.367ns (11.327%)  route 18.529ns (88.673%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         8.585    15.709    dmem/aluResult[0]
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.833 r  dmem/registers_reg_0_15_13_13_i_59/O
                         net (fo=1, routed)           0.000    15.833    dmem/registers_reg_0_15_13_13_i_59_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    16.047 r  dmem/registers_reg_0_15_13_13_i_31/O
                         net (fo=1, routed)           0.000    16.047    dmem/registers_reg_0_15_13_13_i_31_n_0
    SLICE_X14Y58         MUXF8 (Prop_muxf8_I1_O)      0.088    16.135 r  dmem/registers_reg_0_15_13_13_i_17/O
                         net (fo=1, routed)           0.868    17.003    dmem/registers_reg_0_15_13_13_i_17_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.319    17.322 r  dmem/registers_reg_0_15_13_13_i_10/O
                         net (fo=1, routed)           1.965    19.287    program_counter/registers_reg_0_15_13_13_i_1_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.124    19.411 r  program_counter/registers_reg_0_15_13_13_i_5/O
                         net (fo=1, routed)           0.652    20.063    register/registers_reg_0_15_13_13_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124    20.187 r  register/registers_reg_0_15_13_13_i_1/O
                         net (fo=2, routed)           0.709    20.896    register/registers_reg_0_15_13_13/D
    SLICE_X6Y27          RAMD32                                       r  register/registers_reg_0_15_13_13/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_4_4/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.856ns  (logic 2.257ns (10.822%)  route 18.599ns (89.178%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         8.689    15.813    dmem/aluResult[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    15.937 r  dmem/registers_reg_0_15_4_4_i_32/O
                         net (fo=1, routed)           0.546    16.483    dmem/registers_reg_0_15_4_4_i_32_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  dmem/registers_reg_0_15_4_4_i_12/O
                         net (fo=1, routed)           0.000    16.607    dmem/registers_reg_0_15_4_4_i_12_n_0
    SLICE_X13Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    16.819 r  dmem/registers_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           1.137    17.956    dmem/registers_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.299    18.255 r  dmem/registers_reg_0_15_4_4_i_2/O
                         net (fo=1, routed)           1.826    20.081    program_counter/registers_reg_0_15_4_4
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124    20.205 r  program_counter/registers_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.651    20.856    register/registers_reg_0_15_4_4/D
    SLICE_X6Y25          RAMD32                                       r  register/registers_reg_0_15_4_4/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_4_4/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.856ns  (logic 2.257ns (10.822%)  route 18.599ns (89.178%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          1.373     1.829    program_counter/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  program_counter/g0_b3/O
                         net (fo=48, routed)          1.620     3.573    register/registers_reg_0_15_0_0/A3
    SLICE_X6Y26          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.697 r  register/registers_reg_0_15_0_0/SP/O
                         net (fo=30, routed)          1.721     5.418    program_counter/read_data2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.542 r  program_counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.542    alu_unit/registers_reg_0_15_0_0_i_3_0[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.789 r  alu_unit/result0_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           1.036     6.825    alu_unit/result02_in[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.299     7.124 r  alu_unit/data_mem[2][7]_i_6/O
                         net (fo=628, routed)         8.689    15.813    dmem/aluResult[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    15.937 r  dmem/registers_reg_0_15_4_4_i_32/O
                         net (fo=1, routed)           0.546    16.483    dmem/registers_reg_0_15_4_4_i_32_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  dmem/registers_reg_0_15_4_4_i_12/O
                         net (fo=1, routed)           0.000    16.607    dmem/registers_reg_0_15_4_4_i_12_n_0
    SLICE_X13Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    16.819 r  dmem/registers_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           1.137    17.956    dmem/registers_reg_0_15_4_4_i_6_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.299    18.255 r  dmem/registers_reg_0_15_4_4_i_2/O
                         net (fo=1, routed)           1.826    20.081    program_counter/registers_reg_0_15_4_4
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124    20.205 r  program_counter/registers_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.651    20.856    register/registers_reg_0_15_4_4/D
    SLICE_X6Y25          RAMD32                                       r  register/registers_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_6_6/DP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_6_6/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_6_6/SP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_6_6/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_7_7/DP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_7_7/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_7_7/SP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_7_7/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_8_8/DP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_8_8/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_8_8/DP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_8_8/SP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_8_8/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_8_8/SP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_9_9/DP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_9_9/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_9_9/DP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_9_9/SP/WADR1
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[2]/Q
                         net (fo=15, routed)          0.186     0.327    program_counter/Q[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  program_counter/g0_b1__0/O
                         net (fo=48, routed)          0.258     0.629    register/registers_reg_0_15_9_9/A1
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_9_9/SP/WADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            program_counter/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.294ns (42.423%)  route 0.399ns (57.577%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[3]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[3]/Q
                         net (fo=15, routed)          0.166     0.307    program_counter/Q[2]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.352 r  program_counter/g0_b5__0/O
                         net (fo=50, routed)          0.233     0.585    program_counter/instruction[13]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  program_counter/pc[3]_i_5/O
                         net (fo=1, routed)           0.000     0.630    program_counter/pc[3]_i_5_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.693 r  program_counter/pc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.693    program_counter/pc_reg[3]_i_1_n_4
    SLICE_X1Y23          FDCE                                         r  program_counter/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register/registers_reg_0_15_6_6/DP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.231ns (33.205%)  route 0.465ns (66.795%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  program_counter/pc_reg[1]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  program_counter/pc_reg[1]/Q
                         net (fo=16, routed)          0.194     0.335    program_counter/Q[0]
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.045     0.380 f  program_counter/g0_b6__0/O
                         net (fo=50, routed)          0.150     0.530    program_counter/instruction[14]
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.575 r  program_counter/registers_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.121     0.696    register/registers_reg_0_15_6_6/WE
    SLICE_X2Y25          RAMD32                                       r  register/registers_reg_0_15_6_6/DP/WE
  -------------------------------------------------------------------    -------------------





