# Organizer Project
This is a small project which was the final assignment in "Digital Circuits" Lab. The organizer has 3 modes, which can be run simultaneously: clock, timer and stopper. The project has been acomplished using schematic block diagrams and a few modules written with Verilog/VHDL.

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide1.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide2.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide3.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide4.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide5.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide6.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide7.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide8.PNG">

<img src="https://github.com/RomanRevzin/organizer_project/blob/main/slides/Slide9.PNG">
