Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec 11 11:45:31 2023
| Host         : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zc706_fmc216_layer_control_sets_placed.rpt
| Design       : zc706_fmc216_layer
| Device       : xc7z045
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   750 |
|    Minimum number of control sets                        |   750 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2730 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   750 |
| >= 0 to < 4        |   166 |
| >= 4 to < 6        |    92 |
| >= 6 to < 8        |    56 |
| >= 8 to < 10       |    87 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     5 |
| >= 16              |   306 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7214 |         1995 |
| No           | No                    | Yes                    |            1863 |          643 |
| No           | Yes                   | No                     |            4867 |         1404 |
| Yes          | No                    | No                     |            1879 |          570 |
| Yes          | No                    | Yes                    |            2353 |          616 |
| Yes          | Yes                   | No                     |            3222 |         1075 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                          Clock Signal                                                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                 | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/dac_syncb[0]                                                                                                                                                                          |                2 |              2 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/dac_syncb[3]                                                                                                                                                                          |                2 |              2 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/dac_syncb[1]                                                                                                                                                                          |                2 |              2 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/dac_syncb[2]                                                                                                                                                                          |                2 |              2 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/rst_rdclk                                                                                                                                       |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              2 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/rst_rdclk                                                                                                                                        |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |              3 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                3 |              3 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |              3 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |              3 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                2 |              3 |         1.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                2 |              3 |         1.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |              3 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__6_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                  |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                      |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                               |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                4 |              4 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                4 |              4 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                4 |              4 |         1.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                4 |              4 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/sysref_r                                                                                           |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                4 |              4 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/sysref_r                                                                                           |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                               | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/sysref_r                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/st_state[3]_i_1_n_0                                                                                                                                                                               | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                3 |              4 |         1.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/cr[7]_i_1_n_0                                                                                                                                                                 | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/clock_sel0                                                                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/ext_trigger_buf                                            |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/lmkclk_bufg                                                                 |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sysref_bufg                                                                 |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/wb_state                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                3 |              5 |         1.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |              5 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | zynq_inst/processing_system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/byte_ctrl/bit_ctrl/eqOp                                                                                                                                                       | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                3 |              6 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/byte_ctrl/bit_ctrl/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/byte_count[7]_i_1_n_0                                                                              |                1 |              6 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/wait_time_cnt[6]_i_1__9_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/wait_time_cnt[6]_i_1__14_n_0                                                                             |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/byte_ctrl/c_state                                                                                                                                                             | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                4 |              7 |         1.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/wait_time_cnt[6]_i_1__5_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/wait_time_cnt[6]_i_1__3_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/wait_time_cnt[6]_i_1__1_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/wait_time_cnt[6]_i_1__13_n_0                                                                             |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/wait_time_cnt[6]_i_1__4_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/wait_time_cnt[6]_i_1__6_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/wait_time_cnt[6]_i_1__10_n_0                                                                             |                2 |              7 |         3.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/wait_time_cnt[6]_i_1__11_n_0                                                                             |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1__7_n_0                                                                              |                3 |              7 |         2.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/wait_time_cnt[6]_i_1__12_n_0                                                                             |                3 |              7 |         2.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/wait_time_cnt[6]_i_1__2_n_0                                                                              |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/init_wait_count                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/sel                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/wait_time_cnt[6]_i_1__8_n_0                                                                              |                3 |              7 |         2.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                              | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                               | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                4 |              8 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/mmcm_lock_count[7]_i_2__13_n_0                                                                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/mmcm_lock_count[7]_i_2__6_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/common_reset_i/sel                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/mmcm_lock_count[7]_i_2__5_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__7_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/mmcm_lock_count[7]_i_2__3_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/data_index_counter                                                                                                                                                                    | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/data_index_counter[7]_i_1_n_0                                                                                                                                        |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/ctr[7]_i_1_n_0                                                                                                                                                                | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                4 |              8 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/prer[8]                                                                                                                                                                       | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/prer[0]                                                                                                                                                                       | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/wb_dat_o[7]_i_1_n_0                                                                                                                                          |                5 |              8 |         1.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                        | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                        | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/txr                                                                                                                                                                           | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                1 |              8 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/mmcm_lock_count[7]_i_2__1_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/mmcm_lock_count[7]_i_2__8_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/mmcm_lock_count[7]_i_2__2_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/mmcm_lock_count[7]_i_2__11_n_0                                                                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/mmcm_lock_count[7]_i_2__14_n_0                                                                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sysref_bufg                                                                                                                                                                           |                8 |              8 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/mmcm_lock_count[7]_i_2__12_n_0                                                                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/mmcm_lock_count[7]_i_2__4_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                        | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/mmcm_lock_count[7]_i_2__9_n_0                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                2 |              8 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                               | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/frame_counter[7]_i_1_n_0                                                                           |                3 |              8 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/mmcm_lock_count[7]_i_2__10_n_0                                                                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                           |                3 |              8 |         2.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                3 |              9 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                3 |              9 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |              9 |         1.80 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                2 |              9 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/SR[0]                                                                                                    |                4 |             11 |         2.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/SR[0]                                                                                                    |                4 |             11 |         2.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/SR[0]                                                                                                    |                4 |             11 |         2.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rx_cdrlock_counter[10]_i_1_n_0                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/byte_ctrl/dcnt                                                                                                                                                                | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                2 |             11 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__11_n_0                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                5 |             13 |         2.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/wait_bypass_count[0]_i_2__14_n_0                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__8_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__10_n_0                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__12_n_0                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__9_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/wait_bypass_count[0]_i_2__13_n_0                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__7_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/clear                                                                                                    |                4 |             13 |         3.25 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/lmkclk_bufg                                                                 |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/lmkclk_bufg                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/pulseout                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sysref_bufg                                                                 |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sysref_bufg                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/pulseout                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[1].p2p_trigger_inst/pulseout                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_cid_ex_0/i_cid/i_cid_regs/i_cid_stellar_cmd/in_reg_addr[6]                                                                                                                                                    |               13 |             16 |         1.23 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/ext_trigger_buf                                            |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/dac_en_reg0                                                                                                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].p2p_trigger_inst/pulseout                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_top_inst/byte_ctrl/bit_ctrl/cnt[15]_i_1_n_0                                                                                                                                            | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/init0                                                                                                                                                                                             | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                4 |             16 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/ext_trigger_buf                                            | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/pulseout                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cntr_reg[0]0                                                                                                                                      |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/wait_bypass_count[0]_i_2__6_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/wait_bypass_count[0]_i_2__4_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/wait_bypass_count[0]_i_2__3_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/wait_bypass_count[0]_i_2__5_n_0                                                                                           | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/clear                                                                                                    |                5 |             17 |         3.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt5_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |             18 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt6_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt7_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                3 |             18 |         6.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                6 |             18 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt3_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                6 |             18 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                   |                5 |             18 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                4 |             18 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/time_out_counter                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/gt4_txresetfsm_i/reset_time_out__0                                                                                        |                5 |             18 |         3.60 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                6 |             21 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                               |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                4 |             22 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                5 |             22 |         4.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                4 |             22 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                6 |             22 |         3.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                6 |             22 |         3.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             22 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                6 |             22 |         3.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                3 |             22 |         7.33 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                6 |             22 |         3.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             22 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | zynq_inst/processing_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                9 |             22 |         2.44 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             22 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                5 |             22 |         4.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                4 |             22 |         5.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]              |                5 |             22 |         4.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                5 |             22 |         4.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                4 |             22 |         5.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                 |                                                                                                                                                                                                                                         |               12 |             24 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/config_rst_reg_n_0                                                                                 |                3 |             24 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/config_rst_reg_n_0                                                                                 |                3 |             24 |         8.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/config_rst_reg_n_0                                                                                 |                4 |             24 |         6.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/config_rst_reg_n_0                                                                                 |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | zynq_inst/processing_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |               11 |             25 |         2.27 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/config_rst_reg_n_0                                                                                 |                4 |             25 |         6.25 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/config_rst_reg_n_0                                                                                 |                4 |             25 |         6.25 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/config_rst_reg_n_0                                                                                 |                4 |             25 |         6.25 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/config_rst_reg_n_0                                                                                 |                6 |             25 |         4.17 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                7 |             27 |         3.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                7 |             27 |         3.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                9 |             27 |         3.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                9 |             27 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             27 |         5.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                6 |             27 |         4.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                7 |             27 |         3.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                7 |             27 |         3.86 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             27 |         5.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                7 |             27 |         3.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             27 |         5.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                7 |             27 |         3.86 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                8 |             27 |         3.38 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                5 |             27 |         5.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                6 |             27 |         4.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                5 |             27 |         5.40 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             27 |         5.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                8 |             27 |         3.38 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                8 |             27 |         3.38 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                7 |             27 |         3.86 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_stellar_cmd_inst/in_reg_addr_sig0                                                                                                                                                      | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                7 |             28 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/i_router_s1d16_stellar_cmd/in_reg_addr_sig0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/fmc216_stellar_cmd_inst/in_reg_addr_sig0                                                                                                                                              | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_cid_ex_0/i_cid/i_cid_regs/i_cid_stellar_cmd/in_reg_addr_sig0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/burst_size_reg0                                                                                                                                                                       | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/in_reg0                                                                                                                                                                               | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                      | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |                8 |             32 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/xcvr_ctrl_reg0                                                                                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/nb_bursts_reg0                                                                                                                                                                        | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/dac_ctrl_reg0                                                                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/read_reg0                                                                                                                                                                                         | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |                9 |             32 |         3.56 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/fmc_ctrl_reg0                                                                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/registers_reg[3]0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/registers_reg[0]0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/registers_reg[1]0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/registers_reg[2]0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/jesd_rst                                                                                           |               10 |             36 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/jesd_rst                                                                                           |               12 |             36 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/jesd_rst                                                                                           |               13 |             36 |         2.77 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/jesd_rst                                                                                           |               10 |             36 |         3.60 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[0].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/jesd_rst                                                                                           |               12 |             36 |         3.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[2].dac_wrapper_inst0/generate_jesd[0].dac38j84_lane/jesd_rst                                                                                           |               11 |             36 |         3.27 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[1].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/jesd_rst                                                                                           |               13 |             36 |         2.77 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/tx_data[31]_i_1_n_0                                                                                                 | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/jesd204b_inst0/generate_dac_if[3].dac_wrapper_inst0/generate_jesd[1].dac38j84_lane/jesd_rst                                                                                           |               15 |             36 |         2.40 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               19 |             44 |         2.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               18 |             44 |         2.44 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               14 |             44 |         3.14 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               17 |             44 |         2.59 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               19 |             44 |         2.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               19 |             44 |         2.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               19 |             44 |         2.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               19 |             44 |         2.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               17 |             44 |         2.59 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               18 |             44 |         2.44 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               17 |             44 |         2.59 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               18 |             44 |         2.44 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               15 |             44 |         2.93 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               17 |             44 |         2.59 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               22 |             44 |         2.00 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               18 |             44 |         2.44 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               16 |             44 |         2.75 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/rd_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               17 |             44 |         2.59 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wr_burst_count[31]_i_1_n_0                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               17 |             44 |         2.59 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               21 |             47 |         2.24 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/i_router_s1d16_stellar_cmd/out_cmd[59]_i_1_n_0                                                                                                               |               18 |             48 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/data_reg[0]                                                                                                                                                                                       | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |               12 |             48 |         4.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_cid_ex_0/i_cid/i_cid_regs/i_cid_stellar_cmd/out_cmd[59]_i_1_n_0                                                                                                                                               |               15 |             57 |         3.80 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_i2c_master_0/i2c_master_inst/i2c_master_stellar_cmd_inst/out_reg_addr_sig0                                                                                                                                                     | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |               17 |             60 |         3.53 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/fmc216_stellar_cmd_inst/out_reg_addr_sig0                                                                                                                                             | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               24 |             60 |         2.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/i_router_s1d16_regs/i_router_s1d16_stellar_cmd/out_reg_addr0                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             60 |         3.75 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/mac_engine_wstart_0                                                                                                                                                                   | zynq_inst/processing_system_i/AXI_ZC706_FMC216_0/U0/AXI_ZC706_FMC216_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                             |               16 |             62 |         3.88 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_cmd12_mux_0/cmd_out_cmdout_val                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             62 |         3.44 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/out_cmd_i0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[12].data_mux_out[12][63]_i_1_n_0                                                                                                                                         |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[14].data_mux_out[14][63]_i_1_n_0                                                                                                                                         |               11 |             65 |         5.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[6].data_mux_out[6][63]_i_1_n_0                                                                                                                                           |               11 |             65 |         5.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[1].data_mux_out[1][63]_i_1_n_0                                                                                                                                           |               11 |             65 |         5.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[10].data_mux_out[10][63]_i_1_n_0                                                                                                                                         |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[9].data_mux_out[9][63]_i_1_n_0                                                                                                                                           |               10 |             65 |         6.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             65 |         2.24 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[11].data_mux_out[11][63]_i_1_n_0                                                                                                                                         |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[4].data_mux_out[4][63]_i_1_n_0                                                                                                                                           |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/write_DAC_end_i1                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[15].data_mux_out[15][63]_i_1_n_0                                                                                                                                         |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[3].data_mux_out[3][63]_i_1_n_0                                                                                                                                           |               11 |             65 |         5.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[2].data_mux_out[2][63]_i_1_n_0                                                                                                                                           |                9 |             65 |         7.22 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[13].data_mux_out[13][63]_i_1_n_0                                                                                                                                         |               11 |             65 |         5.91 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[5].data_mux_out[5][63]_i_1_n_0                                                                                                                                           |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[8].data_mux_out[8][63]_i_1_n_0                                                                                                                                           |               12 |             65 |         5.42 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/p_0_in                                                                                                                                                                           |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_router_s1d16_0/i_router_s1d5/mux_gen[7].data_mux_out[7][63]_i_1_n_0                                                                                                                                           |               10 |             65 |         6.50 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/o_xcvr_ctrl[0]                                                                                                                                                       |               80 |            117 |         1.46 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/wfm_rst[0]                                                                                                                                                           |               40 |            128 |         3.20 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               50 |            166 |         3.32 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               56 |            166 |         2.96 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               47 |            166 |         3.53 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               58 |            166 |         2.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               54 |            166 |         3.07 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               56 |            166 |         2.96 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               53 |            166 |         3.13 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               58 |            166 |         2.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               56 |            166 |         2.96 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               56 |            166 |         2.96 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               47 |            166 |         3.53 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               57 |            166 |         2.91 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               43 |            166 |         3.86 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               56 |            166 |         2.96 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/rst_rdclk                                                                                                                                       |               57 |            166 |         2.91 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/rst_rdclk                                                                                                                                        |               55 |            166 |         3.02 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/wfm_rst[0]                                                                                                                                                           |               55 |            176 |         3.20 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               51 |            200 |         3.92 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_vc707_mac_engine_sgmii_0/mac_engine_inst/rst_out                                                                                                                                                              |               73 |            258 |         3.53 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          | vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/rst                                                                                                                                                                                   |               81 |            282 |         3.48 |
|  zynq_inst/processing_system_i/clk_wiz_0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              844 |           3468 |         4.11 |
|  vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/gt_usrclk_source/GT7_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1123 |           3936 |         3.50 |
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


