-------------------------
-- Author: Saurav Shandilya
-- Description: 2x1 Multiplexer implementation
-------------------------

-- ****** AND Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity andGate is	
   port( A, B : in std_logic;
            C : out std_logic);
end andGate;

-- architecture
architecture arch of andGate is 
begin
   C <= A and B;
end arch;

-- ****** OR Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity orGate is	
   port( A, B : in std_logic;
            C : out std_logic);
end orGate;

-- architecture
architecture arch of orGate is 
begin
   C <= A or B;
end arch;

-- ****** NOT Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity notGate is	
   port( A: in std_logic;
         notA: out std_logic);
end notGate;

-- architecture
architecture arch of notGate is 
begin
   notA <= not(A);
end arch;

-- ****** 2x1 Mux *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity mux_2to1 is
    port (A,B,sel: in std_logic;
	    muxout: out std_logic	
	);
end mux_2to1;

architecture arch of mux_2to1 is

   component andGate is -- import AND Gate
      port( A, B : in std_logic;
               C : out std_logic);
   end component;

   component orGate is -- import OR Gate
      port( A, B : in std_logic;
               C : out std_logic);
   end component;

   component notGate is -- import NOT Gate
      port( A: in std_logic;
            notA: out std_logic);
   end component;
   	
signal sig_and1, sig_and2, sig_not: std_logic;
    		
begin
    not1: notgate port map(sel,sig_not);
    and1: andgate port map(A,sig_not,sig_and1);
    and2: andgate port map(A,sel,sig_and2);
    or1: orgate port map(sig_and1,sig_and2,muxout);		
end arch;


