#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56127b624cf0 .scope module, "syn_fifo_tb" "syn_fifo_tb" 2 17;
 .timescale -9 -12;
v0x56127b6898f0_0 .var "clk", 0 0;
v0x56127b6899b0_0 .net "empty", 0 0, L_0x56127b68aa70;  1 drivers
v0x56127b689aa0_0 .net "full", 0 0, L_0x56127b68a730;  1 drivers
v0x56127b689ba0_0 .net "rdata", 31 0, v0x56127b687c70_0;  1 drivers
v0x56127b689c40_0 .var "re", 0 0;
v0x56127b689d30_0 .var "rst_n", 0 0;
v0x56127b689dd0_0 .var "wdata", 31 0;
v0x56127b689ec0_0 .var "we", 0 0;
S_0x56127b624e80 .scope module, "fifo_inst" "syn_fifo" 2 75, 3 16 0, S_0x56127b624cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x56127b625010 .param/l "DEPTH" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x56127b625050 .param/l "DEPTHPLUS" 1 3 30, +C4<00000000000000000000000000000010>;
P_0x56127b625090 .param/l "WIDTH" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x56127b653e60 .functor NOT 1, L_0x56127b68a160, C4<0>, C4<0>, C4<0>;
L_0x56127b649e30 .functor AND 1, v0x56127b689d30_0, L_0x56127b68a510, C4<1>, C4<1>;
L_0x56127b68aa00 .functor AND 1, v0x56127b689d30_0, L_0x56127b68a910, C4<1>, C4<1>;
L_0x56127b68ac50 .functor NOT 1, L_0x56127b68a730, C4<0>, C4<0>, C4<0>;
L_0x56127b68acf0 .functor AND 1, v0x56127b689ec0_0, L_0x56127b68ac50, C4<1>, C4<1>;
L_0x56127b68ae50 .functor NOT 1, L_0x56127b68aa70, C4<0>, C4<0>, C4<0>;
L_0x56127b68af00 .functor AND 1, v0x56127b689c40_0, L_0x56127b68ae50, C4<1>, C4<1>;
v0x56127b688260_0 .net *"_ivl_10", 2 0, L_0x56127b68a3a0;  1 drivers
v0x56127b688360_0 .net *"_ivl_12", 0 0, L_0x56127b68a510;  1 drivers
v0x56127b688420_0 .net *"_ivl_15", 0 0, L_0x56127b649e30;  1 drivers
L_0x7fa4b5599018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56127b6884f0_0 .net/2u *"_ivl_16", 0 0, L_0x7fa4b5599018;  1 drivers
L_0x7fa4b5599060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56127b6885d0_0 .net/2u *"_ivl_18", 0 0, L_0x7fa4b5599060;  1 drivers
v0x56127b6886b0_0 .net *"_ivl_22", 0 0, L_0x56127b68a910;  1 drivers
v0x56127b688770_0 .net *"_ivl_25", 0 0, L_0x56127b68aa00;  1 drivers
L_0x7fa4b55990a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56127b688830_0 .net/2u *"_ivl_26", 0 0, L_0x7fa4b55990a8;  1 drivers
L_0x7fa4b55990f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56127b688910_0 .net/2u *"_ivl_28", 0 0, L_0x7fa4b55990f0;  1 drivers
v0x56127b688a80_0 .net *"_ivl_32", 0 0, L_0x56127b68ac50;  1 drivers
v0x56127b688b60_0 .net *"_ivl_36", 0 0, L_0x56127b68ae50;  1 drivers
v0x56127b688c40_0 .net *"_ivl_5", 0 0, L_0x56127b68a160;  1 drivers
v0x56127b688d20_0 .net *"_ivl_6", 0 0, L_0x56127b653e60;  1 drivers
v0x56127b688e00_0 .net *"_ivl_9", 1 0, L_0x56127b68a2d0;  1 drivers
v0x56127b688ee0_0 .net "clk", 0 0, v0x56127b6898f0_0;  1 drivers
v0x56127b688f80_0 .net "empty", 0 0, L_0x56127b68aa70;  alias, 1 drivers
v0x56127b689040_0 .net "full", 0 0, L_0x56127b68a730;  alias, 1 drivers
v0x56127b689100_0 .var "raddr", 2 0;
v0x56127b6891e0_0 .net "rdata", 31 0, v0x56127b687c70_0;  alias, 1 drivers
v0x56127b6892a0_0 .net "re", 0 0, v0x56127b689c40_0;  1 drivers
v0x56127b689340_0 .net "ren", 0 0, L_0x56127b68af00;  1 drivers
v0x56127b6893e0_0 .net "rst_n", 0 0, v0x56127b689d30_0;  1 drivers
v0x56127b689480_0 .var "waddr", 2 0;
v0x56127b689560_0 .net "wdata", 31 0, v0x56127b689dd0_0;  1 drivers
v0x56127b689650_0 .net "we", 0 0, v0x56127b689ec0_0;  1 drivers
v0x56127b6896f0_0 .net "wen", 0 0, L_0x56127b68acf0;  1 drivers
E_0x56127b66ae20/0 .event negedge, v0x56127b6893e0_0;
E_0x56127b66ae20/1 .event posedge, v0x56127b64e6f0_0;
E_0x56127b66ae20 .event/or E_0x56127b66ae20/0, E_0x56127b66ae20/1;
L_0x56127b689f60 .part v0x56127b689100_0, 0, 2;
L_0x56127b68a060 .part v0x56127b689480_0, 0, 2;
L_0x56127b68a160 .part v0x56127b689480_0, 2, 1;
L_0x56127b68a2d0 .part v0x56127b689480_0, 0, 2;
L_0x56127b68a3a0 .concat [ 2 1 0 0], L_0x56127b68a2d0, L_0x56127b653e60;
L_0x56127b68a510 .cmp/eq 3, v0x56127b689100_0, L_0x56127b68a3a0;
L_0x56127b68a730 .functor MUXZ 1, L_0x7fa4b5599060, L_0x7fa4b5599018, L_0x56127b649e30, C4<>;
L_0x56127b68a910 .cmp/eq 3, v0x56127b689100_0, v0x56127b689480_0;
L_0x56127b68aa70 .functor MUXZ 1, L_0x7fa4b55990f0, L_0x7fa4b55990a8, L_0x56127b68aa00, C4<>;
S_0x56127b6639c0 .scope module, "ram" "dual_port_ram" 3 39, 4 16 0, S_0x56127b624e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 2 "raddr";
    .port_info 6 /INPUT 2 "waddr";
    .port_info 7 /OUTPUT 32 "rdata";
P_0x56127b64f910 .param/l "DEPTH" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x56127b64f950 .param/l "WIDTH" 0 4 18, +C4<00000000000000000000000000100000>;
v0x56127b653f80 .array "mem", 3 0, 31 0;
v0x56127b654020_0 .net "raddr", 1 0, L_0x56127b689f60;  1 drivers
v0x56127b64e6f0_0 .net "rclk", 0 0, v0x56127b6898f0_0;  alias, 1 drivers
v0x56127b687c70_0 .var "rdata", 31 0;
v0x56127b687d50_0 .net "re", 0 0, L_0x56127b68af00;  alias, 1 drivers
v0x56127b687e60_0 .net "waddr", 1 0, L_0x56127b68a060;  1 drivers
v0x56127b687f40_0 .net "wclk", 0 0, v0x56127b6898f0_0;  alias, 1 drivers
v0x56127b687fe0_0 .net "wdata", 31 0, v0x56127b689dd0_0;  alias, 1 drivers
v0x56127b6880a0_0 .net "we", 0 0, L_0x56127b68acf0;  alias, 1 drivers
E_0x56127b66b080 .event posedge, v0x56127b64e6f0_0;
    .scope S_0x56127b6639c0;
T_0 ;
    %wait E_0x56127b66b080;
    %load/vec4 v0x56127b6880a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x56127b687fe0_0;
    %load/vec4 v0x56127b687e60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56127b653f80, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56127b6639c0;
T_1 ;
    %wait E_0x56127b66b080;
    %load/vec4 v0x56127b687d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56127b654020_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56127b653f80, 4;
    %assign/vec4 v0x56127b687c70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56127b624e80;
T_2 ;
    %wait E_0x56127b66ae20;
    %load/vec4 v0x56127b6893e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56127b689480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56127b689650_0;
    %load/vec4 v0x56127b689040_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56127b689480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56127b689480_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x56127b689480_0;
    %assign/vec4 v0x56127b689480_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56127b624e80;
T_3 ;
    %wait E_0x56127b66ae20;
    %load/vec4 v0x56127b6893e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56127b689100_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56127b6892a0_0;
    %load/vec4 v0x56127b688f80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56127b689100_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56127b689100_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x56127b689100_0;
    %assign/vec4 v0x56127b689100_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56127b624cf0;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x56127b6898f0_0;
    %inv;
    %store/vec4 v0x56127b6898f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56127b624cf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56127b6898f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56127b689d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56127b689ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56127b689c40_0, 0;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56127b689d30_0, 0;
    %end;
    .thread T_5;
    .scope S_0x56127b624cf0;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "wave_fifo.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x56127b624cf0;
T_7 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56127b689dd0_0, 0;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x56127b689dd0_0, 0;
    %vpi_call 2 45 "$display", "\345\206\231\345\205\245\346\225\260\346\215\256\357\274\232%d\012", v0x56127b689dd0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x56127b689dd0_0, 0;
    %vpi_call 2 48 "$display", "\345\206\231\345\205\245\346\225\260\346\215\256\357\274\232%d\012", v0x56127b689dd0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x56127b689dd0_0, 0;
    %vpi_call 2 51 "$display", "\345\206\231\345\205\245\346\225\260\346\215\256\357\274\232%d\012", v0x56127b689dd0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 53 "$display", "\345\206\231\345\205\245\346\225\260\346\215\256\357\274\232%d\012", v0x56127b689dd0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56127b624cf0;
T_8 ;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56127b689ec0_0, 0;
    %delay 70000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56127b689ec0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x56127b624cf0;
T_9 ;
    %delay 130000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56127b689c40_0, 0;
    %end;
    .thread T_9;
    .scope S_0x56127b624cf0;
T_10 ;
    %delay 270000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "syn_fifo_tb.v";
    "syn_fifo.v";
    "dual_port_ram.v";
