# üìä K·∫æT QU·∫¢ T·ªîNG H·ª¢P OPENLANE - VITERBI DECODER

D∆∞·ªõi ƒë√¢y l√† b√°o c√°o chi ti·∫øt k·∫øt qu·∫£ ch·∫°y RTL-to-GDSII cho thi·∫øt k·∫ø **Viterbi Decoder** b·∫±ng c√¥ng c·ª• OpenLane s·ª≠ d·ª•ng PDK SKY130.

---

## üöÄ Th√¥ng tin chung
- **D·ª± √°n**: Viterbi Decoder (n=2, k=1, m=2)
- **Top Module**: `system_top`
- **PDK**: `sky130A`
- **Ng√†y th·ª±c hi·ªán**: 2026-01-21
- **Run ID**: `RUN_2026.01.20_20.44.17`
- **Tr·∫°ng th√°i**: ‚úÖ **FLOW COMPLETED**

---

## üìà Th√¥ng s·ªë k·ªπ thu·∫≠t quan tr·ªçng

| Th√¥ng s·ªë | K·∫øt qu·∫£ | Tr·∫°ng th√°i |
| :--- | :--- | :--- |
| **T·∫ßn s·ªë m·ª•c ti√™u** | 50 MHz (Period: 20ns) | ‚úÖ ƒê·∫°t (Setup WNS: 0.0) |
| **Magic DRC** | 0 violations | ‚úÖ S·∫°ch |
| **LVS** | 0 errors | ‚úÖ Kh·ªõp (Netlist vs Layout) |
| **Antenna Violations** | 0 violations | ‚úÖ S·∫°ch |
| **Setup Slack (WNS)** | 0.00 ns | ‚úÖ ƒê·∫°t |
| **Hold Slack (WNS)** | 0.00 ns | ‚úÖ ƒê·∫°t |

---

## Di·ªán t√≠ch v√† T√†i nguy√™n (Area & Resource)

- **Di·ªán t√≠ch Die (Die Area)**: $400 \times 400 = 0.16 \text{ mm}^2$
- **Di·ªán t√≠ch Core (Core Area)**: $146,959.7 \text{ um}^2$
- **T·ª∑ l·ªá s·ª≠ d·ª•ng (Final Utilization)**: $21.46\%$
- **S·ªë l∆∞·ª£ng Standard Cells (Synthesis)**: $2,032$
- **T·ªïng s·ªë Cell (bao g·ªìm c·∫£ Physical cells)**: $17,961$
- **T·ªïng chi·ªÅu d√†i d√¢y (Wire Length)**: $65,249 \text{ um}$
- **S·ªë l∆∞·ª£ng Via**: $17,418$

---

## ‚ö° C√¥ng su·∫•t ti√™u th·ª• (Power Analysis)

*D·ª±a tr√™n c√°c th√¥ng s·ªë th∆∞ vi·ªán Typical (nominal corner):*

- **Internal Power (C√¥ng su·∫•t n·ªôi t·∫°i)**: $3.74 \text{ mW}$
- **Switching Power (C√¥ng su·∫•t chuy·ªÉn m·∫°ch)**: $2.49 \text{ mW}$
- **Leakage Power (C√¥ng su·∫•t r√≤ r·ªâ)**: $0.559 \text{ uW}$
- **T·ªïng c√¥ng su·∫•t**: $\approx 6.23 \text{ mW}$

---

## üìÅ Danh s√°ch Output ch√≠nh

C√°c file k·∫øt qu·∫£ ƒë∆∞·ª£c l∆∞u t·∫°i:
`/home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification/OpenLane/designs/viterbi/runs/RUN_2026.01.20_20.44.17/`

- **Layout cu·ªëi c√πng (GDSII)**: `results/final/gds/system_top.gds`
- **Netlist t·ªïng h·ª£p (Gate-level)**: `results/final/verilog/pnl/system_top.pnl.v`
- **B√°o c√°o chi ti·∫øt metrics**: `reports/metrics.csv`
- **B√°o c√°o Timing chi ti·∫øt**: `reports/signoff/system_top-sta-rcx_nom/summary.rpt`

---

## üõ†Ô∏è Ghi ch√∫ qu√° tr√¨nh Synthesis & Routing
- **Synthesis Strategy**: `AREA 0` (T·ªëi ∆∞u h√≥a di·ªán t√≠ch).
- **Diode Insertion**: ƒê√£ t√≠ch h·ª£p (Strategy 4) ƒë·ªÉ kh·∫Øc ph·ª•c l·ªói Antenna.
- **Clock Tree Synthesis (CTS)**: ƒê√£ ho√†n th√†nh v·ªõi zero timing violation.

---
*B√°o c√°o ƒë∆∞·ª£c t·∫°o t·ª± ƒë·ªông b·ªüi Antigravity Assistant.*
