

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Oct 19 19:45:14 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic
* Solution:       shift_add
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    446|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      4|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|     111|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     124|    504|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_angles_V  |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                         |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_258_p2           |     +    |      0|  0|   5|           5|           1|
    |p_Val2_12_fu_449_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_15_fu_535_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_21_fu_280_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_26_fu_459_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_29_fu_315_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_6_fu_365_p2      |     +    |      0|  0|   3|          16|          16|
    |r_V                     |     +    |      0|  0|   3|          16|          16|
    |tmp2_fu_439_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_525_p2          |     +    |      0|  0|   9|           9|           9|
    |p_Val2_14_fu_492_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_17_fu_555_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_1_fu_188_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_23_fu_292_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_28_fu_309_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_30_fu_465_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_3_fu_194_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_8_fu_385_p2      |     -    |      0|  0|   3|          16|          16|
    |p_Val2_s_4_fu_405_p2    |     -    |      0|  0|   3|          16|          16|
    |p_Val2_2_fu_208_p3      |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_200_p3      |  Select  |      0|  0|  16|           1|          16|
    |storemerge1_fu_216_p3   |  Select  |      0|  0|  15|           1|          14|
    |storemerge2_fu_224_p3   |  Select  |      0|  0|  15|           1|          15|
    |storemerge_fu_471_p3    |  Select  |      0|  0|  16|           1|          16|
    |x_V_buf_2_ph_fu_236_p3  |  Select  |      0|  0|  16|           1|          16|
    |x_V_buf_3_fu_321_p3     |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_2_ph_fu_244_p3  |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_3_fu_329_p3     |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_22_fu_286_p2     |   ashr   |      0|  0|  37|          16|          16|
    |p_Val2_27_fu_303_p2     |   ashr   |      0|  0|  37|          16|          16|
    |exitcond_fu_252_p2      |   icmp   |      0|  0|   3|           5|           6|
    |tmp_1_fu_182_p2         |   icmp   |      0|  0|   6|          16|           1|
    |tmp_s_fu_264_p2         |   icmp   |      0|  0|   6|          16|           1|
    |p_Val2_20_fu_274_p2     |   lshr   |      0|  0|  37|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 446|         346|         475|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |   1|          5|    1|          5|
    |p_Val2_10_reg_144    |  16|          2|   16|         32|
    |p_Val2_11_reg_154    |  16|          2|   16|         32|
    |p_s_reg_163          |   5|          2|    5|         10|
    |storemerge3_reg_134  |  16|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  54|         13|   54|        111|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_V_reg_600          |   5|   0|    5|          0|
    |p_Val2_10_reg_144    |  16|   0|   16|          0|
    |p_Val2_11_reg_154    |  16|   0|   16|          0|
    |p_Val2_12_reg_625    |  16|   0|   16|          0|
    |p_s_reg_163          |   5|   0|    5|          0|
    |storemerge3_reg_134  |  16|   0|   16|          0|
    |tmp_s_reg_605        |   1|   0|    1|          0|
    |x_V_buf_3_reg_615    |  16|   0|   16|          0|
    |y_V_buf_3_reg_620    |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 111|   0|  111|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready          | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V               |  in |   16|   ap_none  |       x_V      |    scalar    |
|y_V               |  in |   16|   ap_none  |       y_V      |    scalar    |
|r_V               | out |   16|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld        | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V_i         |  in |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o         | out |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o_ap_vld  | out |    1|   ap_ovld  |     theta_V    |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

