Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7b3e5660319045ca865d896f7e97e05b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.tristate [tristate_default]
Compiling architecture behavioral of entity xil_defaultlib.Sram_ctrl [sram_ctrl_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture tb of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
