Analysis & Synthesis report for MOD_COMP
Wed Jun 01 16:02:23 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 12. State Machine - |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 13. State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state
 14. State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state
 15. State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state
 16. State Machine - |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 25. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 26. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 27. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 28. Source assignments for sld_signaltap:auto_signaltap_0
 29. Source assignments for DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated
 30. Source assignments for DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated
 31. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS
 32. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator
 33. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|preprocesado:pre_pro
 34. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin
 35. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|postprocesado:post_pro
 36. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp
 37. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0
 38. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0
 39. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0
 40. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0
 41. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int
 42. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0
 43. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0
 44. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0
 45. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0
 46. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0
 47. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0
 48. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0
 49. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1
 50. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator
 51. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|preprocesado:pre_pro
 52. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin
 53. Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|postprocesado:post_pro
 54. Parameter Settings for User Entity Instance: CONF_CONTROL:U2|RS232COM:C1
 55. Parameter Settings for User Entity Instance: CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1
 56. Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1
 57. Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2
 58. Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3
 59. Parameter Settings for User Entity Instance: GEN_CE:U3
 60. Parameter Settings for User Entity Instance: pll_mod:pll_inst1|altpll:altpll_component
 61. Parameter Settings for User Entity Instance: pll_com:pll_inst2|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 63. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 64. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 65. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 66. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 67. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 68. Parameter Settings for User Entity Instance: audio_codec:codec
 69. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 70. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 71. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 72. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 73. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 74. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 75. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 76. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 77. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 78. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 79. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 80. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 81. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0
 82. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0
 83. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2
 84. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1
 85. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0
 86. Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0
 87. altpll Parameter Settings by Entity Instance
 88. scfifo Parameter Settings by Entity Instance
 89. altsyncram Parameter Settings by Entity Instance
 90. lpm_mult Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "audio_codec:codec"
 92. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 93. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 94. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 95. Port Connectivity Checks: "audio_and_video_config:cfg"
 96. Port Connectivity Checks: "clock_generator:my_clock_gen"
 97. Port Connectivity Checks: "pll_com:pll_inst2"
 98. Port Connectivity Checks: "pll_mod:pll_inst1"
 99. Port Connectivity Checks: "CONF_CONTROL:U2"
100. Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator"
101. Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1"
102. Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path"
103. Port Connectivity Checks: "DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0"
104. Port Connectivity Checks: "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"
105. Port Connectivity Checks: "DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator"
106. Port Connectivity Checks: "DP_COMPLETMOD:U1"
107. Signal Tap Logic Analyzer Settings
108. Post-Synthesis Netlist Statistics for Top Partition
109. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
110. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
111. Elapsed Time Per Partition
112. Connections to In-System Debugging Instance "auto_signaltap_0"
113. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+------------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 01 16:02:23 2022                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; MOD_COMP                                                 ;
; Top-level Entity Name              ; MOD_COMP                                                 ;
; Family                             ; Cyclone IV E                                             ;
; Total logic elements               ; 3,664                                                    ;
;     Total combinational functions  ; 2,118                                                    ;
;     Dedicated logic registers      ; 2,906                                                    ;
; Total registers                    ; 2906                                                     ;
; Total pins                         ; 101                                                      ;
; Total virtual pins                 ; 0                                                        ;
; Total memory bits                  ; 2,236,416                                                ;
; Embedded Multiplier 9-bit elements ; 8                                                        ;
; Total PLLs                         ; 3                                                        ;
+------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; MOD_COMP           ; MOD_COMP           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; pll_mod.v                                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v                                                          ;             ;
; pll_com.v                                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v                                                          ;             ;
; CONTROL_FSMs.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v                                                     ;             ;
; WR_CONTROL.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/WR_CONTROL.v                                                       ;             ;
; RD_CONTROL.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RD_CONTROL.v                                                       ;             ;
; MAIN_CONTROL.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MAIN_CONTROL.v                                                     ;             ;
; REGS_CONF.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REGS_CONF.v                                                        ;             ;
; SEC_FILTER.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v                                                       ;             ;
; ROM.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v                                                              ;             ;
; REG_MUX.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REG_MUX.v                                                          ;             ;
; R_INT.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/R_INT.v                                                            ;             ;
; preprocesado.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/preprocesado.v                                                     ;             ;
; postprocesado.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/postprocesado.v                                                    ;             ;
; MULT_ACC.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v                                                         ;             ;
; INT.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/INT.v                                                              ;             ;
; DP_MOD.v                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v                                                           ;             ;
; DDS_test.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v                                                         ;             ;
; DDS.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v                                                              ;             ;
; CONTROL.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v                                                          ;             ;
; COMB.v                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/COMB.v                                                             ;             ;
; CIC.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v                                                              ;             ;
; accumulator.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/accumulator.v                                                      ;             ;
; RS232COM.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RS232COM.v                                                         ;             ;
; DP_COMPLETMOD.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v                                                    ;             ;
; CONF_CONTROL.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v                                                     ;             ;
; Altera_UP_SYNC_FIFO.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v                                              ;             ;
; Altera_UP_Slow_Clock_Generator.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Slow_Clock_Generator.v                                   ;             ;
; Altera_UP_I2C_AV_Auto_Initialize.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_AV_Auto_Initialize.v                                 ;             ;
; Altera_UP_I2C.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C.v                                                    ;             ;
; Altera_UP_Clock_Edge.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Clock_Edge.v                                             ;             ;
; Altera_UP_Audio_Out_Serializer.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Out_Serializer.v                                   ;             ;
; Altera_UP_Audio_In_Deserializer.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v                                  ;             ;
; Altera_UP_Audio_Bit_Counter.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Bit_Counter.v                                      ;             ;
; clock_generator.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v                                                  ;             ;
; audio_and_video_config.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v                                           ;             ;
; audio_codec.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v                                                      ;             ;
; comm_rs232.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/comm_rs232.vhd                                                     ;             ;
; GEN_CE.v                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/GEN_CE.v                                                           ;             ;
; MOD_COMP.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v                                                         ;             ;
; coef.txt                                                           ; yes             ; Auto-Found File                                       ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/coef.txt                                                           ;             ;
; rom_dds_l15_w14.txt                                                ; yes             ; Auto-Found File                                       ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/rom_dds_l15_w14.txt                                                ;             ;
; rom_dds_l15_w16.txt                                                ; yes             ; Auto-Found File                                       ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/rom_dds_l15_w16.txt                                                ;             ;
; rom_dds_l6_w16.txt                                                 ; yes             ; Auto-Found File                                       ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/rom_dds_l6_w16.txt                                                 ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;             ;
; db/pll_mod_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v                                                ;             ;
; db/pll_com_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v                                                ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                          ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;             ;
; db/scfifo_o441.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf                                                 ;             ;
; db/a_dpfifo_bs31.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf                                               ;             ;
; db/altsyncram_9tb1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf                                             ;             ;
; db/cmpr_ks8.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ks8.tdf                                                    ;             ;
; db/cntr_v9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_v9b.tdf                                                    ;             ;
; db/cntr_ca7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_ca7.tdf                                                    ;             ;
; db/cntr_0ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_0ab.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_eh24.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_eh24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/decode_jsa.tdf                                                  ;             ;
; db/mux_upb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mux_upb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_uhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_uhi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld66966fa3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; db/altsyncram_k671.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_k671.tdf                                             ;             ;
; db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif                          ;             ;
; db/altsyncram_1j71.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_1j71.tdf                                             ;             ;
; db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif                      ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                                                        ;             ;
; db/mult_56t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_56t.tdf                                                    ;             ;
; db/mult_66t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_66t.tdf                                                    ;             ;
; db/mult_86t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_86t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,664          ;
;                                             ;                ;
; Total combinational functions               ; 2118           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 720            ;
;     -- 3 input functions                    ; 894            ;
;     -- <=2 input functions                  ; 504            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1635           ;
;     -- arithmetic mode                      ; 483            ;
;                                             ;                ;
; Total registers                             ; 2906           ;
;     -- Dedicated logic registers            ; 2906           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total memory bits                           ; 2236416        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 8              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1364           ;
; Total fan-out                               ; 23665          ;
; Average fan-out                             ; 4.24           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MOD_COMP                                                                                                                               ; 2118 (61)           ; 2906 (17)                 ; 2236416     ; 8            ; 0       ; 4         ; 101  ; 0            ; |MOD_COMP                                                                                                                                                                                                                                                                                                                                            ; MOD_COMP                          ; work         ;
;    |CONF_CONTROL:U2|                                                                                                                    ; 199 (0)             ; 349 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2                                                                                                                                                                                                                                                                                                                            ; CONF_CONTROL                      ; work         ;
;       |CONTROL_FSMs:C3|                                                                                                                 ; 44 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3                                                                                                                                                                                                                                                                                                            ; CONTROL_FSMs                      ; work         ;
;          |MAIN_CONTROL:C1|                                                                                                              ; 15 (15)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1                                                                                                                                                                                                                                                                                            ; MAIN_CONTROL                      ; work         ;
;          |RD_CONTROL:C3|                                                                                                                ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3                                                                                                                                                                                                                                                                                              ; RD_CONTROL                        ; work         ;
;          |WR_CONTROL:C2|                                                                                                                ; 14 (14)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2                                                                                                                                                                                                                                                                                              ; WR_CONTROL                        ; work         ;
;       |REGS_CONF:C2|                                                                                                                    ; 82 (82)             ; 265 (265)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|REGS_CONF:C2                                                                                                                                                                                                                                                                                                               ; REGS_CONF                         ; work         ;
;       |RS232COM:C1|                                                                                                                     ; 73 (0)              ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1                                                                                                                                                                                                                                                                                                                ; RS232COM                          ; work         ;
;          |comm_rs232:U1|                                                                                                                ; 73 (73)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1                                                                                                                                                                                                                                                                                                  ; comm_rs232                        ; work         ;
;    |DP_COMPLETMOD:U1|                                                                                                                   ; 810 (33)            ; 993 (0)                   ; 262144      ; 8            ; 0       ; 4         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1                                                                                                                                                                                                                                                                                                                           ; DP_COMPLETMOD                     ; work         ;
;       |CIC:CIC_int|                                                                                                                     ; 265 (0)             ; 259 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int                                                                                                                                                                                                                                                                                                               ; CIC                               ; work         ;
;          |COMB:CIC[0].COMB0|                                                                                                            ; 39 (39)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0                                                                                                                                                                                                                                                                                             ; COMB                              ; work         ;
;          |COMB:CIC[1].COMB0|                                                                                                            ; 41 (41)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0                                                                                                                                                                                                                                                                                             ; COMB                              ; work         ;
;          |COMB:CIC[2].COMB0|                                                                                                            ; 43 (43)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0                                                                                                                                                                                                                                                                                             ; COMB                              ; work         ;
;          |INT:CIC[0].INT0|                                                                                                              ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0                                                                                                                                                                                                                                                                                               ; INT                               ; work         ;
;          |INT:CIC[1].INT0|                                                                                                              ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0                                                                                                                                                                                                                                                                                               ; INT                               ; work         ;
;          |INT:CIC[2].INT0|                                                                                                              ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0                                                                                                                                                                                                                                                                                               ; INT                               ; work         ;
;          |R_INT:R_INT0|                                                                                                                 ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0                                                                                                                                                                                                                                                                                                  ; R_INT                             ; work         ;
;       |DDS_test:DDS|                                                                                                                    ; 71 (16)             ; 105 (81)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS                                                                                                                                                                                                                                                                                                              ; DDS_test                          ; work         ;
;          |accumulator:phase_accumulator|                                                                                                ; 41 (41)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator                                                                                                                                                                                                                                                                                ; accumulator                       ; work         ;
;          |postprocesado:post_pro|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|postprocesado:post_pro                                                                                                                                                                                                                                                                                       ; postprocesado                     ; work         ;
;          |preprocesado:pre_pro|                                                                                                         ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|preprocesado:pre_pro                                                                                                                                                                                                                                                                                         ; preprocesado                      ; work         ;
;          |rom_mem:rom_sin|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin                                                                                                                                                                                                                                                                                              ; rom_mem                           ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_k671:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated                                                                                                                                                                                                                                          ; altsyncram_k671                   ; work         ;
;       |DP_MOD:data_path|                                                                                                                ; 126 (56)            ; 229 (174)                 ; 131072      ; 6            ; 0       ; 3         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path                                                                                                                                                                                                                                                                                                          ; DP_MOD                            ; work         ;
;          |DDS:D1|                                                                                                                       ; 70 (16)             ; 55 (31)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1                                                                                                                                                                                                                                                                                                   ; DDS                               ; work         ;
;             |accumulator:phase_accumulator|                                                                                             ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator                                                                                                                                                                                                                                                                     ; accumulator                       ; work         ;
;             |postprocesado:post_pro|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|postprocesado:post_pro                                                                                                                                                                                                                                                                            ; postprocesado                     ; work         ;
;             |preprocesado:pre_pro|                                                                                                      ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|preprocesado:pre_pro                                                                                                                                                                                                                                                                              ; preprocesado                      ; work         ;
;             |rom_mem_DDS:rom_sin|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin                                                                                                                                                                                                                                                                               ; rom_mem_DDS                       ; work         ;
;                |altsyncram:rom_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                   |altsyncram_1j71:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated                                                                                                                                                                                                                           ; altsyncram_1j71                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_66t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0|mult_66t:auto_generated                                                                                                                                                                                                                                                                   ; mult_66t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_56t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                                                                                                                                                   ; mult_56t                          ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_56t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2|mult_56t:auto_generated                                                                                                                                                                                                                                                                   ; mult_56t                          ; work         ;
;       |SEC_FILTER:CIC_comp|                                                                                                             ; 315 (0)             ; 400 (19)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp                                                                                                                                                                                                                                                                                                       ; SEC_FILTER                        ; work         ;
;          |CONTROL:CONTROL0|                                                                                                             ; 9 (9)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0                                                                                                                                                                                                                                                                                      ; CONTROL                           ; work         ;
;          |MULT_ACC:MULT_ACC0|                                                                                                           ; 102 (102)           ; 68 (68)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0                                                                                                                                                                                                                                                                                    ; MULT_ACC                          ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                |mult_86t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                                                                                                                                                             ; mult_86t                          ; work         ;
;          |REG_MUX:REG_MUX0|                                                                                                             ; 176 (176)           ; 288 (288)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0                                                                                                                                                                                                                                                                                      ; REG_MUX                           ; work         ;
;          |ROM:ROM0|                                                                                                                     ; 28 (28)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0                                                                                                                                                                                                                                                                                              ; ROM                               ; work         ;
;    |GEN_CE:U3|                                                                                                                          ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|GEN_CE:U3                                                                                                                                                                                                                                                                                                                                  ; GEN_CE                            ; work         ;
;    |audio_and_video_config:cfg|                                                                                                         ; 159 (0)             ; 64 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_and_video_config:cfg                                                                                                                                                                                                                                                                                                                 ; audio_and_video_config            ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                                                                                                    ; 28 (28)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                                                                                                                    ; Altera_UP_I2C                     ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                                                                                ; 117 (117)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                                                                                                                ; Altera_UP_I2C_AV_Auto_Initialize  ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                                                                           ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                                                                                                           ; Altera_UP_Slow_Clock_Generator    ; work         ;
;    |audio_codec:codec|                                                                                                                  ; 160 (2)             ; 151 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec                                                                                                                                                                                                                                                                                                                          ; audio_codec                       ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                                                           ; 53 (3)              ; 71 (32)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                    ; Altera_UP_Audio_In_Deserializer   ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                  ; Altera_UP_Audio_Bit_Counter       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                                                               ; 41 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                     ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 41 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; scfifo                            ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 41 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                         ; scfifo_o441                       ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 41 (21)             ; 33 (13)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                    ; a_dpfifo_bs31                     ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                            ; altsyncram_9tb1                   ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                    ; cntr_0ab                          ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                             ; cntr_ca7                          ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                ; cntr_v9b                          ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                             ; 103 (53)            ; 74 (26)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                      ; Altera_UP_Audio_Out_Serializer    ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                              ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                      ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                          ; scfifo_o441                       ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 25 (10)             ; 24 (11)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                     ; a_dpfifo_bs31                     ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                             ; altsyncram_9tb1                   ; work         ;
;                      |cmpr_ks8:three_comparison|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison                                                                                                                           ; cmpr_ks8                          ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                              ; cntr_ca7                          ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                 ; cntr_v9b                          ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                             ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                     ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; scfifo                            ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 25 (0)              ; 24 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                         ; scfifo_o441                       ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 25 (10)             ; 24 (11)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                    ; a_dpfifo_bs31                     ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                            ; altsyncram_9tb1                   ; work         ;
;                      |cmpr_ks8:three_comparison|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison                                                                                                                          ; cmpr_ks8                          ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                             ; cntr_ca7                          ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                ; cntr_v9b                          ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                          ; Altera_UP_Clock_Edge              ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                            ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                     ; Altera_UP_Clock_Edge              ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                          ; Altera_UP_Clock_Edge              ; work         ;
;    |clock_generator:my_clock_gen|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|clock_generator:my_clock_gen                                                                                                                                                                                                                                                                                                               ; clock_generator                   ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                                                                                                               ; altpll                            ; work         ;
;    |pll_com:pll_inst2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_com:pll_inst2                                                                                                                                                                                                                                                                                                                          ; pll_com                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_com:pll_inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |pll_com_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_com:pll_inst2|altpll:altpll_component|pll_com_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_com_altpll                    ; work         ;
;    |pll_mod:pll_inst1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_mod:pll_inst1                                                                                                                                                                                                                                                                                                                          ; pll_mod                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_mod:pll_inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |pll_mod_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|pll_mod:pll_inst1|altpll:altpll_component|pll_mod_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_mod_altpll                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 586 (2)             ; 1229 (121)                ; 1966080     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 584 (0)             ; 1108 (0)                  ; 1966080     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 584 (86)            ; 1108 (568)                ; 1966080     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1966080     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eh24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1966080     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated                                                                                                                                                 ; altsyncram_eh24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 75 (2)              ; 115 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 70 (10)             ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 221 (10)            ; 205 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 120 (120)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+
; Name                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+
; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 8192         ; 16           ; --           ; --           ; 131072  ; db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif     ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; 8192         ; 16           ; --           ; --           ; 131072  ; db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                                          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                                          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 16384        ; 120          ; 16384        ; 120          ; 1966080 ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 14.0    ; N/A          ; N/A          ; |MOD_COMP|pll_mod:pll_inst1                                                                                                                                                                                                                                                   ; pll_mod.v       ;
; Altera ; ALTPLL       ; 14.0    ; N/A          ; N/A          ; |MOD_COMP|pll_com:pll_inst2                                                                                                                                                                                                                                                   ; pll_com.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                               ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state                  ;
+--------------+------------+-------------+------------+-------------+------------+--------------+
; Name         ; state.exit ; state.shift ; state.rest ; state.write ; state.load ; state.idle_r ;
+--------------+------------+-------------+------------+-------------+------------+--------------+
; state.idle_r ; 0          ; 0           ; 0          ; 0           ; 0          ; 0            ;
; state.load   ; 0          ; 0           ; 0          ; 0           ; 1          ; 1            ;
; state.write  ; 0          ; 0           ; 0          ; 1           ; 0          ; 1            ;
; state.rest   ; 0          ; 0           ; 1          ; 0           ; 0          ; 1            ;
; state.shift  ; 0          ; 1           ; 0          ; 0           ; 0          ; 1            ;
; state.exit   ; 1          ; 0           ; 0          ; 0           ; 0          ; 1            ;
+--------------+------------+-------------+------------+-------------+------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state ;
+--------------+------------+-------------+--------------+----------------------+
; Name         ; state.load ; state.shift ; state.idle_w ; state.start          ;
+--------------+------------+-------------+--------------+----------------------+
; state.start  ; 0          ; 0           ; 0            ; 0                    ;
; state.idle_w ; 0          ; 0           ; 1            ; 1                    ;
; state.shift  ; 0          ; 1           ; 0            ; 1                    ;
; state.load   ; 1          ; 0           ; 0            ; 1                    ;
+--------------+------------+-------------+--------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state ;
+-------------+------------+------------+-------------+---------------------------+
; Name        ; state.rest ; state.read ; state.write ; state.idle                ;
+-------------+------------+------------+-------------+---------------------------+
; state.idle  ; 0          ; 0          ; 0           ; 0                         ;
; state.write ; 0          ; 0          ; 1           ; 1                         ;
; state.read  ; 0          ; 1          ; 0           ; 1                         ;
; state.rest  ; 1          ; 0          ; 0           ; 1                         ;
+-------------+------------+------------+-------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state ;
+--------------------+------------------+------------------+----------------------------+
; Name               ; state.ini_filter ; state.end_filter ; state.start_filter         ;
+--------------------+------------------+------------------+----------------------------+
; state.ini_filter   ; 0                ; 0                ; 0                          ;
; state.start_filter ; 1                ; 0                ; 1                          ;
; state.end_filter   ; 1                ; 1                ; 0                          ;
+--------------------+------------------+------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                      ;
+------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[10] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; yes                    ;
; Number of user-specified and inferred latches = 34               ;                                                              ;                        ;
+------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0..7]                                                                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0..7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|im_fm_mux[16]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; DP_COMPLETMOD:U1|DDS_test:DDS|sqr_wave[0]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                       ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0..7]                                                                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                                                                                           ;
; audio_codec:codec|done_dac_channel_sync                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; audio_and_video_config:cfg|num_bits_to_transfer[0..2]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|uno_sum[16]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|am_mux[16]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                ; Merged with audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff         ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                 ; Merged with audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff          ;
; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[21..39]                                                                                                                                                                            ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[20]                                                                                                                                                    ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[19]                                                                                                                                                                        ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[17]                                                                                                                                            ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[20]                                                                                                                                                                        ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[18]                                                                                                                                            ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|rst_Acc                                                                                                                                                                         ; Merged with DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                                                                              ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|val_out                                                                                                                                                                         ; Merged with DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                                                                              ;
; DP_COMPLETMOD:U1|DDS_test:DDS|sqr_wave[1..15]                                                                                                                                                                                         ; Merged with DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]                                                                                                                                                               ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[18]                                                                                                                                                                        ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_in_reg[17]                                                                                                                                            ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_out[19,20]                                                                                                                                                                        ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_out[18]                                                                                                                                               ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[19,20]                                                                                                                                                                     ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[18]                                                                                                                                            ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_out[20]                                                                                                                                                                           ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_out[19]                                                                                                                                               ;
; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_in_reg[20]                                                                                                                                                                        ; Merged with DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_in_reg[19]                                                                                                                                            ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0|data[15]                                                                                                                                                                                ; Merged with DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0|data[17]                                                                                                                                                    ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0|data[11,13]                                                                                                                                                                             ; Merged with DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0|data[16]                                                                                                                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state~2                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state~3                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state~2                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state~3                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state~2                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                           ;
; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state~3                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                           ;
; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[38,39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|data_out[38,39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|data_out[38,39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 151                                                                                                                                                                                               ;                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[11]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[12]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[13]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                  ;
; Total Number of Removed Registers = 34                                                                                                                                                                                                ;                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[38]                                                                                                    ; Lost Fanouts              ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|data_out[38],                                                                                                                                                                         ;
;                                                                                                                                                              ;                           ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|data_out[38]                                                                                                                                                                          ;
; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[39]                                                                                                    ; Lost Fanouts              ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|data_out[39],                                                                                                                                                                         ;
;                                                                                                                                                              ;                           ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|data_out[39]                                                                                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                      ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                       ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|uno_sum[16]                                                                                                                ; Stuck at GND              ; DP_COMPLETMOD:U1|DP_MOD:data_path|am_mux[16]                                                                                                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2906  ;
; Number of registers using Synchronous Clear  ; 368   ;
; Number of registers using Synchronous Load   ; 202   ;
; Number of registers using Asynchronous Clear ; 346   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1377  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                          ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                         ; Megafunction                                                           ; Type ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------+------+
; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|q[0..15]                ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|rom_rtl_0                ; RAM  ;
; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|q[0..15] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|rom_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|timer[0]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |MOD_COMP|GEN_CE:U3|C[2]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[0]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[5]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[3]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|data_out[22]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|data_out[10]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[11]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|data_out[10]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[20]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[32]                                                                                                                                                                                                                                                                                                ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|dout[2]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MOD_COMP|DP_COMPLETMOD:U1|Mux9                                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |MOD_COMP|Mux6                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 3:1                ; 119 bits  ; 238 LEs       ; 238 LEs              ; 0 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[98]                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |MOD_COMP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |MOD_COMP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; M              ; 24    ; Signed Integer                                    ;
; L              ; 15    ; Signed Integer                                    ;
; W              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|preprocesado:pre_pro ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; L              ; 15    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                    ;
; ADDR_WIDTH     ; 13    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|postprocesado:post_pro ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; Win            ; 16    ; Signed Integer                                           ;
; Wc             ; 18    ; Signed Integer                                           ;
; Num_coef       ; 17    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; Win            ; 16    ; Signed Integer                                                              ;
; Wc             ; 18    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Win            ; 16    ; Signed Integer                                                            ;
; Num_coef       ; 17    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Wc             ; 18    ; Signed Integer                                                    ;
; Num_coef       ; 17    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Num_coef       ; 17    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; Win            ; 18    ; Signed Integer                                   ;
; Wg             ; 22    ; Signed Integer                                   ;
; N              ; 3     ; Signed Integer                                   ;
; Wout           ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Win            ; 21    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Win            ; 18    ; Signed Integer                                                   ;
; Wg             ; 22    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Win            ; 21    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Win            ; 18    ; Signed Integer                                                   ;
; Wg             ; 22    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Win            ; 21    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Win            ; 18    ; Signed Integer                                                   ;
; Wg             ; 22    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; Win            ; 21    ; Signed Integer                                                ;
; Wg             ; 19    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; M              ; 24    ; Signed Integer                                               ;
; L              ; 15    ; Signed Integer                                               ;
; W              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|preprocesado:pre_pro ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; L              ; 15    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|postprocesado:post_pro ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:U2|RS232COM:C1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ncpb           ; 434   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ncpb           ; 434   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                     ;
; write          ; 01    ; Unsigned Binary                                                     ;
; read           ; 10    ; Unsigned Binary                                                     ;
; rest           ; 11    ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; start          ; 00    ; Unsigned Binary                                                   ;
; idle_w         ; 01    ; Unsigned Binary                                                   ;
; shift          ; 10    ; Unsigned Binary                                                   ;
; load           ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; idle_r         ; 000   ; Unsigned Binary                                                   ;
; load           ; 001   ; Unsigned Binary                                                   ;
; write          ; 010   ; Unsigned Binary                                                   ;
; rest           ; 011   ; Unsigned Binary                                                   ;
; shift          ; 100   ; Unsigned Binary                                                   ;
; exit           ; 101   ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: GEN_CE:U3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; N              ; 2000  ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_mod:pll_inst1|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_mod ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 48                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_mod_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_com:pll_inst2|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_com ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 7812                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 15625                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_com_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 001000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 001000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                   ;
+-------------------------------------------------+----------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                              ; Signed Integer ;
; sld_data_bits                                   ; 120                                                            ; Untyped        ;
; sld_trigger_bits                                ; 1                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                              ; Untyped        ;
; sld_sample_depth                                ; 16384                                                          ; Untyped        ;
; sld_segment_size                                ; 16384                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                           ; String         ;
; sld_inversion_mask_length                       ; 62                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                             ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 0                                                              ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 31                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                     ; Type                               ;
+------------------------------------+-------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                            ;
; WIDTH_A                            ; 16                                        ; Untyped                            ;
; WIDTHAD_A                          ; 13                                        ; Untyped                            ;
; NUMWORDS_A                         ; 8192                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WIDTH_B                            ; 1                                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; INIT_FILE                          ; db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_k671                           ; Untyped                            ;
+------------------------------------+-------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                          ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                       ;
; WIDTH_A                            ; 16                                            ; Untyped                                       ;
; WIDTHAD_A                          ; 13                                            ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                                          ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WIDTH_B                            ; 1                                             ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; INIT_FILE                          ; db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_1j71                               ; Untyped                                       ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 16           ; Untyped                           ;
; LPM_WIDTHB                                     ; 17           ; Untyped                           ;
; LPM_WIDTHP                                     ; 33           ; Untyped                           ;
; LPM_WIDTHR                                     ; 33           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 16           ; Untyped                           ;
; LPM_WIDTHB                                     ; 17           ; Untyped                           ;
; LPM_WIDTHP                                     ; 33           ; Untyped                           ;
; LPM_WIDTHR                                     ; 33           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 17           ; Untyped                           ;
; LPM_WIDTHB                                     ; 16           ; Untyped                           ;
; LPM_WIDTHP                                     ; 33           ; Untyped                           ;
; LPM_WIDTHR                                     ; 33           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 3                                                            ;
; Entity Instance               ; pll_mod:pll_inst1|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; pll_com:pll_inst2|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                      ;
; Entity Instance                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2                       ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                     ;
;     -- LPM_WIDTHP                     ; 33                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1                       ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                     ;
;     -- LPM_WIDTHP                     ; 33                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0                       ;
;     -- LPM_WIDTHA                     ; 17                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 33                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 18                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:codec"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_ready         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_left[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_right      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; reset ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "clock_generator:my_clock_gen" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pll_com:pll_inst2" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; areset ; Input ; Info     ; Stuck at GND      ;
+--------+-------+----------+-------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pll_mod:pll_inst1" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; areset ; Input ; Info     ; Stuck at GND      ;
+--------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONF_CONTROL:U2"                                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sleds ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (3 bits) it drives; bit(s) "sleds[8..3]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator"                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oQ[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1" ;
+---------+--------+----------+----------------------------------------+
; Port    ; Type   ; Severity ; Details                                ;
+---------+--------+----------+----------------------------------------+
; val_in  ; Input  ; Info     ; Explicitly unconnected                 ;
; ena_ac  ; Input  ; Info     ; Stuck at VCC                           ;
; val_out ; Output ; Info     ; Explicitly unconnected                 ;
+---------+--------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|DP_MOD:data_path"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[39..38] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oQ[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_COMPLETMOD:U1"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; val_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 120              ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 221                         ;
; cycloneiii_ff         ; 1586                        ;
;     ENA               ; 767                         ;
;     ENA SCLR          ; 207                         ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 113                         ;
;     SLD               ; 1                           ;
;     plain             ; 489                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1409                        ;
;     arith             ; 391                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 310                         ;
;     normal            ; 1018                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 229                         ;
;         3 data inputs ; 242                         ;
;         4 data inputs ; 517                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.25                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 356                                                    ;
; cycloneiii_ff         ; 1229                                                   ;
;     CLR               ; 63                                                     ;
;     CLR SLD           ; 119                                                    ;
;     ENA               ; 153                                                    ;
;     ENA CLR           ; 126                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 15                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 705                                                    ;
; cycloneiii_lcell_comb ; 586                                                    ;
;     arith             ; 84                                                     ;
;         2 data inputs ; 84                                                     ;
;     normal            ; 502                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 19                                                     ;
;         2 data inputs ; 25                                                     ;
;         3 data inputs ; 306                                                    ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 240                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 6.10                                                   ;
; Average LUT depth     ; 1.22                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:04     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                  ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; CONF_CONTROL:U2|r_control[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][0]           ; N/A     ;
; CONF_CONTROL:U2|r_control[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][1]           ; N/A     ;
; CONF_CONTROL:U2|r_control[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][2]           ; N/A     ;
; CONF_CONTROL:U2|r_control[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][3]           ; N/A     ;
; CONF_CONTROL:U2|r_control[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][4]           ; N/A     ;
; CONF_CONTROL:U2|r_control[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][5]           ; N/A     ;
; CONF_CONTROL:U2|r_control[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][6]           ; N/A     ;
; CONF_CONTROL:U2|r_control[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][0]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][2]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][3]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][4]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][5]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][6]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][0]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][1]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][2]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][3]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][1]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][4]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][5]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][6]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][2]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][3]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][4]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][5]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][6]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][7]          ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][0]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_mod[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][1]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][0]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][2]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][4]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][5]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][6]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][0]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][1]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][2]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][3]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][1]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][6]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][2]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][3]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][4]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][5]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][7]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][0]           ; N/A     ;
; CONF_CONTROL:U2|r_frec_por[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][1]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]           ; N/A     ;
; CONF_CONTROL:U2|r_im_am[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][2]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][3]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][4]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][5]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][6]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][7]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][1]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][2]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][3]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][4]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][5]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][6]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][7]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][0]           ; N/A     ;
; CONF_CONTROL:U2|r_im_fm[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][1]           ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux15~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux15~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux5~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux5~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux4~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux4~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux3~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux3~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux2~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux2~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux1~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux1~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux0~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux0~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux14~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux14~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux13~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux13~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux12~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux12~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux11~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux11~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux10~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux10~1                              ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux9~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux9~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux8~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux8~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux7~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux7~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux6~1                               ; N/A     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|din[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|Mux6~1                               ; N/A     ;
; DP_COMPLETMOD:U1|o_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]       ; N/A     ;
; DP_COMPLETMOD:U1|o_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]      ; N/A     ;
; DP_COMPLETMOD:U1|o_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]      ; N/A     ;
; DP_COMPLETMOD:U1|rst                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][0]~_wirecell ; N/A     ;
; DP_COMPLETMOD:U1|rst                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][0]~_wirecell ; N/A     ;
; DP_COMPLETMOD:U1|val_in                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GEN_CE:U3|ce                                          ; N/A     ;
; CLOCK_50                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                              ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Wed Jun 01 16:01:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_COMP -c MOD_COMP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_mod.v
    Info (12023): Found entity 1: pll_mod File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_com.v
    Info (12023): Found entity 1: pll_com File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file control_fsms.v
    Info (12023): Found entity 1: CONTROL_FSMs File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wr_control.v
    Info (12023): Found entity 1: WR_CONTROL File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/WR_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rd_control.v
    Info (12023): Found entity 1: RD_CONTROL File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RD_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: MAIN_CONTROL File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MAIN_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs_conf.v
    Info (12023): Found entity 1: REGS_CONF File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REGS_CONF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sec_filter.v
    Info (12023): Found entity 1: SEC_FILTER File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_mux.v
    Info (12023): Found entity 1: REG_MUX File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REG_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file r_int.v
    Info (12023): Found entity 1: R_INT File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/R_INT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file preprocesado.v
    Info (12023): Found entity 1: preprocesado File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/preprocesado.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file postprocesado.v
    Info (12023): Found entity 1: postprocesado File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/postprocesado.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mult_acc.v
    Info (12023): Found entity 1: MULT_ACC File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file int.v
    Info (12023): Found entity 1: INT File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/INT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dp_mod.v
    Info (12023): Found entity 1: DP_MOD File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file dds_test.v
    Info (12023): Found entity 1: DDS_test File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 31
    Info (12023): Found entity 2: rom_mem File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 115
Info (12021): Found 2 design units, including 2 entities, in source file dds.v
    Info (12023): Found entity 1: DDS File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 29
    Info (12023): Found entity 2: rom_mem_DDS File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: CONTROL File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comb.v
    Info (12023): Found entity 1: COMB File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/COMB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: CIC File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.v
    Info (12023): Found entity 1: accumulator File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/accumulator.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rs232com.v
    Info (12023): Found entity 1: RS232COM File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RS232COM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dp_completmod.v
    Info (12023): Found entity 1: DP_COMPLETMOD File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conf_control.v
    Info (12023): Found entity 1: CONF_CONTROL File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file comm_rs232.vhd
    Info (12022): Found design unit 1: comm_rs232-rtl File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/comm_rs232.vhd Line: 28
    Info (12023): Found entity 1: comm_rs232 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/comm_rs232.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file gen_ce.v
    Info (12023): Found entity 1: GEN_CE File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/GEN_CE.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mod_comp.v
    Info (12023): Found entity 1: MOD_COMP File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at CONTROL.v(17): Parameter Declaration in module "CONTROL" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v Line: 17
Info (12127): Elaborating entity "MOD_COMP" for the top level hierarchy
Warning (10034): Output port "DAC_B" at MOD_COMP.v(12) has no driver File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
Info (12128): Elaborating entity "DP_COMPLETMOD" for hierarchy "DP_COMPLETMOD:U1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 138
Info (12128): Elaborating entity "DDS_test" for hierarchy "DP_COMPLETMOD:U1|DDS_test:DDS" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v Line: 54
Info (12128): Elaborating entity "accumulator" for hierarchy "DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 66
Info (12128): Elaborating entity "preprocesado" for hierarchy "DP_COMPLETMOD:U1|DDS_test:DDS|preprocesado:pre_pro" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 85
Info (12128): Elaborating entity "rom_mem" for hierarchy "DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 93
Warning (10030): Net "rom.data_a" at DDS_test.v(123) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 123
Warning (10030): Net "rom.waddr_a" at DDS_test.v(123) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 123
Warning (10030): Net "rom.we_a" at DDS_test.v(123) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 123
Info (12128): Elaborating entity "postprocesado" for hierarchy "DP_COMPLETMOD:U1|DDS_test:DDS|postprocesado:post_pro" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v Line: 97
Info (12128): Elaborating entity "SEC_FILTER" for hierarchy "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v Line: 76
Info (12128): Elaborating entity "MULT_ACC" for hierarchy "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v Line: 31
Info (10041): Inferred latch for "dout[0]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[1]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[2]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[3]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[4]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[5]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[6]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[7]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[8]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[9]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[10]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[11]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[12]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[13]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[14]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[15]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[16]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[17]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[18]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[19]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[20]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[21]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[22]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[23]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[24]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[25]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[26]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[27]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[28]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[29]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[30]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[31]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[32]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (10041): Inferred latch for "dout[33]" at MULT_ACC.v(21) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 21
Info (12128): Elaborating entity "REG_MUX" for hierarchy "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v Line: 37
Info (12128): Elaborating entity "ROM" for hierarchy "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v Line: 41
Warning (10030): Net "ROM.data_a" at ROM.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v Line: 10
Warning (10030): Net "ROM.waddr_a" at ROM.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v Line: 10
Warning (10030): Net "ROM.we_a" at ROM.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v Line: 10
Info (12128): Elaborating entity "CONTROL" for hierarchy "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v Line: 50
Info (12128): Elaborating entity "CIC" for hierarchy "DP_COMPLETMOD:U1|CIC:CIC_int" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v Line: 88
Info (12128): Elaborating entity "COMB" for hierarchy "DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v Line: 32
Info (12128): Elaborating entity "INT" for hierarchy "DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v Line: 39
Info (12128): Elaborating entity "R_INT" for hierarchy "DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v Line: 50
Info (12128): Elaborating entity "DP_MOD" for hierarchy "DP_COMPLETMOD:U1|DP_MOD:data_path" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v Line: 103
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(72): truncated value with size 33 to match size of target (17) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 72
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(86): truncated value with size 33 to match size of target (24) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 86
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(110): truncated value with size 33 to match size of target (16) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 110
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(116): truncated value with size 33 to match size of target (17) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 116
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(125): truncated value with size 33 to match size of target (16) File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 125
Info (12128): Elaborating entity "DDS" for hierarchy "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 145
Info (12128): Elaborating entity "rom_mem_DDS" for hierarchy "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 81
Warning (10030): Net "rom.data_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 111
Warning (10030): Net "rom.waddr_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 111
Warning (10030): Net "rom.we_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v Line: 111
Info (12128): Elaborating entity "CONF_CONTROL" for hierarchy "CONF_CONTROL:U2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 154
Info (12128): Elaborating entity "RS232COM" for hierarchy "CONF_CONTROL:U2|RS232COM:C1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v Line: 39
Info (12128): Elaborating entity "comm_rs232" for hierarchy "CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RS232COM.v Line: 28
Info (12128): Elaborating entity "REGS_CONF" for hierarchy "CONF_CONTROL:U2|REGS_CONF:C2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v Line: 55
Info (12128): Elaborating entity "CONTROL_FSMs" for hierarchy "CONF_CONTROL:U2|CONTROL_FSMs:C3" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v Line: 69
Info (12128): Elaborating entity "MAIN_CONTROL" for hierarchy "CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v Line: 30
Info (12128): Elaborating entity "WR_CONTROL" for hierarchy "CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v Line: 41
Info (12128): Elaborating entity "RD_CONTROL" for hierarchy "CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v Line: 54
Info (12128): Elaborating entity "GEN_CE" for hierarchy "GEN_CE:U3" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 159
Info (12128): Elaborating entity "pll_mod" for hierarchy "pll_mod:pll_inst1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 167
Info (12128): Elaborating entity "altpll" for hierarchy "pll_mod:pll_inst1|altpll:altpll_component" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_mod:pll_inst1|altpll:altpll_component" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v Line: 100
Info (12133): Instantiated megafunction "pll_mod:pll_inst1|altpll:altpll_component" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "48"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_mod"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_mod_altpll.v
    Info (12023): Found entity 1: pll_mod_altpll File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v Line: 29
Info (12128): Elaborating entity "pll_mod_altpll" for hierarchy "pll_mod:pll_inst1|altpll:altpll_component|pll_mod_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_com" for hierarchy "pll_com:pll_inst2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 173
Info (12128): Elaborating entity "altpll" for hierarchy "pll_com:pll_inst2|altpll:altpll_component" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_com:pll_inst2|altpll:altpll_component" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v Line: 100
Info (12133): Instantiated megafunction "pll_com:pll_inst2|altpll:altpll_component" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7812"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_com"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_com_altpll.v
    Info (12023): Found entity 1: pll_com_altpll File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v Line: 29
Info (12128): Elaborating entity "pll_com_altpll" for hierarchy "pll_com:pll_inst2|altpll:altpll_component|pll_com_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 195
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 204
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 221
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh24.tdf
    Info (12023): Found entity 1: altsyncram_eh24 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_eh24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_upb.tdf
    Info (12023): Found entity 1: mux_upb File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mux_upb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mux_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf
    Info (12023): Found entity 1: cntr_uhi File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_uhi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_bbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.01.16:02:06 Progress: Loading sld66966fa3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[0]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[1]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[2]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[3]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[4]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[5]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[6]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[7]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 247
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[8]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 277
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[9]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 307
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[10]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 337
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[11]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 367
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 397
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 427
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 457
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 487
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[16]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 517
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[17]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 547
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[18]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 577
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[19]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 607
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[20]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 637
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[21]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 667
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[22]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 697
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[23]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 727
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[0]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[1]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[2]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[3]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[4]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[5]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[6]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[7]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf Line: 247
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0|ROM" is uninferred due to inappropriate RAM size File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v Line: 10
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/MOD_COMP.ram0_ROM_8a37aa91.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_COMPLETMOD:U1|DP_MOD:data_path|Mult2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_COMPLETMOD:U1|DP_MOD:data_path|Mult1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 106
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_COMPLETMOD:U1|DP_MOD:data_path|Mult0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 82
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|Mult0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 20
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k671.tdf
    Info (12023): Found entity 1: altsyncram_k671 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_k671.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j71.tdf
    Info (12023): Found entity 1: altsyncram_1j71 File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_1j71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 121
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult2" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 121
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_56t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 106
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult1" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 106
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 82
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|DP_MOD:data_path|lpm_mult:Mult0" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v Line: 82
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_66t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 20
Info (12133): Instantiated megafunction "DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|lpm_mult:Mult0" with the following parameter: File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_86t.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 11
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 11
    Warning (13410): Pin "DAC_B[0]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[1]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[2]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[3]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[4]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[5]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[6]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[7]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[8]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[9]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[10]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[11]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[12]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_B[13]" is stuck at GND File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 12
    Warning (13410): Pin "DAC_MODE" is stuck at VCC File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 184 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DA[0]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[1]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[2]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[3]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[4]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[5]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[6]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[7]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[8]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[9]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[10]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[11]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[12]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DA[13]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[0]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[1]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[2]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[3]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[4]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[5]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[6]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[7]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[8]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[9]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[10]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[11]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[12]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
    Warning (15610): No output dependent on input pin "ADC_DB[13]" File: C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v Line: 3
Info (21057): Implemented 4200 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3747 logic cells
    Info (21064): Implemented 336 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Wed Jun 01 16:02:23 2022
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:02


