/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [3:0] _03_;
  wire [18:0] _04_;
  reg [6:0] _05_;
  wire celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [21:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_28z ? celloutsig_0_5z[0] : celloutsig_0_8z;
  assign celloutsig_0_43z = celloutsig_0_17z ? celloutsig_0_38z : celloutsig_0_32z;
  assign celloutsig_1_16z = _00_ ? celloutsig_1_6z : celloutsig_1_3z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[63] : celloutsig_0_0z;
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z & celloutsig_0_6z[2]);
  assign celloutsig_0_16z = ~(in_data[31] & celloutsig_0_11z[1]);
  assign celloutsig_0_21z = ~celloutsig_0_7z;
  assign celloutsig_0_36z = celloutsig_0_30z | celloutsig_0_15z;
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z[2];
  assign celloutsig_1_4z = celloutsig_1_0z[3] | in_data[111];
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_1_6z = celloutsig_1_3z | celloutsig_1_5z;
  assign celloutsig_0_2z = in_data[16] | celloutsig_0_1z;
  assign celloutsig_0_28z = celloutsig_0_19z[12] | celloutsig_0_14z;
  assign celloutsig_0_30z = celloutsig_0_20z[8] ^ _01_;
  assign celloutsig_0_3z = in_data[83:73] + { in_data[67:58], celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_20z[6:1] + { celloutsig_0_20z[4:2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z };
  reg [3:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_1_8z[3:2], celloutsig_1_1z, celloutsig_1_7z };
  assign { _00_, _03_[2:0] } = _24_;
  reg [18:0] _25_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 19'h00000;
    else _25_ <= celloutsig_0_10z[22:4];
  assign { _04_[18:15], _02_[3], _04_[13:9], _01_, _04_[7:0] } = _25_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 7'h00;
    else _05_ <= celloutsig_0_20z[9:3];
  assign celloutsig_1_7z = in_data[181:173] >= { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_14z } >= { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_29z = { _05_[6:2], celloutsig_0_0z } >= { celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_8z = in_data[86:83] > { celloutsig_0_5z[4:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_3z[9:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } > { celloutsig_0_3z[10:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[66:51] < in_data[45:30];
  assign celloutsig_1_15z = in_data[148:117] < { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_3z[2:0], celloutsig_0_12z, celloutsig_0_17z } < { celloutsig_0_6z[7:5], celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_32z = celloutsig_0_3z[2] & ~(celloutsig_0_5z[0]);
  assign celloutsig_1_1z = celloutsig_1_0z[3] & ~(celloutsig_1_0z[0]);
  assign celloutsig_1_12z = celloutsig_1_6z & ~(celloutsig_1_10z[23]);
  assign celloutsig_0_10z = { celloutsig_0_3z[9:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[4:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z } % { 1'h1, celloutsig_0_10z[21], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_3z[9], celloutsig_0_25z, celloutsig_0_28z } % { 1'h1, celloutsig_0_10z[18:15] };
  assign celloutsig_0_44z = { celloutsig_0_10z[23:4], celloutsig_0_8z, celloutsig_0_4z } * { celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[155:152] * in_data[188:185];
  assign celloutsig_0_5z = { celloutsig_0_3z[9:5], celloutsig_0_2z } * in_data[28:23];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_3z[6:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_9z = celloutsig_1_4z ? { in_data[190:182], celloutsig_1_3z, 2'h3, celloutsig_1_7z } : { celloutsig_1_8z[5], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_1z ? celloutsig_1_8z[7:5] : { _00_, _03_[2:1] };
  assign celloutsig_1_19z = celloutsig_1_6z ? { celloutsig_1_13z[11:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z } : { celloutsig_1_10z[20:4], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_20z = celloutsig_0_8z ? { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_6z } : { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_10z[21:0] != { celloutsig_0_10z[12:4], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_8z = - { in_data[109:104], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_25z = - { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_0_14z = { _04_[18:15], celloutsig_0_4z } !== celloutsig_0_3z[7:3];
  assign celloutsig_1_10z = ~ { in_data[157:155], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = ~ in_data[188:177];
  assign celloutsig_0_19z = ~ { celloutsig_0_10z[16:4], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_15z = | { celloutsig_0_12z, celloutsig_0_10z[15:8] };
  assign celloutsig_0_38z = ~((celloutsig_0_29z & celloutsig_0_22z[1]) | (celloutsig_0_32z & celloutsig_0_28z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[0]) | (celloutsig_1_2z & celloutsig_1_1z));
  assign _02_[2:0] = { celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_21z };
  assign _03_[3] = _00_;
  assign { _04_[14], _04_[8] } = { _02_[3], _01_ };
  assign { out_data[128], out_data[114:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
