# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 26 \
    name input_V_data \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { input_V_data_TDATA { I 64 vector } input_V_data_TVALID { I 1 bit } input_V_data_TREADY { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_V_data'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name simConfig_rowsToSimulate_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_simConfig_rowsToSimulate_V \
    op interface \
    ports { simConfig_rowsToSimulate_V_dout { I 27 vector } simConfig_rowsToSimulate_V_empty_n { I 1 bit } simConfig_rowsToSimulate_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name simConfig_BLOCK_NUMBERS_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_simConfig_BLOCK_NUMBERS_V \
    op interface \
    ports { simConfig_BLOCK_NUMBERS_V_dout { I 27 vector } simConfig_BLOCK_NUMBERS_V_empty_n { I 1 bit } simConfig_BLOCK_NUMBERS_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name V_SIZE \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_V_SIZE \
    op interface \
    ports { V_SIZE_dout { I 32 vector } V_SIZE_empty_n { I 1 bit } V_SIZE_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name simConfig_rowsToSimulate_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_simConfig_rowsToSimulate_V_out \
    op interface \
    ports { simConfig_rowsToSimulate_V_out_din { O 27 vector } simConfig_rowsToSimulate_V_out_full_n { I 1 bit } simConfig_rowsToSimulate_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name simConfig_BLOCK_NUMBERS_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_simConfig_BLOCK_NUMBERS_V_out \
    op interface \
    ports { simConfig_BLOCK_NUMBERS_V_out_din { O 27 vector } simConfig_BLOCK_NUMBERS_V_out_full_n { I 1 bit } simConfig_BLOCK_NUMBERS_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name V_data_V_data_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_V_data_V_data_0 \
    op interface \
    ports { V_data_V_data_0_din { O 32 vector } V_data_V_data_0_full_n { I 1 bit } V_data_V_data_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name V_data_V_data_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_V_data_V_data_1 \
    op interface \
    ports { V_data_V_data_1_din { O 32 vector } V_data_V_data_1_full_n { I 1 bit } V_data_V_data_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name V_data_V_data_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_V_data_V_data_2 \
    op interface \
    ports { V_data_V_data_2_din { O 32 vector } V_data_V_data_2_full_n { I 1 bit } V_data_V_data_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name V_data_V_data_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_V_data_V_data_3 \
    op interface \
    ports { V_data_V_data_3_din { O 32 vector } V_data_V_data_3_full_n { I 1 bit } V_data_V_data_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name C_data_V_data_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_data_V_data_0 \
    op interface \
    ports { C_data_V_data_0_din { O 32 vector } C_data_V_data_0_full_n { I 1 bit } C_data_V_data_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name C_data_V_data_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_data_V_data_1 \
    op interface \
    ports { C_data_V_data_1_din { O 32 vector } C_data_V_data_1_full_n { I 1 bit } C_data_V_data_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name C_data_V_data_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_data_V_data_2 \
    op interface \
    ports { C_data_V_data_2_din { O 32 vector } C_data_V_data_2_full_n { I 1 bit } C_data_V_data_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name C_data_V_data_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_data_V_data_3 \
    op interface \
    ports { C_data_V_data_3_din { O 32 vector } C_data_V_data_3_full_n { I 1 bit } C_data_V_data_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


