INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/CLA_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/adder_CLA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_CLA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/half_adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adders
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/xor_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sim_1/new/tb_adder_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_CLA
