add_wave {{/ram_cell/CLK}} {{/ram_cell/RST}} {{/ram_cell/\S1[0] }} {{/ram_cell/\S1[1] }} {{/ram_cell/\S1[2] }} {{/ram_cell/\S1[3] }} {{/ram_cell/\S2[0] }} {{/ram_cell/\S2[1] }} {{/ram_cell/\S2[2] }} {{/ram_cell/\S2[3] }} {{/ram_cell/\S3[0] }} {{/ram_cell/\S3[1] }} {{/ram_cell/\S3[2] }} {{/ram_cell/\S3[3] }} {{/ram_cell/\S4[0] }} {{/ram_cell/\S4[1] }} {{/ram_cell/\S4[2] }} {{/ram_cell/\S4[3] }} {{/ram_cell/done}} {{/ram_cell/\input_vector[0] }} {{/ram_cell/\input_vector[1] }} {{/ram_cell/\input_vector[2] }} {{/ram_cell/\input_vector[3] }} {{/ram_cell/\input_vector[4] }} {{/ram_cell/\input_vector[5] }} {{/ram_cell/\input_vector[6] }} {{/ram_cell/\input_vector[7] }} 
add_wave {{/ram_cell/\r1[0] }} {{/ram_cell/\r1[1] }} {{/ram_cell/\r1[2] }} {{/ram_cell/\r1[3] }} {{/ram_cell/\r2[0] }} {{/ram_cell/\r2[1] }} {{/ram_cell/\r2[2] }} {{/ram_cell/\r2[3] }} {{/ram_cell/\r3[0] }} {{/ram_cell/\r3[1] }} {{/ram_cell/\r3[2] }} {{/ram_cell/\r3[3] }} {{/ram_cell/\r4[0] }} {{/ram_cell/\r4[1] }} {{/ram_cell/\r4[2] }} {{/ram_cell/\r4[3] }} {{/ram_cell/read}} {{/ram_cell/start_bram_assign}} {{/ram_cell/start_mul}} {{/ram_cell/state}} {{/ram_cell/\wv1[0] }} {{/ram_cell/\wv1[1] }} {{/ram_cell/\wv1[2] }} {{/ram_cell/\wv1[3] }} {{/ram_cell/\wv2[0] }} {{/ram_cell/\wv2[1] }} {{/ram_cell/\wv2[2] }} {{/ram_cell/\wv2[3] }} {{/ram_cell/\wv3[0] }} {{/ram_cell/\wv3[1] }} {{/ram_cell/\wv3[2] }} {{/ram_cell/\wv3[3] }} {{/ram_cell/\wv4[0] }} {{/ram_cell/\wv4[1] }} {{/ram_cell/\wv4[2] }} {{/ram_cell/\wv4[3] }} 


