F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/rtl/4b_load_up_count.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/rtl/4b_load_up_count.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_4bit_load_up

Top level modules:
	counter_4bit_load_up

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/tb/tb_4b_load_up_counter.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/tb/tb_4b_load_up_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_counter_4bit_load_up

Top level modules:
	tb_counter_4bit_load_up

} {} {}}
