#ifndef CDSI1_OFFS_DEF_H
#define CDSI1_OFFS_DEF_H

/* for CSI rx inilization */
#define CDSI1_AL_RX_BRG_MODE_OFFS 0X00001400
#define CDSI1_AL_RX_BRG_CSI_INFO_OFFS 0x0000140C
#define CDSI1_AL_RX_BRG_CSI_DT0_OFFS   0x00001410
#define CDSI1_AL_RX_BRG_CSI_DT1_OFFS   0x00001414
#define CDSI1_AL_RX_BRG_CSI_DT2_OFFS   0x00001418
#define CDSI1_AL_RX_BRG_CSI_DT3_OFFS   0x0000141C
#define CDSI1_CDSIRX_ADDRESS_CONFIG_OFFS 0x00001004
#define CDSI1_CDSIRX_CLKEN_OFFS        0x00001008
#define CDSI1_CDSIRX_CLKSEL_OFFS       0x0000100C
#define CDSI1_CDSIRX_MODE_CONFIG_OFFS  0x00001010
#define CDSI1_CDSIRX_SYSTEM_INIT_OFFS  0x00001014
#define CDSI1_CDSIRX_LANE_ENABLE_OFFS  0x00001018
#define CDSI1_CDSIRX_VC_ENABLE_OFFS    0x0000101C
#define CDSI1_CDSIRX_START_OFFS        0x00001020
#define CDSI1_CDSIRX_LINE_INIT_COUNT_OFFS 0x00001024
#define CDSI1_CDSIRX_HSRXTO_COUNT_OFFS 0x00001028
#define CDSI1_CDSIRX_FUNC_ENABLE_OFFS  0x0000102C
#define CDSI1_CDSIRX_DSI_LPTX_MODE_OFFS 0x00001030
#define CDSI1_CDSIRX_DSI_TATO_COUNT_OFFS 0x00001034
#define CDSI1_CDSIRX_DSI_LPTXTO_COUNT_OFFS 0x00001038
#define CDSI1_CDSIRX_DSI_WAITBTA_COUNT_OFFS 0x0000103C
#define CDSI1_CDSIRX_FUNC_MODE_OFFS    0x00001040
#define CDSI1_CDSIRX_LPRX_STATE_INT_STAT_OFFS 0x00001044
#define CDSI1_CDSIRX_LPRX_STATE_INT_MASK_OFFS 0x00001048
#define CDSI1_CDSIRX_DSI_RXTRIG_INT_STAT_OFFS 0x0000104C
#define CDSI1_CDSIRX_DSI_RXTRIG_INT_MASK_OFFS 0x00001050
#define CDSI1_CDSIRX_INTERNAL_STAT_OFFS 0x00001054
#define CDSI1_CDSIRX_RXERR_INT_STAT_OFFS 0x0000105C
#define CDSI1_CDSIRX_RXERR_INT_MASK_OFFS 0x00001060
#define CDSI1_CDSIRX_TXERR_INT_STAT_OFFS 0x00001064
#define CDSI1_CDSIRX_TXERR_INT_MASK_OFFS 0x00001068
#define CDSI1_CDSIRX_ERR_STATUS_OFFS   0x0000106C
#define CDSI1_CDSIRX_DSI_LPTX_INT_STAT_OFFS 0x00001070
#define CDSI1_CDSIRX_DSI_LPTX_INT_MASK_OFFS 0x00001074
#define CDSI1_CDSIRX_DSI_LPTX_REQ_OFFS 0x00001078
#define CDSI1_CDSIRX_DSI_LPTX_TYPE_OFFS 0x0000107C
#define CDSI1_CDSIRX_DSI_LPTX_PKT_HDR_OFFS 0x00001080
#define CDSI1_CDSIRX_DSI_LPTX_PAYLOAD0_OFFS 0x00001084
#define CDSI1_CDSIRX_DSI_LPTX_PAYLOAD1_OFFS 0x00001088
#define CDSI1_CDSIRX_PPI_HSRX_CNTRL_OFFS 0x000010A0
#define CDSI1_CDSIRX_PPI_HSRX_COUNT_OFFS 0x000010A4
#define CDSI1_CDSIRX_PPI_DPHY_DLYCNTRL_OFFS 0x000010A8
#define CDSI1_CDSIRX_PPI_DPHY_LPRX_THSLD_OFFS 0x000010AC
#define CDSI1_CDSIRX_PPI_DPHY_LPRXCALCNTRL_OFFS 0x000010B0
#define CDSI1_CDSIRX_PPI_DPHY_LPRXAUTOCALST_OFFS 0x000010B4
#define CDSI1_CDSIRX_PPI_DPHY_MON_OFFS 0x000010B8
#define CDSI1_CDSIRX_PPI_DPHY_LPTXTIMECNT_OFFS 0x000010BC
#define CDSI1_CDSIRX_PPI_DSI_BTA_COUNT_OFFS 0x000010C0
#define CDSI1_CDSIRX_PPI_DSI_DPHYTX_ADJUST_OFFS 0x000010C4
#define CDSI1_CDSIRX_PPI_DPHY_HSRX_ADJUST_OFFS 0x000010C8
#define CDSI1_CDSIRX_PPI_DPHY_POWERCNTRL_OFFS 0x000010CC
#define CDSI1_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_OFFS 0x000010D0
#define CDSI1_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_OFFS 0x000010D4
#define CDSI1_CDSIRX_PPI_DPHY_GPI_OFFS 0x000010D8
#define CDSI1_CDSIRX_PPI_DPHY_GP_OFFS  0x000010DC
#define CDSI1_CDSIRX_LANE_STATUS_HS_OFFS 0x000010E0
#define CDSI1_CDSIRX_LANE_STATUS_LP_OFFS 0x000010E4
#define CDSI1_CDSIRX_DSI_VC0_SH_INT_STAT_OFFS 0x00001108
#define CDSI1_CDSIRX_DSI_VC0_SH_INT_MASK_OFFS 0x0000110C
#define CDSI1_CDSIRX_DSI_VC1_SH_INT_STAT_OFFS 0x00001110
#define CDSI1_CDSIRX_DSI_VC1_SH_INT_MASK_OFFS 0x00001114
#define CDSI1_CDSIRX_DSI_VC2_SH_INT_STAT_OFFS 0x00001118
#define CDSI1_CDSIRX_DSI_VC2_SH_INT_MASK_OFFS 0x0000111C
#define CDSI1_CDSIRX_DSI_VC3_SH_INT_STAT_OFFS 0x00001120
#define CDSI1_CDSIRX_DSI_VC3_SH_INT_MASK_OFFS 0x00001124
#define CDSI1_CDSIRX_DSI_VC0_LN_INT_STAT_OFFS 0x00001128
#define CDSI1_CDSIRX_DSI_VC0_LN_INT_MASK_OFFS 0x0000112C
#define CDSI1_CDSIRX_DSI_VC1_LN_INT_STAT_OFFS 0x00001130
#define CDSI1_CDSIRX_DSI_VC1_LN_INT_MASK_OFFS 0x00001134
#define CDSI1_CDSIRX_DSI_VC2_LN_INT_STAT_OFFS 0x00001138
#define CDSI1_CDSIRX_DSI_VC2_LN_INT_MASK_OFFS 0x0000113C
#define CDSI1_CDSIRX_DSI_VC3_LN_INT_STAT_OFFS 0x00001140
#define CDSI1_CDSIRX_DSI_VC3_LN_INT_MASK_OFFS 0x00001144
#define CDSI1_CDSIRX_CSI2_VC0_SH_INT_STAT_OFFS 0x00001148
#define CDSI1_CDSIRX_CSI2_VC0_SH_INT_MASK_OFFS 0x0000114C
#define CDSI1_CDSIRX_CSI2_VC1_SH_INT_STAT_OFFS 0x00001150
#define CDSI1_CDSIRX_CSI2_VC1_SH_INT_MASK_OFFS 0x00001154
#define CDSI1_CDSIRX_CSI2_VC2_SH_INT_STAT_OFFS 0x00001158
#define CDSI1_CDSIRX_CSI2_VC2_SH_INT_MASK_OFFS 0x0000115C
#define CDSI1_CDSIRX_CSI2_VC3_SH_INT_STAT_OFFS 0x00001160
#define CDSI1_CDSIRX_CSI2_VC3_SH_INT_MASK_OFFS 0x00001164
#define CDSI1_CDSIRX_CSI2_VC0_LN0_INT_STAT_OFFS 0x00001168
#define CDSI1_CDSIRX_CSI2_VC0_LN1_INT_STAT_OFFS 0x0000116C
#define CDSI1_CDSIRX_CSI2_VC0_LN0_INT_MASK_OFFS 0x00001170
#define CDSI1_CDSIRX_CSI2_VC0_LN1_INT_MASK_OFFS 0x00001174
#define CDSI1_CDSIRX_CSI2_VC1_LN0_INT_STAT_OFFS 0x00001178
#define CDSI1_CDSIRX_CSI2_VC1_LN1_INT_STAT_OFFS 0x0000117C
#define CDSI1_CDSIRX_CSI2_VC1_LN0_INT_MASK_OFFS 0x00001180
#define CDSI1_CDSIRX_CSI2_VC1_LN1_INT_MASK_OFFS 0x00001184
#define CDSI1_CDSIRX_CSI2_VC2_LN0_INT_STAT_OFFS 0x00001188
#define CDSI1_CDSIRX_CSI2_VC2_LN1_INT_STAT_OFFS 0x0000118C
#define CDSI1_CDSIRX_CSI2_VC2_LN0_INT_MASK_OFFS 0x00001190
#define CDSI1_CDSIRX_CSI2_VC2_LN1_INT_MASK_OFFS 0x00001194
#define CDSI1_CDSIRX_CSI2_VC3_LN0_INT_STAT_OFFS 0x00001198
#define CDSI1_CDSIRX_CSI2_VC3_LN1_INT_STAT_OFFS 0x0000119C
#define CDSI1_CDSIRX_CSI2_VC3_LN0_INT_MASK_OFFS 0x000011A0
#define CDSI1_CDSIRX_CSI2_VC3_LN1_INT_MASK_OFFS 0x000011A4
#define CDSI1_CDSIRX_RCV_PKT_HEADER_OFFS 0x000011B0
#define CDSI1_CDSIRX_CSI2_VC0_FNLN_STAT_OFFS 0x000011B4
#define CDSI1_CDSIRX_CSI2_VC1_FNLN_STAT_OFFS 0x000011B8
#define CDSI1_CDSIRX_CSI2_VC2_FNLN_STAT_OFFS 0x000011BC
#define CDSI1_CDSIRX_CSI2_VC3_FNLN_STAT_OFFS 0x000011C0

#endif

