spike logic rout memristor base comput invit paper ella gale unconvent comput centr bristol robot laboratori univers west england bristol email ben laci costello unconvent comput centr faculti appli scienc univers west england bristol email andrew adamatzki unconvent comput centr comput scienc creativ technolog univers west england bristol email abstract memristor suggest novel rout neuromorph comput base similar neuron synaps ion pump memristor action memristor current spike will fruit build memristor comput paper introduc logic assign implement sequenti logic memristor introduc physic rule sum mation bounc direct diminish return elucid investig demonstr memristor sequenti logic work instanti gate gate full adder singl memristor full adder memori add three binari valu output carri digit order input introduct memristor compar neuron synaps anticip rout neuromorph brain comput abil hold memori state memristor predict exist base symmetri concern real analogu recognis exist memristor common consid element respons memristor high inter est memristor possess spike dynam combin spike train way memristor network interact spike consid short term memori memristor novel sequenti logic approach simpl logic circuit advantag spike interact fold memristor switch slow spike interact faster output held short term memori memristor rise faster process complex oper time frame case standard electron design devic comput logic freedom logic assign devic voltag input logic input current valu logic output understood process memristor circuitri requir order instanti logic circuit assumpt comput oper surpris high complex singl memristor suggest approach convers circuitri approach comput paper will examin detail physic memristor physic rule order understand oper sequenti logic exampl high level comput singl memristor methodolog sequenti logic sequenti logic implement work spike interact memristor memristor sequenti logic allow comput time store state allow interact input termin devic input higher logic oper wait output figur state store short term memori current output voltag chang function zero null state input sequenti logic short term memori store bit oper transmiss second bit output time function start state devic proper zero time measur step output respons step measur measur step voltag data input measur experiment memristor fabric sol gel describ measur keithley electromet set time step actual output logic test memristor left timestep lose short term memori fig sequenti logic output memristor function state box input state store durat short term memori logic valu combin input sequenti tabl method implement logic memristor spike refer high magnitud voltag low magnitud voltag refer polar logic magnitud polar mix mix logic logic logic logic reset null state present experiment data variabl utilis assign logic valu magnitud repres high magnitud low magnitud sign repres posit negat logic assign appli valu tabl implement logic oper voltag spike appli time step respons record frequenc logic oper devic left longer equilibr time memristor remov short term memori iii elucid rule chang valu allow tune balanc polar paper deal qualit exampl investig system elucid physic rule system direct memristor natur implement implic invent bertrand russel observ memristor direct respons equal output memristor respond differ voltag natur allow memristor base sequenti logic comput implic logic implic imp requir order valu input mean natur sequenti logic separ valu time implement order note sequenti logic scheme memristor enact logic oper implic exampl logic oper implic logic logic set imp fals requir function complet comput summat energi conserv logic high voltag energi impart system logic combin compar approach allow creation memristor base time limit summat leaki integr fire neuron bounceback applic voltag spike produc result current spike direct differ start voltag voltag voltag chang posit current repons posit negat negat system return smaller current spike opposit polar exampl mention spike input return sequenc current spike larger case larg loss system diminish return addit spike size polar occur window short term memori decreas chang polar chang polar larger respons respons smaller success volt age respons spike smaller exampl logic system knowledg rule effect allow sign logic comput system perform surpris amount comput singl memristor scheme summat magnitud logic bounceback relev polar logic affect outcom balanc set opposit richest effect mix logic present will exampl invert polar logic bounc easi thing build invert figur respons spike opposit direct result oper switch vice versa view perform oper input fig gate implement gate exampl gate figur exampl mix logic respons output current threshold case devic implement gate case choos limit respons spike summat amount energi system larger part truth tabl larger bounceback respons measur posit current respons limit negat current devic respons magnitud output pick inclus oper part truth tabl respons threshold spike depend input respons trivial correct output circuitri full adder comput unconvent instanti full adder figur admit requir voltag spike current spike convers input carri bit input seri spike mix logic input repres input repres input sequenc logic input respons spike record extra read voltag input gate requir clock oper figur respons memristor scheme three input full adder read spike mark easier understand data memristor lose short term memori set thing deduc know maximum posit negat current spike time step input requir fig gate implement stringent record maximum current rang zero system knowledg read puls clock current negat current record rang input system negat current record rang carri bit oper negat current record rang system redund maximum posit current record rang result calcul maximum posit current record rang result calcul maximum posit current record rang result carri bit summat bit maximum posit current record result carri summat bit binari logic output negat pure result input voltag system posit system includ bounceback summat probe read voltag threashold valu state switch send logic result binari region plot encod carri bit oper spike encod time step will current respons rang summat bit encod direct manner maximum posit current encod numer sum summat bit place requir knowledg carri summat fig attempt full adder mix logic three input bit logic input system timestep respond read spike mark number rang correspond list bit read voltag correspond spike chang valu tune allow chang relat valu output spike conclus short paper summaris physic aspect spike interact observ larg number experiment test demonstr interact creation full adder gate gate cascad output form input high degre function singl memristor suggest solv problem will worthwhil endeavour term logic oper complex sure full adder limit singl memristor exampl take bit output includ sum carri bit input includ input includ precis spike precis threashold output learn input sequenc input sequenc point interest suggest memristor full adder destroy oper gate revers requir abil time backward revers physic clever design memristor comput memristor zero take time memristor maximum amount process suggest processor built memristor lower clock speed comput bit cycl memristor summat approach full adder scheme neuron work exampl three input receiv largest respons spike posit spike output link threashold switch releas current voltag spike leaki integr fire neuron diminish return enforc refractori period neuron work convert rate code spike voltag current spike synaps voltag spike consid transmiss logic memristor action input output current voltag ideal suit neuromorph comput refer chua sbitnev kim hodgkin huxley axon memristor intern journal bifurc chao neuron pois edg chao intern journal bifurc chao chang ebong bhadviya mazumd nanoscal memristor devic synaps neuromorph system nanolett howard gale bull laci costello adamatzki evolv spike network memrist synaps artifici life alif ieee symposium april themistok prodromaki chua centuri mem ristor natur materi chua memristor miss circuit element ieee tran circuit theori strukov snider stewart william miss memristor natur chua resist switch memori memristor appli physic materi scienc process grime martinsen memrist properti human sweat duct congress medic physic biomedi engin gale laci costello adamatzki observ charac teriz model memristor current spike appl math inf sci juli observ burst spike pattern simpl memristor circuit submit boolean logic gate singl memristor low level sequenti logic submit gale pearson kitson adamatzki laci costello aluminium electrod oper titanium oxid sol gel memristor arxiv gale mayn adamatzki laci costello drop coat titanium dioxid memristor materi chemistri physic januari borghetti snider kuek yang stewart william memrist switch enabl state logic oper materi implic natur 