<profile>

<section name = "Vivado HLS Report for 'single_conv_test'" level="0">
<item name = "Date">Sun Dec  6 12:52:24 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab2_fpga_lql</item>
<item name = "Solution">solution4_partition</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14617, 17113, 14617, 17113, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_single_conv_calculat_fu_2112">single_conv_calculat, 3, 3, 1, 1, function</column>
<column name="grp_conv_line_buffer_shi_fu_2152">conv_line_buffer_shi, 14, 14, 15, 15, function</column>
<column name="grp_single_pool_calculat_fu_2179">single_pool_calculat, 4, 4, 4, 4, function</column>
<column name="grp_pool_line_buffer_shi_fu_2185">pool_line_buffer_shi, 5, 5, 6, 6, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- single_conv_test_label9">6, 6, 1, 1, 1, 6, yes</column>
<column name="- single_conv_test_label11">14608, 17104, 913 ~ 1069, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
