cd obj_dir/ && env HAVETLB=n FULLSYSTEM=n ./Vtop /shared/cse502/tests/wp2/prog2.o
Read 112 bytes at 0
Enabling waves...
Initializing top, entry point = 0x0000000000000000
Display: ff010113
0000000000000000: ADDI r2
Display: 00a00413
0000000000000004: ADDI r8
Display: 00900493
0000000000000008: ADDI r9
Display: 00800513
000000000000000c: ADDI r10
Display: 00700593
0000000000000010: ADDI r11
Display: 00600613
0000000000000014: ADDI r12
Display: 00500693
0000000000000018: ADDI r13
Display: 00400713
000000000000001c: ADDI r14
Display: 00300793
0000000000000020: ADDI r15
Display: 00200813
0000000000000024: ADDI r16
Display: 00100893
0000000000000028: ADDI r17
Display: 00040e13
000000000000002c: ADDI r28
Display: 00048313
0000000000000030: ADDI r6
Display: 006e033b
0000000000000034: ADDW r6
Display: 00a3053b
0000000000000038: ADDW r10
Display: 00b505bb
000000000000003c: ADDW r11
Display: 00c5863b
0000000000000040: ADDW r12
Display: 00d606bb
0000000000000044: ADDW r13
Display: 00e6873b
0000000000000048: ADDW r14
Display: 00f707bb
000000000000004c: ADDW r15
Display: 00080713
0000000000000050: ADDI r14
Display: 00e787bb
0000000000000054: ADDW r15
Display: 00088713
0000000000000058: ADDI r14
Display: 00e787bb
000000000000005c: ADDW r15
Display: 00078f93
0000000000000060: ADDI r31
Display: 00000013
0000000000000064: ADDI r0
Display: 01010113
0000000000000068: ADDI r2
Display: 00008067
000000000000006c: JALR r0
Display: 00000000
- top.sv:89: Verilog $finish
Display: 00000000
- top.sv:89: Verilog $finish
- top.sv:89: Second verilog $finish, exiting
