
---------- Begin Simulation Statistics ----------
host_inst_rate                                 310496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 311348                       # Number of bytes of host memory used
host_seconds                                    64.41                       # Real time elapsed on the host
host_tick_rate                              529207477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034088                       # Number of seconds simulated
sim_ticks                                 34087946500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5509278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35512.781091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30661.011713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5057556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16041904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               451722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            124811                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10023422000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326911                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63446.352512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62507.782687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1257241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13766399229                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              216977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8670016982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138703                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48092.522579                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.705284                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15988                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    768903251                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6983496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44576.563938                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40147.931510                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6314797                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29808303729                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095754                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                668699                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             203085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18693438982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996496                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001983                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.412059                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.030900                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6983496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44576.563938                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40147.931510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6314797                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29808303729                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095754                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               668699                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            203085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18693438982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384500                       # number of replacements
system.cpu.dcache.sampled_refs                 385524                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.406531                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6440288                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501869170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145164                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13306252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14362.990740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11407.893757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13264784                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      595604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41468                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459567000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40285                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 329.265353                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13306252                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14362.990740                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11407.893757                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13264784                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       595604500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003116                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41468                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459567000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40285                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435706                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.081684                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13306252                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14362.990740                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11407.893757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13264784                       # number of overall hits
system.cpu.icache.overall_miss_latency      595604500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003116                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41468                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459567000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40055                       # number of replacements
system.cpu.icache.sampled_refs                  40286                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.081684                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13264784                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 82065.005238                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2506921780                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 30548                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60175.816499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 44521.039136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1890                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3661036500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.969870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      60839                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2708615500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.969870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 60839                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60678.192496                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44893.181164                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         241499                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7377376000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.334862                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       121582                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5457888500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.334843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121575                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60388.247582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44703.744400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5001173500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82817                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3702230000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82817                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145164                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.140792                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425810                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60510.645704                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44769.063778                       # average overall mshr miss latency
system.l2.demand_hits                          243389                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11038412500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.428409                       # miss rate for demand accesses
system.l2.demand_misses                        182421                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8166504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.428393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   182414                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.386679                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.272024                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6335.347521                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4456.846460                       # Average occupied blocks per context
system.l2.overall_accesses                     425810                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60510.645704                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  50118.921592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         243389                       # number of overall hits
system.l2.overall_miss_latency            11038412500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.428409                       # miss rate for overall accesses
system.l2.overall_misses                       182421                       # number of overall misses
system.l2.overall_mshr_hits                         6                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10673425780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.500134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  212962                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.399601                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         12207                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          714                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        31306                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            30548                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           44                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         155693                       # number of replacements
system.l2.sampled_refs                         166671                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10792.193981                       # Cycle average of tags in use
system.l2.total_refs                           356808                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            64582                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44747400                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2493758                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3314458                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       297940                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3302943                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3891434                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171883                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       328158                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17265377                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.616319                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.511244                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12982976     75.20%     75.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2129118     12.33%     87.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       804133      4.66%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       424348      2.46%     94.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       256587      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136859      0.79%     96.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       127734      0.74%     97.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75464      0.44%     98.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       328158      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17265377                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       297739                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13336273                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.342849                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.342849                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4622193                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       406032                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28335582                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7314456                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5229967                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2009714                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          635                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        98760                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4744131                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4587358                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156773                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3842070                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3689769                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           152301                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        902061                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            897589                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4472                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3891434                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3253648                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8832371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29883076                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        549354                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.166098                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3253648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2665641                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.275501                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19275091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.550347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.756467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13696432     71.06%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         480472      2.49%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         293550      1.52%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         474517      2.46%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1365203      7.08%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         261288      1.36%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257667      1.34%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         488997      2.54%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1956965     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19275091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4153401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2072454                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1536882                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.658046                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4745121                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           902061                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12864488                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14750368                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734763                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9452351                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.629591                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14970717                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       346300                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2820430                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5772979                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       408451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1823345                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24727613                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3843060                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       410389                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15417027                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       126767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5993                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2009714                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       165207                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       291296                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       104378                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17238                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3413742                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1062011                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17238                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       284537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.426831                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.426831                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10364795     65.49%     65.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46114      0.29%     65.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229966      1.45%     67.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7184      0.05%     67.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204069      1.29%     68.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19470      0.12%     68.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64610      0.41%     69.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3970748     25.09%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       920461      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15827417                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151934                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009599                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23335     15.36%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           53      0.03%     15.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            7      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            1      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73364     48.29%     63.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48973     32.23%     95.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6201      4.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19275091                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.821133                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.354675                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12154650     63.06%     63.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2937997     15.24%     78.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1714462      8.89%     87.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1144230      5.94%     93.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       807162      4.19%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       328549      1.70%     99.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       165442      0.86%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17031      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5568      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19275091                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.675563                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23190731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15827417                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12915345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29149                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11426428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3253712                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3253648                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2550037                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       849780                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5772979                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1823345                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23428492                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3859222                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       323259                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7625006                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       404923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16557                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35200204                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27371376                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20307300                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5014630                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2009714                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       766518                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12302693                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1900437                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 93811                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
