#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug 18 07:13:15 2022
# Process ID: 16680
# Current directory: F:/intelligent_traffic_light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13140 F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/intelligent_traffic_light/optimized_intellight/vivado.log
# Journal file: F:/intelligent_traffic_light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_intellight_0_0

open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.512 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
Reading block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Successfully read diagram <intellight> from block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.012 ; gain = 80.500
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight:1.0 [get_ips  intellight_intellight_0_0] -log ip_upgrade.log
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_intellight_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded intellight_intellight_0_0 (intellight_v1.0 1.0) from revision 5 to revision 6
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rd_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_intellight_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_intellight_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips intellight_intellight_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] intellight_axi_smc_0: SmartConnect intellight_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/intellight_0/rd_addr

Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/synth/intellight_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intellight_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.hwdef
generate_target: Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 1849.672 ; gain = 273.715
catch { config_ip_cache -export [get_ips -all intellight_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP intellight_axi_smc_0, cache-ID = 290b1da13c245d87; cache size = 397.665 MB.
config_ip_cache: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1880.902 ; gain = 31.230
catch { config_ip_cache -export [get_ips -all intellight_intellight_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd]
launch_runs intellight_intellight_0_0_synth_1 -jobs 8
[Thu Aug 18 07:18:02 2022] Launched intellight_intellight_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_intellight_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1880.902 ; gain = 0.000
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins intellight_0/rd_addr] [get_bd_pins MII_0/RD_ADDR]
save_bd_design
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] intellight_axi_smc_0: SmartConnect intellight_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1913.094 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -top
INFO: [BD 41-1662] The design 'intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd]
INFO: [BD 41-1662] The design 'intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(14) - Only lower order bits will be connected.
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/synth/intellight_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1949.742 ; gain = 36.648
catch { config_ip_cache -export [get_ips -all intellight_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP intellight_axi_smc_0, cache-ID = 290b1da13c245d87; cache size = 397.665 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.270 ; gain = 37.527
catch { config_ip_cache -export [get_ips -all intellight_intellight_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd]
launch_runs intellight_intellight_0_0_synth_1 -jobs 8
[Thu Aug 18 07:21:56 2022] Launched intellight_intellight_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_intellight_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1987.270 ; gain = 0.000
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run intellight_intellight_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_intellight_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

launch_runs impl_1 -jobs 8
[Thu Aug 18 07:23:12 2022] Launched intellight_intellight_0_0_synth_1, synth_1...
Run output will be captured here:
intellight_intellight_0_0_synth_1: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_intellight_0_0_synth_1/runme.log
synth_1: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
[Thu Aug 18 07:23:12 2022] Launched impl_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 07:24:00 2022...
