$date
	Fri Oct  6 12:43:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 % d [7:0] $end
$var wire 1 $ reset $end
$var reg 8 & q [7:0] $end
$upscope $end
$scope task load_data $end
$upscope $end
$scope task reset_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b11111111 %
1$
b11111111 #
0"
bx !
$end
#5
b0 !
b0 &
1"
#10
0$
#20
0"
b1010101 #
b1010101 %
#25
b1010101 !
b1010101 &
1"
#30
0"
b10101010 #
b10101010 %
#35
b10101010 !
b10101010 &
1"
#40
0"
1$
#45
b0 !
b0 &
1"
#50
0"
b10101011 #
b10101011 %
0$
#55
b10101011 !
b10101011 &
1"
#60
