Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ALU32DFF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU32DFF.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU32DFF"
Output Format                      : NGC
Target Device                      : xc2vp30-6-ff896

---- Source Options
Top Module Name                    : ALU32DFF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ALU32DFF.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add_1b.vhf" in Library work.
Architecture behavioral of Entity add_1b is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/dff8.vhf" in Library work.
Entity <dff8> compiled.
Entity <dff8> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add_8b.vhf" in Library work.
Architecture behavioral of Entity add_8b is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF16.vhf" in Library work.
Entity <dff16> compiled.
Entity <dff16> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add32.vhf" in Library work.
Architecture behavioral of Entity add32 is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/MUX_32b.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux_32b is up to date.
Architecture behavioral of Entity mux_32b is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/inv32.vhf" in Library work.
Architecture behavioral of Entity inv16_mxilinx_inv32 is up to date.
Architecture behavioral of Entity inv32 is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/buffer31.vhf" in Library work.
Architecture behavioral of Entity buffer31 is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/and_32bit.vhf" in Library work.
Architecture behavioral of Entity or16_mxilinx_and_32bit is up to date.
Architecture behavioral of Entity and_32bit is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/Alu32_sch.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_alu32_sch is up to date.
Architecture behavioral of Entity alu32_sch is up to date.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF32.vhf" in Library work.
Entity <dff32> compiled.
Entity <dff32> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF3.vhf" in Library work.
Entity <dff3> compiled.
Entity <dff3> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/ALU32DFF.vhf" in Library work.
Entity <alu32dff> compiled.
Entity <alu32dff> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU32DFF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu32_sch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_32b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inv32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <buffer31> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_Alu32_sch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add_8b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_MUX_32b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV16_MXILINX_inv32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR16_MXILINX_and_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add_1b> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU32DFF> in library <work> (Architecture <behavioral>).
Entity <ALU32DFF> analyzed. Unit <ALU32DFF> generated.

Analyzing Entity <Alu32_sch> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/Alu32_sch.vhf" line 153: Unconnected output port 'Cout' of component 'add32'.
    Set user-defined property "HU_SET =  XLXI_22_0" for instance <XLXI_22> in unit <Alu32_sch>.
Entity <Alu32_sch> analyzed. Unit <Alu32_sch> generated.

Analyzing Entity <add32> in library <work> (Architecture <behavioral>).
Entity <add32> analyzed. Unit <add32> generated.

Analyzing Entity <add_8b> in library <work> (Architecture <behavioral>).
Entity <add_8b> analyzed. Unit <add_8b> generated.

Analyzing Entity <add_1b> in library <work> (Architecture <behavioral>).
Entity <add_1b> analyzed. Unit <add_1b> generated.

Analyzing Entity <MUX_32b> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <XLXI_3> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_25_4" for instance <XLXI_25> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_26_5" for instance <XLXI_26> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_27_6" for instance <XLXI_27> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_28_7" for instance <XLXI_28> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_37_8" for instance <XLXI_37> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_38_9" for instance <XLXI_38> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_39_10" for instance <XLXI_39> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_40_11" for instance <XLXI_40> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_41_12" for instance <XLXI_41> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_42_13" for instance <XLXI_42> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_43_14" for instance <XLXI_43> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_44_15" for instance <XLXI_44> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_45_16" for instance <XLXI_45> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_46_17" for instance <XLXI_46> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_47_18" for instance <XLXI_47> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_48_19" for instance <XLXI_48> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_49_20" for instance <XLXI_49> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_50_21" for instance <XLXI_50> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_51_22" for instance <XLXI_51> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_52_23" for instance <XLXI_52> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_53_24" for instance <XLXI_53> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_54_25" for instance <XLXI_54> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_55_26" for instance <XLXI_55> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_56_27" for instance <XLXI_56> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_57_28" for instance <XLXI_57> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_58_29" for instance <XLXI_58> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_59_30" for instance <XLXI_59> in unit <MUX_32b>.
    Set user-defined property "HU_SET =  XLXI_60_31" for instance <XLXI_60> in unit <MUX_32b>.
Entity <MUX_32b> analyzed. Unit <MUX_32b> generated.

Analyzing Entity <M2_1_MXILINX_MUX_32b> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_MUX_32b> analyzed. Unit <M2_1_MXILINX_MUX_32b> generated.

Analyzing Entity <inv32> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <inv32>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <inv32>.
Entity <inv32> analyzed. Unit <inv32> generated.

Analyzing Entity <INV16_MXILINX_inv32> in library <work> (Architecture <behavioral>).
Entity <INV16_MXILINX_inv32> analyzed. Unit <INV16_MXILINX_inv32> generated.

Analyzing Entity <buffer31> in library <work> (Architecture <behavioral>).
Entity <buffer31> analyzed. Unit <buffer31> generated.

Analyzing Entity <and_32bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_110_0" for instance <XLXI_110> in unit <and_32bit>.
    Set user-defined property "HU_SET =  XLXI_111_1" for instance <XLXI_111> in unit <and_32bit>.
Entity <and_32bit> analyzed. Unit <and_32bit> generated.

Analyzing Entity <OR16_MXILINX_and_32bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <OR16_MXILINX_and_32bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <OR16_MXILINX_and_32bit>.
Entity <OR16_MXILINX_and_32bit> analyzed. Unit <OR16_MXILINX_and_32bit> generated.

Analyzing Entity <M2_1_MXILINX_Alu32_sch> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Alu32_sch> analyzed. Unit <M2_1_MXILINX_Alu32_sch> generated.

Analyzing Entity <DFF32> in library <work> (Architecture <behavioral>).
Entity <DFF32> analyzed. Unit <DFF32> generated.

Analyzing Entity <DFF16> in library <work> (Architecture <behavioral>).
Entity <DFF16> analyzed. Unit <DFF16> generated.

Analyzing Entity <DFF8> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <DFF8>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <DFF8>.
Entity <DFF8> analyzed. Unit <DFF8> generated.

Analyzing Entity <DFF3> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <DFF3>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <DFF3>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <DFF3>.
Entity <DFF3> analyzed. Unit <DFF3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DFF3>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF3.vhf".
Unit <DFF3> synthesized.


Synthesizing Unit <buffer31>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/buffer31.vhf".
Unit <buffer31> synthesized.


Synthesizing Unit <M2_1_MXILINX_Alu32_sch>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/Alu32_sch.vhf".
Unit <M2_1_MXILINX_Alu32_sch> synthesized.


Synthesizing Unit <add_1b>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add_1b.vhf".
Unit <add_1b> synthesized.


Synthesizing Unit <M2_1_MXILINX_MUX_32b>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/MUX_32b.vhf".
Unit <M2_1_MXILINX_MUX_32b> synthesized.


Synthesizing Unit <INV16_MXILINX_inv32>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/inv32.vhf".
Unit <INV16_MXILINX_inv32> synthesized.


Synthesizing Unit <OR16_MXILINX_and_32bit>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/and_32bit.vhf".
Unit <OR16_MXILINX_and_32bit> synthesized.


Synthesizing Unit <DFF8>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/dff8.vhf".
Unit <DFF8> synthesized.


Synthesizing Unit <MUX_32b>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/MUX_32b.vhf".
Unit <MUX_32b> synthesized.


Synthesizing Unit <inv32>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/inv32.vhf".
Unit <inv32> synthesized.


Synthesizing Unit <and_32bit>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/and_32bit.vhf".
WARNING:Xst:653 - Signal <andout<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <and_32bit> synthesized.


Synthesizing Unit <add_8b>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add_8b.vhf".
Unit <add_8b> synthesized.


Synthesizing Unit <DFF16>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF16.vhf".
Unit <DFF16> synthesized.


Synthesizing Unit <DFF32>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/DFF32.vhf".
Unit <DFF32> synthesized.


Synthesizing Unit <add32>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/add32.vhf".
Unit <add32> synthesized.


Synthesizing Unit <Alu32_sch>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/Alu32_sch.vhf".
Unit <Alu32_sch> synthesized.


Synthesizing Unit <ALU32DFF>.
    Related source file is "C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/ALU32DFF.vhf".
Unit <ALU32DFF> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU32DFF> ...

Optimizing unit <buffer31> ...

Optimizing unit <M2_1_MXILINX_Alu32_sch> ...

Optimizing unit <M2_1_MXILINX_MUX_32b> ...

Optimizing unit <INV16_MXILINX_inv32> ...

Optimizing unit <OR16_MXILINX_and_32bit> ...

Optimizing unit <MUX_32b> ...

Optimizing unit <and_32bit> ...

Optimizing unit <Alu32_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU32DFF, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU32DFF.ngr
Top Level Output File Name         : ALU32DFF
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 880
#      AND2                        : 257
#      AND2B1                      : 193
#      BUF                         : 62
#      GND                         : 3
#      INV                         : 33
#      MUXCY                       : 2
#      MUXCY_L                     : 6
#      OR2                         : 226
#      VCC                         : 2
#      XOR2                        : 96
# FlipFlops/Latches                : 99
#      FD                          : 99
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 67
#      OBUF                        : 32
# Logical                          : 8
#      NOR4                        : 8
# Others                           : 8
#      FMAP                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-6 

 Number of Slices:                       50  out of  13696     0%  
 Number of Slice Flip Flops:             99  out of  27392     0%  
 Number of 4 input LUTs:                 33  out of  27392     0%  
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    556    17%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 99    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 52.822ns (Maximum Frequency: 18.932MHz)
   Minimum input arrival time before clock: 1.543ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 52.822ns (frequency: 18.932MHz)
  Total number of paths / destination ports: 5662 / 32
-------------------------------------------------------------------------
Delay:               52.822ns (Levels of Logic = 75)
  Source:            XLXI_3/XLXI_1/XLXI_1/XLXI_9 (FF)
  Destination:       XLXI_4/XLXI_2/XLXI_2/XLXI_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_3/XLXI_1/XLXI_1/XLXI_9 to XLXI_4/XLXI_2/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.374   0.486  XLXI_3/XLXI_1/XLXI_1/XLXI_9 (XLXN_8<0>)
     begin scope: 'XLXI_1/XLXI_3/XLXI_1'
     INV:I->O              1   0.313   0.390  I_36_45 (O<0>)
     end scope: 'XLXI_1/XLXI_3/XLXI_1'
     begin scope: 'XLXI_1/XLXI_2/XLXI_3'
     AND2:I0->O            1   0.313   0.390  I_36_9 (M1)
     OR2:I0->O             2   0.313   0.445  I_36_8 (O)
     end scope: 'XLXI_1/XLXI_2/XLXI_3'
     XOR2:I0->O            2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_4 (XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXN_5)
     AND2:I1->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_8)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_2/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_2/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_2/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_3/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_3/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_3/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_47)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_4/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_4/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_4/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_18)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_7/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_7/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_7/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_15)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_13)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_8/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_8/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_8/XLXI_3 (XLXI_1/XLXI_1/XLXI_1/XLXN_48)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_1/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_1/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_1/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_8)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_2/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_2/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_2/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_3)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_3/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_3/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_3/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_47)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_4/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_4/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_4/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_18)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_7/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_7/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_7/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_15)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_9/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_9/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_9/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_13)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_8/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_8/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_8/XLXI_3 (XLXI_1/XLXI_1/XLXI_2/XLXN_48)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_2 (XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_1/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_1/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_1/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_8)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_2/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_2/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_2/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_3)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_3/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_3/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_3/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_47)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_4/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_4/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_4/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_18)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_7/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_7/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_7/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_15)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_9/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_9/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_9/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_13)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_8/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_8/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_8/XLXI_3 (XLXI_1/XLXI_1/XLXI_3/XLXN_48)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_2 (XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_1/XLXI_1/XLXN_3_XDM0001)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_1/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_1/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_1/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_8)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_2/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_2/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_2/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_3)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_3/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_3/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_3/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_47)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_4/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_4/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_4/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_18)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_7/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_7/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_7/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_15)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_9/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_9/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_9/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_13)
     AND2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_8/XLXI_2 (XLXI_1/XLXI_1/XLXI_4/XLXI_8/XLXN_12)
     OR2:I1->O             2   0.313   0.445  XLXI_1/XLXI_1/XLXI_4/XLXI_8/XLXI_3 (XLXI_1/XLXI_1/XLXI_4/XLXN_48)
     XOR2:I0->O            1   0.313   0.390  XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_5 (XLXI_1/XLXN_31<31>)
     begin scope: 'XLXI_1/XLXI_20/XLXI_60'
     AND2B1:I1->O          1   0.313   0.390  I_36_7 (M0)
     OR2:I1->O             1   0.313   0.390  I_36_8 (O)
     end scope: 'XLXI_1/XLXI_20/XLXI_60'
     begin scope: 'XLXI_1/XLXI_24/XLXI_60'
     AND2B1:I1->O          1   0.313   0.390  I_36_7 (M0)
     OR2:I1->O             1   0.313   0.390  I_36_8 (O)
     end scope: 'XLXI_1/XLXI_24/XLXI_60'
     FD:D                      0.234          XLXI_4/XLXI_2/XLXI_2/XLXI_1
    ----------------------------------------
    Total                     52.822ns (22.831ns logic, 29.991ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 67 / 67
-------------------------------------------------------------------------
Offset:              1.543ns (Levels of Logic = 1)
  Source:            OP<2> (PAD)
  Destination:       XLXI_5/XLXI_3 (FF)
  Destination Clock: CLK rising

  Data Path: OP<2> to XLXI_5/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  OP_2_IBUF (OP_2_IBUF)
     FD:D                      0.234          XLXI_5/XLXI_3
    ----------------------------------------
    Total                      1.543ns (1.153ns logic, 0.390ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_2/XLXI_2/XLXI_1 (FF)
  Destination:       S<31> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_4/XLXI_2/XLXI_2/XLXI_1 to S<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.374   0.390  XLXI_4/XLXI_2/XLXI_2/XLXI_1 (S_31_OBUF)
     OBUF:I->O                 2.851          S_31_OBUF (S<31>)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.34 secs
 
--> 

Total memory usage is 219880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

