--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml elevatorproject2.twx elevatorproject2.ncd -o
elevatorproject2.twr elevatorproject2.pcf

Design file:              elevatorproject2.ncd
Physical constraint file: elevatorproject2.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
current_floor<0>  |    3.830(R)|      SLOW  |   -0.370(R)|      SLOW  |clk_BUFGP         |   0.000|
current_floor<1>  |    4.002(R)|      SLOW  |    0.125(R)|      SLOW  |clk_BUFGP         |   0.000|
current_floor<2>  |    3.316(R)|      SLOW  |   -0.458(R)|      SLOW  |clk_BUFGP         |   0.000|
current_floor<3>  |    3.128(R)|      SLOW  |   -0.265(R)|      SLOW  |clk_BUFGP         |   0.000|
current_floor<4>  |    3.593(R)|      SLOW  |   -0.680(R)|      FAST  |clk_BUFGP         |   0.000|
current_floor<5>  |    3.832(R)|      SLOW  |    0.115(R)|      SLOW  |clk_BUFGP         |   0.000|
requested_floor<0>|    3.772(R)|      SLOW  |   -0.631(R)|      SLOW  |clk_BUFGP         |   0.000|
requested_floor<1>|    3.933(R)|      SLOW  |   -1.003(R)|      FAST  |clk_BUFGP         |   0.000|
requested_floor<2>|    3.187(R)|      SLOW  |   -0.047(R)|      SLOW  |clk_BUFGP         |   0.000|
requested_floor<3>|    3.310(R)|      SLOW  |   -0.467(R)|      SLOW  |clk_BUFGP         |   0.000|
requested_floor<4>|    3.021(R)|      SLOW  |   -0.507(R)|      SLOW  |clk_BUFGP         |   0.000|
requested_floor<5>|    3.138(R)|      SLOW  |   -0.412(R)|      SLOW  |clk_BUFGP         |   0.000|
reset             |    1.065(R)|      SLOW  |    0.214(R)|      SLOW  |clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
elevator_floor<0>|         8.033(R)|      SLOW  |         4.296(R)|      FAST  |clk_BUFGP         |   0.000|
elevator_floor<1>|         7.676(R)|      SLOW  |         4.080(R)|      FAST  |clk_BUFGP         |   0.000|
elevator_floor<2>|         7.805(R)|      SLOW  |         4.150(R)|      FAST  |clk_BUFGP         |   0.000|
elevator_floor<3>|         7.114(R)|      SLOW  |         3.746(R)|      FAST  |clk_BUFGP         |   0.000|
elevator_floor<4>|         7.223(R)|      SLOW  |         3.777(R)|      FAST  |clk_BUFGP         |   0.000|
elevator_floor<5>|         6.843(R)|      SLOW  |         3.530(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.798|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 28 14:24:17 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



