# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Seven_Segment_Display.srcs/sim_1/new/7SegSim.vhd" \

# Do not sort compile order
nosort
