#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec 22 18:24:54 2016
# Process ID: 21748
# Log file: C:/Users/ZYZ/Desktop/CLOCK/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/CLOCK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZYZ/Desktop/CLOCK/CLOCK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 685.496 ; gain = 148.512
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Thu Dec 22 18:27:31 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 22 18:30:15 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 22 18:31:55 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 712.945 ; gain = 0.000
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ZYZ/Desktop/CLOCK/CLOCK.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ZYZ/Desktop/CLOCK/CLOCK.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Dec 22 18:33:45 2016. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 22 18:33:45 2016...
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794968A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794968A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183794968A
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/CLOCK.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/CLOCK.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Thu Dec 22 18:40:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 22 18:41:16 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 22 18:43:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/CLOCK.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Thu Dec 22 18:54:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 22 18:56:14 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZYZ/Desktop/CLOCK/.Xil/Vivado-21748-DESKTOP-3Q2SFCD/dcp/CLOCK.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CLOCK/.Xil/Vivado-21748-DESKTOP-3Q2SFCD/dcp/CLOCK.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.948 . Memory (MB): peak = 992.902 ; gain = 0.141
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.949 . Memory (MB): peak = 992.902 ; gain = 0.141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:02 . Memory (MB): peak = 1088.531 ; gain = 292.949
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {mode_[2]} {mode_[1]} {mode_[0]}]]
place_ports {mode_[0]} L1
place_ports {mode_[1]} P1
set_property is_loc_fixed true [get_ports [list  {mode_[2]} {mode_[1]} {mode_[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1
[Thu Dec 22 19:02:27 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:206]
[Thu Dec 22 19:06:27 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Thu Dec 22 19:08:55 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 22 19:10:08 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 22 19:12:13 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/CLOCK.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Thu Dec 22 19:22:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 22 19:25:33 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 22 19:30:41 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183794968A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183794968A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1497.172 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 22:14:36 2016...
