
Project_2_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003080  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800318c  0800318c  0001318c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003318  08003318  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003318  08003318  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003318  08003318  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003318  08003318  00013318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800331c  0800331c  0001331c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000070  08003390  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08003390  00020154  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006378  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001717  00000000  00000000  00026411  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000748  00000000  00000000  00027b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b0  00000000  00000000  00028270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017665  00000000  00000000  00028920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b55  00000000  00000000  0003ff85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083642  00000000  00000000  00047ada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb11c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002620  00000000  00000000  000cb16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003174 	.word	0x08003174

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003174 	.word	0x08003174

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <HAL_UART_RxCpltCallback>:
uint8_t Rx_Buf = 0;
uint8_t uart_buffer[100];
uint8_t uart_poiter = 0;
uint8_t uart_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b082      	sub	sp, #8
 8000164:	af00      	add	r7, sp, #0
 8000166:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance)
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681a      	ldr	r2, [r3, #0]
 800016c:	4b13      	ldr	r3, [pc, #76]	; (80001bc <HAL_UART_RxCpltCallback+0x5c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	429a      	cmp	r2, r3
 8000172:	d11f      	bne.n	80001b4 <HAL_UART_RxCpltCallback+0x54>
	{
		if(Rx_Buf != '\n')
 8000174:	4b12      	ldr	r3, [pc, #72]	; (80001c0 <HAL_UART_RxCpltCallback+0x60>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	2b0a      	cmp	r3, #10
 800017a:	d00d      	beq.n	8000198 <HAL_UART_RxCpltCallback+0x38>
		{
			uart_buffer[uart_poiter] = Rx_Buf;
 800017c:	4b11      	ldr	r3, [pc, #68]	; (80001c4 <HAL_UART_RxCpltCallback+0x64>)
 800017e:	781b      	ldrb	r3, [r3, #0]
 8000180:	461a      	mov	r2, r3
 8000182:	4b0f      	ldr	r3, [pc, #60]	; (80001c0 <HAL_UART_RxCpltCallback+0x60>)
 8000184:	7819      	ldrb	r1, [r3, #0]
 8000186:	4b10      	ldr	r3, [pc, #64]	; (80001c8 <HAL_UART_RxCpltCallback+0x68>)
 8000188:	5499      	strb	r1, [r3, r2]
			uart_poiter++;
 800018a:	4b0e      	ldr	r3, [pc, #56]	; (80001c4 <HAL_UART_RxCpltCallback+0x64>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	3301      	adds	r3, #1
 8000190:	b2da      	uxtb	r2, r3
 8000192:	4b0c      	ldr	r3, [pc, #48]	; (80001c4 <HAL_UART_RxCpltCallback+0x64>)
 8000194:	701a      	strb	r2, [r3, #0]
 8000196:	e008      	b.n	80001aa <HAL_UART_RxCpltCallback+0x4a>
		}
		else
		{
			uart_buffer[uart_poiter] = '\0';
 8000198:	4b0a      	ldr	r3, [pc, #40]	; (80001c4 <HAL_UART_RxCpltCallback+0x64>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	461a      	mov	r2, r3
 800019e:	4b0a      	ldr	r3, [pc, #40]	; (80001c8 <HAL_UART_RxCpltCallback+0x68>)
 80001a0:	2100      	movs	r1, #0
 80001a2:	5499      	strb	r1, [r3, r2]
			uart_flag = 1;
 80001a4:	4b09      	ldr	r3, [pc, #36]	; (80001cc <HAL_UART_RxCpltCallback+0x6c>)
 80001a6:	2201      	movs	r2, #1
 80001a8:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, &Rx_Buf, 1);
 80001aa:	2201      	movs	r2, #1
 80001ac:	4904      	ldr	r1, [pc, #16]	; (80001c0 <HAL_UART_RxCpltCallback+0x60>)
 80001ae:	4803      	ldr	r0, [pc, #12]	; (80001bc <HAL_UART_RxCpltCallback+0x5c>)
 80001b0:	f001 fb43 	bl	800183a <HAL_UART_Receive_IT>
	}
}
 80001b4:	bf00      	nop
 80001b6:	3708      	adds	r7, #8
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	2000008c 	.word	0x2000008c
 80001c0:	200000d0 	.word	0x200000d0
 80001c4:	20000138 	.word	0x20000138
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	20000139 	.word	0x20000139

080001d0 <UART_Handle>:
void UART_Handle()
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b08c      	sub	sp, #48	; 0x30
 80001d4:	af00      	add	r7, sp, #0
	if(uart_flag == 1)
 80001d6:	4b40      	ldr	r3, [pc, #256]	; (80002d8 <UART_Handle+0x108>)
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	2b01      	cmp	r3, #1
 80001dc:	d177      	bne.n	80002ce <UART_Handle+0xfe>
	{
		// cut string
		char *arg_list[10];
		uint8_t arg_num = 0;
 80001de:	2300      	movs	r3, #0
 80001e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		char *temp_token = strtok((char *)uart_buffer , " ");
 80001e4:	493d      	ldr	r1, [pc, #244]	; (80002dc <UART_Handle+0x10c>)
 80001e6:	483e      	ldr	r0, [pc, #248]	; (80002e0 <UART_Handle+0x110>)
 80001e8:	f001 ff68 	bl	80020bc <strtok>
 80001ec:	4603      	mov	r3, r0
 80001ee:	62bb      	str	r3, [r7, #40]	; 0x28
		while(temp_token != NULL)
 80001f0:	e012      	b.n	8000218 <UART_Handle+0x48>
		{
			arg_list[arg_num] = temp_token;
 80001f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80001f6:	009b      	lsls	r3, r3, #2
 80001f8:	3330      	adds	r3, #48	; 0x30
 80001fa:	443b      	add	r3, r7
 80001fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80001fe:	f843 2c30 	str.w	r2, [r3, #-48]
			arg_num++;
 8000202:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000206:	3301      	adds	r3, #1
 8000208:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			temp_token = strtok(NULL , " ");
 800020c:	4933      	ldr	r1, [pc, #204]	; (80002dc <UART_Handle+0x10c>)
 800020e:	2000      	movs	r0, #0
 8000210:	f001 ff54 	bl	80020bc <strtok>
 8000214:	4603      	mov	r3, r0
 8000216:	62bb      	str	r3, [r7, #40]	; 0x28
		while(temp_token != NULL)
 8000218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800021a:	2b00      	cmp	r3, #0
 800021c:	d1e9      	bne.n	80001f2 <UART_Handle+0x22>
		}

		// solution

		if(strcmp(arg_list[0], "LED1")==0)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	4930      	ldr	r1, [pc, #192]	; (80002e4 <UART_Handle+0x114>)
 8000222:	4618      	mov	r0, r3
 8000224:	f7ff ff92 	bl	800014c <strcmp>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d126      	bne.n	800027c <UART_Handle+0xac>
		{
			if(strcmp(arg_list[1], "ON")==0)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	492d      	ldr	r1, [pc, #180]	; (80002e8 <UART_Handle+0x118>)
 8000232:	4618      	mov	r0, r3
 8000234:	f7ff ff8a 	bl	800014c <strcmp>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d10b      	bne.n	8000256 <UART_Handle+0x86>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 800023e:	2201      	movs	r2, #1
 8000240:	2101      	movs	r1, #1
 8000242:	482a      	ldr	r0, [pc, #168]	; (80002ec <UART_Handle+0x11c>)
 8000244:	f000 fe7a 	bl	8000f3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000248:	2200      	movs	r2, #0
 800024a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024e:	4828      	ldr	r0, [pc, #160]	; (80002f0 <UART_Handle+0x120>)
 8000250:	f000 fe74 	bl	8000f3c <HAL_GPIO_WritePin>
 8000254:	e012      	b.n	800027c <UART_Handle+0xac>
			}
			else if(strcmp(arg_list[1], "OFF")==0)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	4926      	ldr	r1, [pc, #152]	; (80002f4 <UART_Handle+0x124>)
 800025a:	4618      	mov	r0, r3
 800025c:	f7ff ff76 	bl	800014c <strcmp>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d10a      	bne.n	800027c <UART_Handle+0xac>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8000266:	2200      	movs	r2, #0
 8000268:	2101      	movs	r1, #1
 800026a:	4820      	ldr	r0, [pc, #128]	; (80002ec <UART_Handle+0x11c>)
 800026c:	f000 fe66 	bl	8000f3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000270:	2201      	movs	r2, #1
 8000272:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000276:	481e      	ldr	r0, [pc, #120]	; (80002f0 <UART_Handle+0x120>)
 8000278:	f000 fe60 	bl	8000f3c <HAL_GPIO_WritePin>
			}
		}
		if(strcmp(arg_list[0], "LED2")==0)
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	491e      	ldr	r1, [pc, #120]	; (80002f8 <UART_Handle+0x128>)
 8000280:	4618      	mov	r0, r3
 8000282:	f7ff ff63 	bl	800014c <strcmp>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d11a      	bne.n	80002c2 <UART_Handle+0xf2>
		{
			if(strcmp(arg_list[1], "ON")==0)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4916      	ldr	r1, [pc, #88]	; (80002e8 <UART_Handle+0x118>)
 8000290:	4618      	mov	r0, r3
 8000292:	f7ff ff5b 	bl	800014c <strcmp>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d105      	bne.n	80002a8 <UART_Handle+0xd8>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 800029c:	2201      	movs	r2, #1
 800029e:	2102      	movs	r1, #2
 80002a0:	4812      	ldr	r0, [pc, #72]	; (80002ec <UART_Handle+0x11c>)
 80002a2:	f000 fe4b 	bl	8000f3c <HAL_GPIO_WritePin>
 80002a6:	e00c      	b.n	80002c2 <UART_Handle+0xf2>
			}
			else if(strcmp(arg_list[1], "OFF")==0)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	4912      	ldr	r1, [pc, #72]	; (80002f4 <UART_Handle+0x124>)
 80002ac:	4618      	mov	r0, r3
 80002ae:	f7ff ff4d 	bl	800014c <strcmp>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d104      	bne.n	80002c2 <UART_Handle+0xf2>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2102      	movs	r1, #2
 80002bc:	480b      	ldr	r0, [pc, #44]	; (80002ec <UART_Handle+0x11c>)
 80002be:	f000 fe3d 	bl	8000f3c <HAL_GPIO_WritePin>
			}
		}
		uart_flag = 0;
 80002c2:	4b05      	ldr	r3, [pc, #20]	; (80002d8 <UART_Handle+0x108>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	701a      	strb	r2, [r3, #0]
		uart_poiter = 0;
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <UART_Handle+0x12c>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	701a      	strb	r2, [r3, #0]
	}

}
 80002ce:	bf00      	nop
 80002d0:	3730      	adds	r7, #48	; 0x30
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000139 	.word	0x20000139
 80002dc:	0800318c 	.word	0x0800318c
 80002e0:	200000d4 	.word	0x200000d4
 80002e4:	08003190 	.word	0x08003190
 80002e8:	08003198 	.word	0x08003198
 80002ec:	40010800 	.word	0x40010800
 80002f0:	40011000 	.word	0x40011000
 80002f4:	0800319c 	.word	0x0800319c
 80002f8:	080031a0 	.word	0x080031a0
 80002fc:	20000138 	.word	0x20000138

08000300 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000304:	f000 fa76 	bl	80007f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000308:	f000 f810 	bl	800032c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800030c:	f000 f874 	bl	80003f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000310:	f000 f848 	bl	80003a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
HAL_UART_Receive_IT(&huart1, &Rx_Buf, 1);
 8000314:	2201      	movs	r2, #1
 8000316:	4903      	ldr	r1, [pc, #12]	; (8000324 <main+0x24>)
 8000318:	4803      	ldr	r0, [pc, #12]	; (8000328 <main+0x28>)
 800031a:	f001 fa8e 	bl	800183a <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  UART_Handle();
 800031e:	f7ff ff57 	bl	80001d0 <UART_Handle>
 8000322:	e7fc      	b.n	800031e <main+0x1e>
 8000324:	200000d0 	.word	0x200000d0
 8000328:	2000008c 	.word	0x2000008c

0800032c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b090      	sub	sp, #64	; 0x40
 8000330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000332:	f107 0318 	add.w	r3, r7, #24
 8000336:	2228      	movs	r2, #40	; 0x28
 8000338:	2100      	movs	r1, #0
 800033a:	4618      	mov	r0, r3
 800033c:	f001 feb6 	bl	80020ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]
 800034c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800034e:	2302      	movs	r3, #2
 8000350:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000352:	2301      	movs	r3, #1
 8000354:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000356:	2310      	movs	r3, #16
 8000358:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800035a:	2300      	movs	r3, #0
 800035c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035e:	f107 0318 	add.w	r3, r7, #24
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fe02 	bl	8000f6c <HAL_RCC_OscConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800036e:	f000 f897 	bl	80004a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	230f      	movs	r3, #15
 8000374:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f001 f870 	bl	8001470 <HAL_RCC_ClockConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000396:	f000 f883 	bl	80004a0 <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3740      	adds	r7, #64	; 0x40
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
	...

080003a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003a8:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003aa:	4a12      	ldr	r2, [pc, #72]	; (80003f4 <MX_USART1_UART_Init+0x50>)
 80003ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003bc:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003c8:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003ca:	220c      	movs	r2, #12
 80003cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003da:	4805      	ldr	r0, [pc, #20]	; (80003f0 <MX_USART1_UART_Init+0x4c>)
 80003dc:	f001 f9e0 	bl	80017a0 <HAL_UART_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003e6:	f000 f85b 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	2000008c 	.word	0x2000008c
 80003f4:	40013800 	.word	0x40013800

080003f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b086      	sub	sp, #24
 80003fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fe:	f107 0308 	add.w	r3, r7, #8
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
 800040a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040c:	4b21      	ldr	r3, [pc, #132]	; (8000494 <MX_GPIO_Init+0x9c>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a20      	ldr	r2, [pc, #128]	; (8000494 <MX_GPIO_Init+0x9c>)
 8000412:	f043 0310 	orr.w	r3, r3, #16
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b1e      	ldr	r3, [pc, #120]	; (8000494 <MX_GPIO_Init+0x9c>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0310 	and.w	r3, r3, #16
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000424:	4b1b      	ldr	r3, [pc, #108]	; (8000494 <MX_GPIO_Init+0x9c>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	4a1a      	ldr	r2, [pc, #104]	; (8000494 <MX_GPIO_Init+0x9c>)
 800042a:	f043 0304 	orr.w	r3, r3, #4
 800042e:	6193      	str	r3, [r2, #24]
 8000430:	4b18      	ldr	r3, [pc, #96]	; (8000494 <MX_GPIO_Init+0x9c>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	f003 0304 	and.w	r3, r3, #4
 8000438:	603b      	str	r3, [r7, #0]
 800043a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000442:	4815      	ldr	r0, [pc, #84]	; (8000498 <MX_GPIO_Init+0xa0>)
 8000444:	f000 fd7a 	bl	8000f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	2103      	movs	r1, #3
 800044c:	4813      	ldr	r0, [pc, #76]	; (800049c <MX_GPIO_Init+0xa4>)
 800044e:	f000 fd75 	bl	8000f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000452:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	2301      	movs	r3, #1
 800045a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	2300      	movs	r3, #0
 800045e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000460:	2302      	movs	r3, #2
 8000462:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000464:	f107 0308 	add.w	r3, r7, #8
 8000468:	4619      	mov	r1, r3
 800046a:	480b      	ldr	r0, [pc, #44]	; (8000498 <MX_GPIO_Init+0xa0>)
 800046c:	f000 fbe2 	bl	8000c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000470:	2303      	movs	r3, #3
 8000472:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000474:	2301      	movs	r3, #1
 8000476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047c:	2302      	movs	r3, #2
 800047e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000480:	f107 0308 	add.w	r3, r7, #8
 8000484:	4619      	mov	r1, r3
 8000486:	4805      	ldr	r0, [pc, #20]	; (800049c <MX_GPIO_Init+0xa4>)
 8000488:	f000 fbd4 	bl	8000c34 <HAL_GPIO_Init>

}
 800048c:	bf00      	nop
 800048e:	3718      	adds	r7, #24
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	40021000 	.word	0x40021000
 8000498:	40011000 	.word	0x40011000
 800049c:	40010800 	.word	0x40010800

080004a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a4:	b672      	cpsid	i
}
 80004a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a8:	e7fe      	b.n	80004a8 <Error_Handler+0x8>
	...

080004ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004b2:	4b15      	ldr	r3, [pc, #84]	; (8000508 <HAL_MspInit+0x5c>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	4a14      	ldr	r2, [pc, #80]	; (8000508 <HAL_MspInit+0x5c>)
 80004b8:	f043 0301 	orr.w	r3, r3, #1
 80004bc:	6193      	str	r3, [r2, #24]
 80004be:	4b12      	ldr	r3, [pc, #72]	; (8000508 <HAL_MspInit+0x5c>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b0f      	ldr	r3, [pc, #60]	; (8000508 <HAL_MspInit+0x5c>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	4a0e      	ldr	r2, [pc, #56]	; (8000508 <HAL_MspInit+0x5c>)
 80004d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d4:	61d3      	str	r3, [r2, #28]
 80004d6:	4b0c      	ldr	r3, [pc, #48]	; (8000508 <HAL_MspInit+0x5c>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004e2:	4b0a      	ldr	r3, [pc, #40]	; (800050c <HAL_MspInit+0x60>)
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004f6:	60fb      	str	r3, [r7, #12]
 80004f8:	4a04      	ldr	r2, [pc, #16]	; (800050c <HAL_MspInit+0x60>)
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr
 8000508:	40021000 	.word	0x40021000
 800050c:	40010000 	.word	0x40010000

08000510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b088      	sub	sp, #32
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000518:	f107 0310 	add.w	r3, r7, #16
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	605a      	str	r2, [r3, #4]
 8000522:	609a      	str	r2, [r3, #8]
 8000524:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a20      	ldr	r2, [pc, #128]	; (80005ac <HAL_UART_MspInit+0x9c>)
 800052c:	4293      	cmp	r3, r2
 800052e:	d139      	bne.n	80005a4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000530:	4b1f      	ldr	r3, [pc, #124]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a1e      	ldr	r2, [pc, #120]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 8000536:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b1c      	ldr	r3, [pc, #112]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000548:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a18      	ldr	r2, [pc, #96]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 800054e:	f043 0304 	orr.w	r3, r3, #4
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b16      	ldr	r3, [pc, #88]	; (80005b0 <HAL_UART_MspInit+0xa0>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0304 	and.w	r3, r3, #4
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000560:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000564:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000566:	2302      	movs	r3, #2
 8000568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056a:	2303      	movs	r3, #3
 800056c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	4619      	mov	r1, r3
 8000574:	480f      	ldr	r0, [pc, #60]	; (80005b4 <HAL_UART_MspInit+0xa4>)
 8000576:	f000 fb5d 	bl	8000c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800057a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800057e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000580:	2300      	movs	r3, #0
 8000582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000584:	2300      	movs	r3, #0
 8000586:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000588:	f107 0310 	add.w	r3, r7, #16
 800058c:	4619      	mov	r1, r3
 800058e:	4809      	ldr	r0, [pc, #36]	; (80005b4 <HAL_UART_MspInit+0xa4>)
 8000590:	f000 fb50 	bl	8000c34 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000594:	2200      	movs	r2, #0
 8000596:	2100      	movs	r1, #0
 8000598:	2025      	movs	r0, #37	; 0x25
 800059a:	f000 fa64 	bl	8000a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800059e:	2025      	movs	r0, #37	; 0x25
 80005a0:	f000 fa7d 	bl	8000a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005a4:	bf00      	nop
 80005a6:	3720      	adds	r7, #32
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40013800 	.word	0x40013800
 80005b0:	40021000 	.word	0x40021000
 80005b4:	40010800 	.word	0x40010800

080005b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005bc:	e7fe      	b.n	80005bc <NMI_Handler+0x4>

080005be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005be:	b480      	push	{r7}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <HardFault_Handler+0x4>

080005c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <MemManage_Handler+0x4>

080005ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <BusFault_Handler+0x4>

080005d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <UsageFault_Handler+0x4>

080005d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005da:	bf00      	nop
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr

080005e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr

080005ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ee:	b480      	push	{r7}
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr

080005fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fe:	f000 f93f 	bl	8000880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800060c:	4802      	ldr	r0, [pc, #8]	; (8000618 <USART1_IRQHandler+0x10>)
 800060e:	f001 f945 	bl	800189c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000008c 	.word	0x2000008c

0800061c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return 1;
 8000620:	2301      	movs	r3, #1
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr

0800062a <_kill>:

int _kill(int pid, int sig)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b082      	sub	sp, #8
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
 8000632:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000634:	f001 fd10 	bl	8002058 <__errno>
 8000638:	4603      	mov	r3, r0
 800063a:	2216      	movs	r2, #22
 800063c:	601a      	str	r2, [r3, #0]
  return -1;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000642:	4618      	mov	r0, r3
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <_exit>:

void _exit (int status)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b082      	sub	sp, #8
 800064e:	af00      	add	r7, sp, #0
 8000650:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000652:	f04f 31ff 	mov.w	r1, #4294967295
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f7ff ffe7 	bl	800062a <_kill>
  while (1) {}    /* Make sure we hang here */
 800065c:	e7fe      	b.n	800065c <_exit+0x12>

0800065e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b086      	sub	sp, #24
 8000662:	af00      	add	r7, sp, #0
 8000664:	60f8      	str	r0, [r7, #12]
 8000666:	60b9      	str	r1, [r7, #8]
 8000668:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	e00a      	b.n	8000686 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000670:	f3af 8000 	nop.w
 8000674:	4601      	mov	r1, r0
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	1c5a      	adds	r2, r3, #1
 800067a:	60ba      	str	r2, [r7, #8]
 800067c:	b2ca      	uxtb	r2, r1
 800067e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	3301      	adds	r3, #1
 8000684:	617b      	str	r3, [r7, #20]
 8000686:	697a      	ldr	r2, [r7, #20]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	429a      	cmp	r2, r3
 800068c:	dbf0      	blt.n	8000670 <_read+0x12>
  }

  return len;
 800068e:	687b      	ldr	r3, [r7, #4]
}
 8000690:	4618      	mov	r0, r3
 8000692:	3718      	adds	r7, #24
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}

08000698 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
 80006a8:	e009      	b.n	80006be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	1c5a      	adds	r2, r3, #1
 80006ae:	60ba      	str	r2, [r7, #8]
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	3301      	adds	r3, #1
 80006bc:	617b      	str	r3, [r7, #20]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dbf1      	blt.n	80006aa <_write+0x12>
  }
  return len;
 80006c6:	687b      	ldr	r3, [r7, #4]
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3718      	adds	r7, #24
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <_close>:

int _close(int file)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006dc:	4618      	mov	r0, r3
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr

080006e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006e6:	b480      	push	{r7}
 80006e8:	b083      	sub	sp, #12
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006f6:	605a      	str	r2, [r3, #4]
  return 0;
 80006f8:	2300      	movs	r3, #0
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr

08000704 <_isatty>:

int _isatty(int file)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800070c:	2301      	movs	r3, #1
}
 800070e:	4618      	mov	r0, r3
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000718:	b480      	push	{r7}
 800071a:	b085      	sub	sp, #20
 800071c:	af00      	add	r7, sp, #0
 800071e:	60f8      	str	r0, [r7, #12]
 8000720:	60b9      	str	r1, [r7, #8]
 8000722:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000738:	4a14      	ldr	r2, [pc, #80]	; (800078c <_sbrk+0x5c>)
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <_sbrk+0x60>)
 800073c:	1ad3      	subs	r3, r2, r3
 800073e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000744:	4b13      	ldr	r3, [pc, #76]	; (8000794 <_sbrk+0x64>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d102      	bne.n	8000752 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <_sbrk+0x64>)
 800074e:	4a12      	ldr	r2, [pc, #72]	; (8000798 <_sbrk+0x68>)
 8000750:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000752:	4b10      	ldr	r3, [pc, #64]	; (8000794 <_sbrk+0x64>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	693a      	ldr	r2, [r7, #16]
 800075c:	429a      	cmp	r2, r3
 800075e:	d207      	bcs.n	8000770 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000760:	f001 fc7a 	bl	8002058 <__errno>
 8000764:	4603      	mov	r3, r0
 8000766:	220c      	movs	r2, #12
 8000768:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	e009      	b.n	8000784 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000770:	4b08      	ldr	r3, [pc, #32]	; (8000794 <_sbrk+0x64>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000776:	4b07      	ldr	r3, [pc, #28]	; (8000794 <_sbrk+0x64>)
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4413      	add	r3, r2
 800077e:	4a05      	ldr	r2, [pc, #20]	; (8000794 <_sbrk+0x64>)
 8000780:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000782:	68fb      	ldr	r3, [r7, #12]
}
 8000784:	4618      	mov	r0, r3
 8000786:	3718      	adds	r7, #24
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20005000 	.word	0x20005000
 8000790:	00000400 	.word	0x00000400
 8000794:	2000013c 	.word	0x2000013c
 8000798:	20000158 	.word	0x20000158

0800079c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a8:	480c      	ldr	r0, [pc, #48]	; (80007dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007aa:	490d      	ldr	r1, [pc, #52]	; (80007e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007ac:	4a0d      	ldr	r2, [pc, #52]	; (80007e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b0:	e002      	b.n	80007b8 <LoopCopyDataInit>

080007b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b6:	3304      	adds	r3, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007bc:	d3f9      	bcc.n	80007b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007be:	4a0a      	ldr	r2, [pc, #40]	; (80007e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007c0:	4c0a      	ldr	r4, [pc, #40]	; (80007ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c4:	e001      	b.n	80007ca <LoopFillZerobss>

080007c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c8:	3204      	adds	r2, #4

080007ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007cc:	d3fb      	bcc.n	80007c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007ce:	f7ff ffe5 	bl	800079c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007d2:	f001 fc47 	bl	8002064 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d6:	f7ff fd93 	bl	8000300 <main>
  bx lr
 80007da:	4770      	bx	lr
  ldr r0, =_sdata
 80007dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007e4:	08003320 	.word	0x08003320
  ldr r2, =_sbss
 80007e8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007ec:	20000154 	.word	0x20000154

080007f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f0:	e7fe      	b.n	80007f0 <ADC1_2_IRQHandler>
	...

080007f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <HAL_Init+0x28>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a07      	ldr	r2, [pc, #28]	; (800081c <HAL_Init+0x28>)
 80007fe:	f043 0310 	orr.w	r3, r3, #16
 8000802:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000804:	2003      	movs	r0, #3
 8000806:	f000 f923 	bl	8000a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080a:	200f      	movs	r0, #15
 800080c:	f000 f808 	bl	8000820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000810:	f7ff fe4c 	bl	80004ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000814:	2300      	movs	r3, #0
}
 8000816:	4618      	mov	r0, r3
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40022000 	.word	0x40022000

08000820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000828:	4b12      	ldr	r3, [pc, #72]	; (8000874 <HAL_InitTick+0x54>)
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_InitTick+0x58>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	4619      	mov	r1, r3
 8000832:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000836:	fbb3 f3f1 	udiv	r3, r3, r1
 800083a:	fbb2 f3f3 	udiv	r3, r2, r3
 800083e:	4618      	mov	r0, r3
 8000840:	f000 f93b 	bl	8000aba <HAL_SYSTICK_Config>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e00e      	b.n	800086c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2b0f      	cmp	r3, #15
 8000852:	d80a      	bhi.n	800086a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000854:	2200      	movs	r2, #0
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	f04f 30ff 	mov.w	r0, #4294967295
 800085c:	f000 f903 	bl	8000a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000860:	4a06      	ldr	r2, [pc, #24]	; (800087c <HAL_InitTick+0x5c>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000866:	2300      	movs	r3, #0
 8000868:	e000      	b.n	800086c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086a:	2301      	movs	r3, #1
}
 800086c:	4618      	mov	r0, r3
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000000 	.word	0x20000000
 8000878:	20000008 	.word	0x20000008
 800087c:	20000004 	.word	0x20000004

08000880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000884:	4b05      	ldr	r3, [pc, #20]	; (800089c <HAL_IncTick+0x1c>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	461a      	mov	r2, r3
 800088a:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <HAL_IncTick+0x20>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4413      	add	r3, r2
 8000890:	4a03      	ldr	r2, [pc, #12]	; (80008a0 <HAL_IncTick+0x20>)
 8000892:	6013      	str	r3, [r2, #0]
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr
 800089c:	20000008 	.word	0x20000008
 80008a0:	20000140 	.word	0x20000140

080008a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return uwTick;
 80008a8:	4b02      	ldr	r3, [pc, #8]	; (80008b4 <HAL_GetTick+0x10>)
 80008aa:	681b      	ldr	r3, [r3, #0]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	20000140 	.word	0x20000140

080008b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f003 0307 	and.w	r3, r3, #7
 80008c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <__NVIC_SetPriorityGrouping+0x44>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008d4:	4013      	ands	r3, r2
 80008d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ea:	4a04      	ldr	r2, [pc, #16]	; (80008fc <__NVIC_SetPriorityGrouping+0x44>)
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	60d3      	str	r3, [r2, #12]
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000904:	4b04      	ldr	r3, [pc, #16]	; (8000918 <__NVIC_GetPriorityGrouping+0x18>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	0a1b      	lsrs	r3, r3, #8
 800090a:	f003 0307 	and.w	r3, r3, #7
}
 800090e:	4618      	mov	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092a:	2b00      	cmp	r3, #0
 800092c:	db0b      	blt.n	8000946 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	f003 021f 	and.w	r2, r3, #31
 8000934:	4906      	ldr	r1, [pc, #24]	; (8000950 <__NVIC_EnableIRQ+0x34>)
 8000936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093a:	095b      	lsrs	r3, r3, #5
 800093c:	2001      	movs	r0, #1
 800093e:	fa00 f202 	lsl.w	r2, r0, r2
 8000942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000946:	bf00      	nop
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr
 8000950:	e000e100 	.word	0xe000e100

08000954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	6039      	str	r1, [r7, #0]
 800095e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000964:	2b00      	cmp	r3, #0
 8000966:	db0a      	blt.n	800097e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	b2da      	uxtb	r2, r3
 800096c:	490c      	ldr	r1, [pc, #48]	; (80009a0 <__NVIC_SetPriority+0x4c>)
 800096e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000972:	0112      	lsls	r2, r2, #4
 8000974:	b2d2      	uxtb	r2, r2
 8000976:	440b      	add	r3, r1
 8000978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800097c:	e00a      	b.n	8000994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	b2da      	uxtb	r2, r3
 8000982:	4908      	ldr	r1, [pc, #32]	; (80009a4 <__NVIC_SetPriority+0x50>)
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	f003 030f 	and.w	r3, r3, #15
 800098a:	3b04      	subs	r3, #4
 800098c:	0112      	lsls	r2, r2, #4
 800098e:	b2d2      	uxtb	r2, r2
 8000990:	440b      	add	r3, r1
 8000992:	761a      	strb	r2, [r3, #24]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000e100 	.word	0xe000e100
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b089      	sub	sp, #36	; 0x24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009bc:	69fb      	ldr	r3, [r7, #28]
 80009be:	f1c3 0307 	rsb	r3, r3, #7
 80009c2:	2b04      	cmp	r3, #4
 80009c4:	bf28      	it	cs
 80009c6:	2304      	movcs	r3, #4
 80009c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	3304      	adds	r3, #4
 80009ce:	2b06      	cmp	r3, #6
 80009d0:	d902      	bls.n	80009d8 <NVIC_EncodePriority+0x30>
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3b03      	subs	r3, #3
 80009d6:	e000      	b.n	80009da <NVIC_EncodePriority+0x32>
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009dc:	f04f 32ff 	mov.w	r2, #4294967295
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	43da      	mvns	r2, r3
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	401a      	ands	r2, r3
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f0:	f04f 31ff 	mov.w	r1, #4294967295
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	fa01 f303 	lsl.w	r3, r1, r3
 80009fa:	43d9      	mvns	r1, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a00:	4313      	orrs	r3, r2
         );
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3724      	adds	r7, #36	; 0x24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr

08000a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	3b01      	subs	r3, #1
 8000a18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a1c:	d301      	bcc.n	8000a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e00f      	b.n	8000a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a22:	4a0a      	ldr	r2, [pc, #40]	; (8000a4c <SysTick_Config+0x40>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	3b01      	subs	r3, #1
 8000a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a2a:	210f      	movs	r1, #15
 8000a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a30:	f7ff ff90 	bl	8000954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a34:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <SysTick_Config+0x40>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a3a:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <SysTick_Config+0x40>)
 8000a3c:	2207      	movs	r2, #7
 8000a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	e000e010 	.word	0xe000e010

08000a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff ff2d 	bl	80008b8 <__NVIC_SetPriorityGrouping>
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b086      	sub	sp, #24
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	60b9      	str	r1, [r7, #8]
 8000a70:	607a      	str	r2, [r7, #4]
 8000a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a74:	2300      	movs	r3, #0
 8000a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a78:	f7ff ff42 	bl	8000900 <__NVIC_GetPriorityGrouping>
 8000a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	68b9      	ldr	r1, [r7, #8]
 8000a82:	6978      	ldr	r0, [r7, #20]
 8000a84:	f7ff ff90 	bl	80009a8 <NVIC_EncodePriority>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a8e:	4611      	mov	r1, r2
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff5f 	bl	8000954 <__NVIC_SetPriority>
}
 8000a96:	bf00      	nop
 8000a98:	3718      	adds	r7, #24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b082      	sub	sp, #8
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff ff35 	bl	800091c <__NVIC_EnableIRQ>
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff ffa2 	bl	8000a0c <SysTick_Config>
 8000ac8:	4603      	mov	r3, r0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	b085      	sub	sp, #20
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ada:	2300      	movs	r3, #0
 8000adc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d008      	beq.n	8000afa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2204      	movs	r2, #4
 8000aec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e020      	b.n	8000b3c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f022 020e 	bic.w	r2, r2, #14
 8000b08:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f022 0201 	bic.w	r2, r2, #1
 8000b18:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b22:	2101      	movs	r1, #1
 8000b24:	fa01 f202 	lsl.w	r2, r1, r2
 8000b28:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr
	...

08000b48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b50:	2300      	movs	r3, #0
 8000b52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d005      	beq.n	8000b6a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2204      	movs	r2, #4
 8000b62:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	73fb      	strb	r3, [r7, #15]
 8000b68:	e051      	b.n	8000c0e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f022 020e 	bic.w	r2, r2, #14
 8000b78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f022 0201 	bic.w	r2, r2, #1
 8000b88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a22      	ldr	r2, [pc, #136]	; (8000c18 <HAL_DMA_Abort_IT+0xd0>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d029      	beq.n	8000be8 <HAL_DMA_Abort_IT+0xa0>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a20      	ldr	r2, [pc, #128]	; (8000c1c <HAL_DMA_Abort_IT+0xd4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d022      	beq.n	8000be4 <HAL_DMA_Abort_IT+0x9c>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a1f      	ldr	r2, [pc, #124]	; (8000c20 <HAL_DMA_Abort_IT+0xd8>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d01a      	beq.n	8000bde <HAL_DMA_Abort_IT+0x96>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a1d      	ldr	r2, [pc, #116]	; (8000c24 <HAL_DMA_Abort_IT+0xdc>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d012      	beq.n	8000bd8 <HAL_DMA_Abort_IT+0x90>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a1c      	ldr	r2, [pc, #112]	; (8000c28 <HAL_DMA_Abort_IT+0xe0>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d00a      	beq.n	8000bd2 <HAL_DMA_Abort_IT+0x8a>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a1a      	ldr	r2, [pc, #104]	; (8000c2c <HAL_DMA_Abort_IT+0xe4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d102      	bne.n	8000bcc <HAL_DMA_Abort_IT+0x84>
 8000bc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000bca:	e00e      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000bcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bd0:	e00b      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000bd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bd6:	e008      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bdc:	e005      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000be2:	e002      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000be4:	2310      	movs	r3, #16
 8000be6:	e000      	b.n	8000bea <HAL_DMA_Abort_IT+0xa2>
 8000be8:	2301      	movs	r3, #1
 8000bea:	4a11      	ldr	r2, [pc, #68]	; (8000c30 <HAL_DMA_Abort_IT+0xe8>)
 8000bec:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d003      	beq.n	8000c0e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	4798      	blx	r3
    } 
  }
  return status;
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3710      	adds	r7, #16
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40020008 	.word	0x40020008
 8000c1c:	4002001c 	.word	0x4002001c
 8000c20:	40020030 	.word	0x40020030
 8000c24:	40020044 	.word	0x40020044
 8000c28:	40020058 	.word	0x40020058
 8000c2c:	4002006c 	.word	0x4002006c
 8000c30:	40020000 	.word	0x40020000

08000c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b08b      	sub	sp, #44	; 0x2c
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c46:	e169      	b.n	8000f1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	69fa      	ldr	r2, [r7, #28]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c5c:	69ba      	ldr	r2, [r7, #24]
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f040 8158 	bne.w	8000f16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	4a9a      	ldr	r2, [pc, #616]	; (8000ed4 <HAL_GPIO_Init+0x2a0>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d05e      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
 8000c70:	4a98      	ldr	r2, [pc, #608]	; (8000ed4 <HAL_GPIO_Init+0x2a0>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d875      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000c76:	4a98      	ldr	r2, [pc, #608]	; (8000ed8 <HAL_GPIO_Init+0x2a4>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d058      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
 8000c7c:	4a96      	ldr	r2, [pc, #600]	; (8000ed8 <HAL_GPIO_Init+0x2a4>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d86f      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000c82:	4a96      	ldr	r2, [pc, #600]	; (8000edc <HAL_GPIO_Init+0x2a8>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d052      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
 8000c88:	4a94      	ldr	r2, [pc, #592]	; (8000edc <HAL_GPIO_Init+0x2a8>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d869      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000c8e:	4a94      	ldr	r2, [pc, #592]	; (8000ee0 <HAL_GPIO_Init+0x2ac>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d04c      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
 8000c94:	4a92      	ldr	r2, [pc, #584]	; (8000ee0 <HAL_GPIO_Init+0x2ac>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d863      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000c9a:	4a92      	ldr	r2, [pc, #584]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d046      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
 8000ca0:	4a90      	ldr	r2, [pc, #576]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d85d      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000ca6:	2b12      	cmp	r3, #18
 8000ca8:	d82a      	bhi.n	8000d00 <HAL_GPIO_Init+0xcc>
 8000caa:	2b12      	cmp	r3, #18
 8000cac:	d859      	bhi.n	8000d62 <HAL_GPIO_Init+0x12e>
 8000cae:	a201      	add	r2, pc, #4	; (adr r2, 8000cb4 <HAL_GPIO_Init+0x80>)
 8000cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb4:	08000d2f 	.word	0x08000d2f
 8000cb8:	08000d09 	.word	0x08000d09
 8000cbc:	08000d1b 	.word	0x08000d1b
 8000cc0:	08000d5d 	.word	0x08000d5d
 8000cc4:	08000d63 	.word	0x08000d63
 8000cc8:	08000d63 	.word	0x08000d63
 8000ccc:	08000d63 	.word	0x08000d63
 8000cd0:	08000d63 	.word	0x08000d63
 8000cd4:	08000d63 	.word	0x08000d63
 8000cd8:	08000d63 	.word	0x08000d63
 8000cdc:	08000d63 	.word	0x08000d63
 8000ce0:	08000d63 	.word	0x08000d63
 8000ce4:	08000d63 	.word	0x08000d63
 8000ce8:	08000d63 	.word	0x08000d63
 8000cec:	08000d63 	.word	0x08000d63
 8000cf0:	08000d63 	.word	0x08000d63
 8000cf4:	08000d63 	.word	0x08000d63
 8000cf8:	08000d11 	.word	0x08000d11
 8000cfc:	08000d25 	.word	0x08000d25
 8000d00:	4a79      	ldr	r2, [pc, #484]	; (8000ee8 <HAL_GPIO_Init+0x2b4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d013      	beq.n	8000d2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d06:	e02c      	b.n	8000d62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	623b      	str	r3, [r7, #32]
          break;
 8000d0e:	e029      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	3304      	adds	r3, #4
 8000d16:	623b      	str	r3, [r7, #32]
          break;
 8000d18:	e024      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	68db      	ldr	r3, [r3, #12]
 8000d1e:	3308      	adds	r3, #8
 8000d20:	623b      	str	r3, [r7, #32]
          break;
 8000d22:	e01f      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	330c      	adds	r3, #12
 8000d2a:	623b      	str	r3, [r7, #32]
          break;
 8000d2c:	e01a      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d102      	bne.n	8000d3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d36:	2304      	movs	r3, #4
 8000d38:	623b      	str	r3, [r7, #32]
          break;
 8000d3a:	e013      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d105      	bne.n	8000d50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d44:	2308      	movs	r3, #8
 8000d46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	69fa      	ldr	r2, [r7, #28]
 8000d4c:	611a      	str	r2, [r3, #16]
          break;
 8000d4e:	e009      	b.n	8000d64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d50:	2308      	movs	r3, #8
 8000d52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	69fa      	ldr	r2, [r7, #28]
 8000d58:	615a      	str	r2, [r3, #20]
          break;
 8000d5a:	e003      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
          break;
 8000d60:	e000      	b.n	8000d64 <HAL_GPIO_Init+0x130>
          break;
 8000d62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d64:	69bb      	ldr	r3, [r7, #24]
 8000d66:	2bff      	cmp	r3, #255	; 0xff
 8000d68:	d801      	bhi.n	8000d6e <HAL_GPIO_Init+0x13a>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	e001      	b.n	8000d72 <HAL_GPIO_Init+0x13e>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3304      	adds	r3, #4
 8000d72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	2bff      	cmp	r3, #255	; 0xff
 8000d78:	d802      	bhi.n	8000d80 <HAL_GPIO_Init+0x14c>
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	e002      	b.n	8000d86 <HAL_GPIO_Init+0x152>
 8000d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d82:	3b08      	subs	r3, #8
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	210f      	movs	r1, #15
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	401a      	ands	r2, r3
 8000d98:	6a39      	ldr	r1, [r7, #32]
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000da0:	431a      	orrs	r2, r3
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 80b1 	beq.w	8000f16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000db4:	4b4d      	ldr	r3, [pc, #308]	; (8000eec <HAL_GPIO_Init+0x2b8>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a4c      	ldr	r2, [pc, #304]	; (8000eec <HAL_GPIO_Init+0x2b8>)
 8000dba:	f043 0301 	orr.w	r3, r3, #1
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b4a      	ldr	r3, [pc, #296]	; (8000eec <HAL_GPIO_Init+0x2b8>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dcc:	4a48      	ldr	r2, [pc, #288]	; (8000ef0 <HAL_GPIO_Init+0x2bc>)
 8000dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd0:	089b      	lsrs	r3, r3, #2
 8000dd2:	3302      	adds	r3, #2
 8000dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ddc:	f003 0303 	and.w	r3, r3, #3
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	220f      	movs	r2, #15
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	43db      	mvns	r3, r3
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	4013      	ands	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a40      	ldr	r2, [pc, #256]	; (8000ef4 <HAL_GPIO_Init+0x2c0>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d013      	beq.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a3f      	ldr	r2, [pc, #252]	; (8000ef8 <HAL_GPIO_Init+0x2c4>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d00d      	beq.n	8000e1c <HAL_GPIO_Init+0x1e8>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a3e      	ldr	r2, [pc, #248]	; (8000efc <HAL_GPIO_Init+0x2c8>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d007      	beq.n	8000e18 <HAL_GPIO_Init+0x1e4>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a3d      	ldr	r2, [pc, #244]	; (8000f00 <HAL_GPIO_Init+0x2cc>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d101      	bne.n	8000e14 <HAL_GPIO_Init+0x1e0>
 8000e10:	2303      	movs	r3, #3
 8000e12:	e006      	b.n	8000e22 <HAL_GPIO_Init+0x1ee>
 8000e14:	2304      	movs	r3, #4
 8000e16:	e004      	b.n	8000e22 <HAL_GPIO_Init+0x1ee>
 8000e18:	2302      	movs	r3, #2
 8000e1a:	e002      	b.n	8000e22 <HAL_GPIO_Init+0x1ee>
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e000      	b.n	8000e22 <HAL_GPIO_Init+0x1ee>
 8000e20:	2300      	movs	r3, #0
 8000e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e24:	f002 0203 	and.w	r2, r2, #3
 8000e28:	0092      	lsls	r2, r2, #2
 8000e2a:	4093      	lsls	r3, r2
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e32:	492f      	ldr	r1, [pc, #188]	; (8000ef0 <HAL_GPIO_Init+0x2bc>)
 8000e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e36:	089b      	lsrs	r3, r3, #2
 8000e38:	3302      	adds	r3, #2
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d006      	beq.n	8000e5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	492c      	ldr	r1, [pc, #176]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	600b      	str	r3, [r1, #0]
 8000e58:	e006      	b.n	8000e68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	43db      	mvns	r3, r3
 8000e62:	4928      	ldr	r1, [pc, #160]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e64:	4013      	ands	r3, r2
 8000e66:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d006      	beq.n	8000e82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e74:	4b23      	ldr	r3, [pc, #140]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	4922      	ldr	r1, [pc, #136]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e7a:	69bb      	ldr	r3, [r7, #24]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	604b      	str	r3, [r1, #4]
 8000e80:	e006      	b.n	8000e90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e82:	4b20      	ldr	r3, [pc, #128]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e84:	685a      	ldr	r2, [r3, #4]
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	491e      	ldr	r1, [pc, #120]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d006      	beq.n	8000eaa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e9c:	4b19      	ldr	r3, [pc, #100]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	4918      	ldr	r1, [pc, #96]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	608b      	str	r3, [r1, #8]
 8000ea8:	e006      	b.n	8000eb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000eaa:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000eac:	689a      	ldr	r2, [r3, #8]
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	4914      	ldr	r1, [pc, #80]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d021      	beq.n	8000f08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000ec6:	68da      	ldr	r2, [r3, #12]
 8000ec8:	490e      	ldr	r1, [pc, #56]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	60cb      	str	r3, [r1, #12]
 8000ed0:	e021      	b.n	8000f16 <HAL_GPIO_Init+0x2e2>
 8000ed2:	bf00      	nop
 8000ed4:	10320000 	.word	0x10320000
 8000ed8:	10310000 	.word	0x10310000
 8000edc:	10220000 	.word	0x10220000
 8000ee0:	10210000 	.word	0x10210000
 8000ee4:	10120000 	.word	0x10120000
 8000ee8:	10110000 	.word	0x10110000
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010000 	.word	0x40010000
 8000ef4:	40010800 	.word	0x40010800
 8000ef8:	40010c00 	.word	0x40010c00
 8000efc:	40011000 	.word	0x40011000
 8000f00:	40011400 	.word	0x40011400
 8000f04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f08:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <HAL_GPIO_Init+0x304>)
 8000f0a:	68da      	ldr	r2, [r3, #12]
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	4909      	ldr	r1, [pc, #36]	; (8000f38 <HAL_GPIO_Init+0x304>)
 8000f12:	4013      	ands	r3, r2
 8000f14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f18:	3301      	adds	r3, #1
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f22:	fa22 f303 	lsr.w	r3, r2, r3
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f47f ae8e 	bne.w	8000c48 <HAL_GPIO_Init+0x14>
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	bf00      	nop
 8000f30:	372c      	adds	r7, #44	; 0x2c
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	40010400 	.word	0x40010400

08000f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	807b      	strh	r3, [r7, #2]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f4c:	787b      	ldrb	r3, [r7, #1]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d003      	beq.n	8000f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f52:	887a      	ldrh	r2, [r7, #2]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f58:	e003      	b.n	8000f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f5a:	887b      	ldrh	r3, [r7, #2]
 8000f5c:	041a      	lsls	r2, r3, #16
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	611a      	str	r2, [r3, #16]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr

08000f6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e272      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f000 8087 	beq.w	800109a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f8c:	4b92      	ldr	r3, [pc, #584]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 030c 	and.w	r3, r3, #12
 8000f94:	2b04      	cmp	r3, #4
 8000f96:	d00c      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f98:	4b8f      	ldr	r3, [pc, #572]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 030c 	and.w	r3, r3, #12
 8000fa0:	2b08      	cmp	r3, #8
 8000fa2:	d112      	bne.n	8000fca <HAL_RCC_OscConfig+0x5e>
 8000fa4:	4b8c      	ldr	r3, [pc, #560]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fb0:	d10b      	bne.n	8000fca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb2:	4b89      	ldr	r3, [pc, #548]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d06c      	beq.n	8001098 <HAL_RCC_OscConfig+0x12c>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d168      	bne.n	8001098 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e24c      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fd2:	d106      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x76>
 8000fd4:	4b80      	ldr	r3, [pc, #512]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a7f      	ldr	r2, [pc, #508]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	e02e      	b.n	8001040 <HAL_RCC_OscConfig+0xd4>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10c      	bne.n	8001004 <HAL_RCC_OscConfig+0x98>
 8000fea:	4b7b      	ldr	r3, [pc, #492]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a7a      	ldr	r2, [pc, #488]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	4b78      	ldr	r3, [pc, #480]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a77      	ldr	r2, [pc, #476]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	e01d      	b.n	8001040 <HAL_RCC_OscConfig+0xd4>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800100c:	d10c      	bne.n	8001028 <HAL_RCC_OscConfig+0xbc>
 800100e:	4b72      	ldr	r3, [pc, #456]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a71      	ldr	r2, [pc, #452]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	4b6f      	ldr	r3, [pc, #444]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a6e      	ldr	r2, [pc, #440]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e00b      	b.n	8001040 <HAL_RCC_OscConfig+0xd4>
 8001028:	4b6b      	ldr	r3, [pc, #428]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a6a      	ldr	r2, [pc, #424]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800102e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b68      	ldr	r3, [pc, #416]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a67      	ldr	r2, [pc, #412]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800103a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800103e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fc2c 	bl	80008a4 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fc28 	bl	80008a4 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	; 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e200      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001062:	4b5d      	ldr	r3, [pc, #372]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0xe4>
 800106e:	e014      	b.n	800109a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fc18 	bl	80008a4 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001078:	f7ff fc14 	bl	80008a4 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b64      	cmp	r3, #100	; 0x64
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e1ec      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108a:	4b53      	ldr	r3, [pc, #332]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x10c>
 8001096:	e000      	b.n	800109a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d063      	beq.n	800116e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010a6:	4b4c      	ldr	r3, [pc, #304]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 030c 	and.w	r3, r3, #12
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d00b      	beq.n	80010ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010b2:	4b49      	ldr	r3, [pc, #292]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f003 030c 	and.w	r3, r3, #12
 80010ba:	2b08      	cmp	r3, #8
 80010bc:	d11c      	bne.n	80010f8 <HAL_RCC_OscConfig+0x18c>
 80010be:	4b46      	ldr	r3, [pc, #280]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d116      	bne.n	80010f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ca:	4b43      	ldr	r3, [pc, #268]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d005      	beq.n	80010e2 <HAL_RCC_OscConfig+0x176>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d001      	beq.n	80010e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e1c0      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e2:	4b3d      	ldr	r3, [pc, #244]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	4939      	ldr	r1, [pc, #228]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80010f2:	4313      	orrs	r3, r2
 80010f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010f6:	e03a      	b.n	800116e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d020      	beq.n	8001142 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001100:	4b36      	ldr	r3, [pc, #216]	; (80011dc <HAL_RCC_OscConfig+0x270>)
 8001102:	2201      	movs	r2, #1
 8001104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001106:	f7ff fbcd 	bl	80008a4 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800110e:	f7ff fbc9 	bl	80008a4 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e1a1      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001120:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f0      	beq.n	800110e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112c:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4927      	ldr	r1, [pc, #156]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 800113c:	4313      	orrs	r3, r2
 800113e:	600b      	str	r3, [r1, #0]
 8001140:	e015      	b.n	800116e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <HAL_RCC_OscConfig+0x270>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fbac 	bl	80008a4 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001150:	f7ff fba8 	bl	80008a4 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e180      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001162:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f0      	bne.n	8001150 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0308 	and.w	r3, r3, #8
 8001176:	2b00      	cmp	r3, #0
 8001178:	d03a      	beq.n	80011f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d019      	beq.n	80011b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_RCC_OscConfig+0x274>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001188:	f7ff fb8c 	bl	80008a4 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001190:	f7ff fb88 	bl	80008a4 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e160      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a2:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <HAL_RCC_OscConfig+0x26c>)
 80011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011ae:	2001      	movs	r0, #1
 80011b0:	f000 fad8 	bl	8001764 <RCC_Delay>
 80011b4:	e01c      	b.n	80011f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_RCC_OscConfig+0x274>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011bc:	f7ff fb72 	bl	80008a4 <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c2:	e00f      	b.n	80011e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c4:	f7ff fb6e 	bl	80008a4 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d908      	bls.n	80011e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e146      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000
 80011dc:	42420000 	.word	0x42420000
 80011e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e4:	4b92      	ldr	r3, [pc, #584]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1e9      	bne.n	80011c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0304 	and.w	r3, r3, #4
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	f000 80a6 	beq.w	800134a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001202:	4b8b      	ldr	r3, [pc, #556]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d10d      	bne.n	800122a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800120e:	4b88      	ldr	r3, [pc, #544]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	4a87      	ldr	r2, [pc, #540]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001218:	61d3      	str	r3, [r2, #28]
 800121a:	4b85      	ldr	r3, [pc, #532]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001226:	2301      	movs	r3, #1
 8001228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800122a:	4b82      	ldr	r3, [pc, #520]	; (8001434 <HAL_RCC_OscConfig+0x4c8>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001232:	2b00      	cmp	r3, #0
 8001234:	d118      	bne.n	8001268 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001236:	4b7f      	ldr	r3, [pc, #508]	; (8001434 <HAL_RCC_OscConfig+0x4c8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a7e      	ldr	r2, [pc, #504]	; (8001434 <HAL_RCC_OscConfig+0x4c8>)
 800123c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001242:	f7ff fb2f 	bl	80008a4 <HAL_GetTick>
 8001246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001248:	e008      	b.n	800125c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800124a:	f7ff fb2b 	bl	80008a4 <HAL_GetTick>
 800124e:	4602      	mov	r2, r0
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	2b64      	cmp	r3, #100	; 0x64
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e103      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125c:	4b75      	ldr	r3, [pc, #468]	; (8001434 <HAL_RCC_OscConfig+0x4c8>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0f0      	beq.n	800124a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d106      	bne.n	800127e <HAL_RCC_OscConfig+0x312>
 8001270:	4b6f      	ldr	r3, [pc, #444]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	4a6e      	ldr	r2, [pc, #440]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6213      	str	r3, [r2, #32]
 800127c:	e02d      	b.n	80012da <HAL_RCC_OscConfig+0x36e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d10c      	bne.n	80012a0 <HAL_RCC_OscConfig+0x334>
 8001286:	4b6a      	ldr	r3, [pc, #424]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001288:	6a1b      	ldr	r3, [r3, #32]
 800128a:	4a69      	ldr	r2, [pc, #420]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	f023 0301 	bic.w	r3, r3, #1
 8001290:	6213      	str	r3, [r2, #32]
 8001292:	4b67      	ldr	r3, [pc, #412]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001294:	6a1b      	ldr	r3, [r3, #32]
 8001296:	4a66      	ldr	r2, [pc, #408]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	f023 0304 	bic.w	r3, r3, #4
 800129c:	6213      	str	r3, [r2, #32]
 800129e:	e01c      	b.n	80012da <HAL_RCC_OscConfig+0x36e>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	2b05      	cmp	r3, #5
 80012a6:	d10c      	bne.n	80012c2 <HAL_RCC_OscConfig+0x356>
 80012a8:	4b61      	ldr	r3, [pc, #388]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	4a60      	ldr	r2, [pc, #384]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012ae:	f043 0304 	orr.w	r3, r3, #4
 80012b2:	6213      	str	r3, [r2, #32]
 80012b4:	4b5e      	ldr	r3, [pc, #376]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4a5d      	ldr	r2, [pc, #372]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	6213      	str	r3, [r2, #32]
 80012c0:	e00b      	b.n	80012da <HAL_RCC_OscConfig+0x36e>
 80012c2:	4b5b      	ldr	r3, [pc, #364]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012c4:	6a1b      	ldr	r3, [r3, #32]
 80012c6:	4a5a      	ldr	r2, [pc, #360]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012c8:	f023 0301 	bic.w	r3, r3, #1
 80012cc:	6213      	str	r3, [r2, #32]
 80012ce:	4b58      	ldr	r3, [pc, #352]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012d0:	6a1b      	ldr	r3, [r3, #32]
 80012d2:	4a57      	ldr	r2, [pc, #348]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	f023 0304 	bic.w	r3, r3, #4
 80012d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d015      	beq.n	800130e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e2:	f7ff fadf 	bl	80008a4 <HAL_GetTick>
 80012e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e8:	e00a      	b.n	8001300 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ea:	f7ff fadb 	bl	80008a4 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e0b1      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001300:	4b4b      	ldr	r3, [pc, #300]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	f003 0302 	and.w	r3, r3, #2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0ee      	beq.n	80012ea <HAL_RCC_OscConfig+0x37e>
 800130c:	e014      	b.n	8001338 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800130e:	f7ff fac9 	bl	80008a4 <HAL_GetTick>
 8001312:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001314:	e00a      	b.n	800132c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001316:	f7ff fac5 	bl	80008a4 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	f241 3288 	movw	r2, #5000	; 0x1388
 8001324:	4293      	cmp	r3, r2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e09b      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800132c:	4b40      	ldr	r3, [pc, #256]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ee      	bne.n	8001316 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001338:	7dfb      	ldrb	r3, [r7, #23]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d105      	bne.n	800134a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800133e:	4b3c      	ldr	r3, [pc, #240]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	4a3b      	ldr	r2, [pc, #236]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001344:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001348:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8087 	beq.w	8001462 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001354:	4b36      	ldr	r3, [pc, #216]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 030c 	and.w	r3, r3, #12
 800135c:	2b08      	cmp	r3, #8
 800135e:	d061      	beq.n	8001424 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	2b02      	cmp	r3, #2
 8001366:	d146      	bne.n	80013f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001368:	4b33      	ldr	r3, [pc, #204]	; (8001438 <HAL_RCC_OscConfig+0x4cc>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136e:	f7ff fa99 	bl	80008a4 <HAL_GetTick>
 8001372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001374:	e008      	b.n	8001388 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001376:	f7ff fa95 	bl	80008a4 <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b02      	cmp	r3, #2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e06d      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001388:	4b29      	ldr	r3, [pc, #164]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f0      	bne.n	8001376 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800139c:	d108      	bne.n	80013b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800139e:	4b24      	ldr	r3, [pc, #144]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	4921      	ldr	r1, [pc, #132]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013b0:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a19      	ldr	r1, [r3, #32]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c0:	430b      	orrs	r3, r1
 80013c2:	491b      	ldr	r1, [pc, #108]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013c8:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <HAL_RCC_OscConfig+0x4cc>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ce:	f7ff fa69 	bl	80008a4 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d6:	f7ff fa65 	bl	80008a4 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e03d      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d0f0      	beq.n	80013d6 <HAL_RCC_OscConfig+0x46a>
 80013f4:	e035      	b.n	8001462 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <HAL_RCC_OscConfig+0x4cc>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fc:	f7ff fa52 	bl	80008a4 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001404:	f7ff fa4e 	bl	80008a4 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e026      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_RCC_OscConfig+0x4c4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f0      	bne.n	8001404 <HAL_RCC_OscConfig+0x498>
 8001422:	e01e      	b.n	8001462 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d107      	bne.n	800143c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e019      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
 8001430:	40021000 	.word	0x40021000
 8001434:	40007000 	.word	0x40007000
 8001438:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <HAL_RCC_OscConfig+0x500>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	429a      	cmp	r2, r3
 800144e:	d106      	bne.n	800145e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800145a:	429a      	cmp	r2, r3
 800145c:	d001      	beq.n	8001462 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e000      	b.n	8001464 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40021000 	.word	0x40021000

08001470 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0d0      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001484:	4b6a      	ldr	r3, [pc, #424]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0307 	and.w	r3, r3, #7
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d910      	bls.n	80014b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001492:	4b67      	ldr	r3, [pc, #412]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f023 0207 	bic.w	r2, r3, #7
 800149a:	4965      	ldr	r1, [pc, #404]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	4313      	orrs	r3, r2
 80014a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a2:	4b63      	ldr	r3, [pc, #396]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d001      	beq.n	80014b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e0b8      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d020      	beq.n	8001502 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014cc:	4b59      	ldr	r3, [pc, #356]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4a58      	ldr	r2, [pc, #352]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014e4:	4b53      	ldr	r3, [pc, #332]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	4a52      	ldr	r2, [pc, #328]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f0:	4b50      	ldr	r3, [pc, #320]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	494d      	ldr	r1, [pc, #308]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	2b00      	cmp	r3, #0
 800150c:	d040      	beq.n	8001590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d107      	bne.n	8001526 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001516:	4b47      	ldr	r3, [pc, #284]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d115      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e07f      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b02      	cmp	r3, #2
 800152c:	d107      	bne.n	800153e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152e:	4b41      	ldr	r3, [pc, #260]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d109      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e073      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153e:	4b3d      	ldr	r3, [pc, #244]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e06b      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800154e:	4b39      	ldr	r3, [pc, #228]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f023 0203 	bic.w	r2, r3, #3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	4936      	ldr	r1, [pc, #216]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 800155c:	4313      	orrs	r3, r2
 800155e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001560:	f7ff f9a0 	bl	80008a4 <HAL_GetTick>
 8001564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001566:	e00a      	b.n	800157e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001568:	f7ff f99c 	bl	80008a4 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	f241 3288 	movw	r2, #5000	; 0x1388
 8001576:	4293      	cmp	r3, r2
 8001578:	d901      	bls.n	800157e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e053      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157e:	4b2d      	ldr	r3, [pc, #180]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 020c 	and.w	r2, r3, #12
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	429a      	cmp	r2, r3
 800158e:	d1eb      	bne.n	8001568 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001590:	4b27      	ldr	r3, [pc, #156]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d210      	bcs.n	80015c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159e:	4b24      	ldr	r3, [pc, #144]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f023 0207 	bic.w	r2, r3, #7
 80015a6:	4922      	ldr	r1, [pc, #136]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ae:	4b20      	ldr	r3, [pc, #128]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d001      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e032      	b.n	8001626 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d008      	beq.n	80015de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015cc:	4b19      	ldr	r3, [pc, #100]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	4916      	ldr	r1, [pc, #88]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0308 	and.w	r3, r3, #8
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d009      	beq.n	80015fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	490e      	ldr	r1, [pc, #56]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015fe:	f000 f821 	bl	8001644 <HAL_RCC_GetSysClockFreq>
 8001602:	4602      	mov	r2, r0
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	091b      	lsrs	r3, r3, #4
 800160a:	f003 030f 	and.w	r3, r3, #15
 800160e:	490a      	ldr	r1, [pc, #40]	; (8001638 <HAL_RCC_ClockConfig+0x1c8>)
 8001610:	5ccb      	ldrb	r3, [r1, r3]
 8001612:	fa22 f303 	lsr.w	r3, r2, r3
 8001616:	4a09      	ldr	r2, [pc, #36]	; (800163c <HAL_RCC_ClockConfig+0x1cc>)
 8001618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800161a:	4b09      	ldr	r3, [pc, #36]	; (8001640 <HAL_RCC_ClockConfig+0x1d0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff f8fe 	bl	8000820 <HAL_InitTick>

  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40022000 	.word	0x40022000
 8001634:	40021000 	.word	0x40021000
 8001638:	080031b8 	.word	0x080031b8
 800163c:	20000000 	.word	0x20000000
 8001640:	20000004 	.word	0x20000004

08001644 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001644:	b490      	push	{r4, r7}
 8001646:	b08a      	sub	sp, #40	; 0x28
 8001648:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800164a:	4b29      	ldr	r3, [pc, #164]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xac>)
 800164c:	1d3c      	adds	r4, r7, #4
 800164e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001650:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001654:	f240 2301 	movw	r3, #513	; 0x201
 8001658:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800166a:	2300      	movs	r3, #0
 800166c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800166e:	4b21      	ldr	r3, [pc, #132]	; (80016f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b04      	cmp	r3, #4
 800167c:	d002      	beq.n	8001684 <HAL_RCC_GetSysClockFreq+0x40>
 800167e:	2b08      	cmp	r3, #8
 8001680:	d003      	beq.n	800168a <HAL_RCC_GetSysClockFreq+0x46>
 8001682:	e02b      	b.n	80016dc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001684:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001686:	623b      	str	r3, [r7, #32]
      break;
 8001688:	e02b      	b.n	80016e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	0c9b      	lsrs	r3, r3, #18
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3328      	adds	r3, #40	; 0x28
 8001694:	443b      	add	r3, r7
 8001696:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800169a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d012      	beq.n	80016cc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	0c5b      	lsrs	r3, r3, #17
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	3328      	adds	r3, #40	; 0x28
 80016b2:	443b      	add	r3, r7
 80016b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	4a0e      	ldr	r2, [pc, #56]	; (80016f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80016be:	fb03 f202 	mul.w	r2, r3, r2
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
 80016ca:	e004      	b.n	80016d6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	623b      	str	r3, [r7, #32]
      break;
 80016da:	e002      	b.n	80016e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80016de:	623b      	str	r3, [r7, #32]
      break;
 80016e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016e2:	6a3b      	ldr	r3, [r7, #32]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3728      	adds	r7, #40	; 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc90      	pop	{r4, r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	080031a8 	.word	0x080031a8
 80016f4:	40021000 	.word	0x40021000
 80016f8:	007a1200 	.word	0x007a1200
 80016fc:	003d0900 	.word	0x003d0900

08001700 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001704:	4b02      	ldr	r3, [pc, #8]	; (8001710 <HAL_RCC_GetHCLKFreq+0x10>)
 8001706:	681b      	ldr	r3, [r3, #0]
}
 8001708:	4618      	mov	r0, r3
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr
 8001710:	20000000 	.word	0x20000000

08001714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001718:	f7ff fff2 	bl	8001700 <HAL_RCC_GetHCLKFreq>
 800171c:	4602      	mov	r2, r0
 800171e:	4b05      	ldr	r3, [pc, #20]	; (8001734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	0a1b      	lsrs	r3, r3, #8
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	4903      	ldr	r1, [pc, #12]	; (8001738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800172a:	5ccb      	ldrb	r3, [r1, r3]
 800172c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001730:	4618      	mov	r0, r3
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40021000 	.word	0x40021000
 8001738:	080031c8 	.word	0x080031c8

0800173c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001740:	f7ff ffde 	bl	8001700 <HAL_RCC_GetHCLKFreq>
 8001744:	4602      	mov	r2, r0
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	0adb      	lsrs	r3, r3, #11
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	4903      	ldr	r1, [pc, #12]	; (8001760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001752:	5ccb      	ldrb	r3, [r1, r3]
 8001754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001758:	4618      	mov	r0, r3
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40021000 	.word	0x40021000
 8001760:	080031c8 	.word	0x080031c8

08001764 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <RCC_Delay+0x34>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0a      	ldr	r2, [pc, #40]	; (800179c <RCC_Delay+0x38>)
 8001772:	fba2 2303 	umull	r2, r3, r2, r3
 8001776:	0a5b      	lsrs	r3, r3, #9
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	fb02 f303 	mul.w	r3, r2, r3
 800177e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001780:	bf00      	nop
  }
  while (Delay --);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1e5a      	subs	r2, r3, #1
 8001786:	60fa      	str	r2, [r7, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1f9      	bne.n	8001780 <RCC_Delay+0x1c>
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	20000000 	.word	0x20000000
 800179c:	10624dd3 	.word	0x10624dd3

080017a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e03f      	b.n	8001832 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d106      	bne.n	80017cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7fe fea2 	bl	8000510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2224      	movs	r2, #36	; 0x24
 80017d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f000 fba9 	bl	8001f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	691a      	ldr	r2, [r3, #16]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80017f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	695a      	ldr	r2, [r3, #20]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001808:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001818:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2220      	movs	r2, #32
 8001824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2220      	movs	r2, #32
 800182c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b084      	sub	sp, #16
 800183e:	af00      	add	r7, sp, #0
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	4613      	mov	r3, r2
 8001846:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b20      	cmp	r3, #32
 8001852:	d11d      	bne.n	8001890 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d002      	beq.n	8001860 <HAL_UART_Receive_IT+0x26>
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e016      	b.n	8001892 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800186a:	2b01      	cmp	r3, #1
 800186c:	d101      	bne.n	8001872 <HAL_UART_Receive_IT+0x38>
 800186e:	2302      	movs	r3, #2
 8001870:	e00f      	b.n	8001892 <HAL_UART_Receive_IT+0x58>
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2200      	movs	r2, #0
 800187e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8001880:	88fb      	ldrh	r3, [r7, #6]
 8001882:	461a      	mov	r2, r3
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	68f8      	ldr	r0, [r7, #12]
 8001888:	f000 f9cf 	bl	8001c2a <UART_Start_Receive_IT>
 800188c:	4603      	mov	r3, r0
 800188e:	e000      	b.n	8001892 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001890:	2302      	movs	r3, #2
  }
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80018bc:	2300      	movs	r3, #0
 80018be:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10d      	bne.n	80018ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	f003 0320 	and.w	r3, r3, #32
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d008      	beq.n	80018ee <HAL_UART_IRQHandler+0x52>
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	f003 0320 	and.w	r3, r3, #32
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d003      	beq.n	80018ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 fa7f 	bl	8001dea <UART_Receive_IT>
      return;
 80018ec:	e17b      	b.n	8001be6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f000 80b1 	beq.w	8001a58 <HAL_UART_IRQHandler+0x1bc>
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d105      	bne.n	800190c <HAL_UART_IRQHandler+0x70>
 8001900:	6a3b      	ldr	r3, [r7, #32]
 8001902:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001906:	2b00      	cmp	r3, #0
 8001908:	f000 80a6 	beq.w	8001a58 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00a      	beq.n	800192c <HAL_UART_IRQHandler+0x90>
 8001916:	6a3b      	ldr	r3, [r7, #32]
 8001918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00a      	beq.n	800194c <HAL_UART_IRQHandler+0xb0>
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	2b00      	cmp	r3, #0
 800193e:	d005      	beq.n	800194c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001944:	f043 0202 	orr.w	r2, r3, #2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00a      	beq.n	800196c <HAL_UART_IRQHandler+0xd0>
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001964:	f043 0204 	orr.w	r2, r3, #4
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196e:	f003 0308 	and.w	r3, r3, #8
 8001972:	2b00      	cmp	r3, #0
 8001974:	d00f      	beq.n	8001996 <HAL_UART_IRQHandler+0xfa>
 8001976:	6a3b      	ldr	r3, [r7, #32]
 8001978:	f003 0320 	and.w	r3, r3, #32
 800197c:	2b00      	cmp	r3, #0
 800197e:	d104      	bne.n	800198a <HAL_UART_IRQHandler+0xee>
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d005      	beq.n	8001996 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	f043 0208 	orr.w	r2, r3, #8
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	2b00      	cmp	r3, #0
 800199c:	f000 811e 	beq.w	8001bdc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80019a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a2:	f003 0320 	and.w	r3, r3, #32
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_UART_IRQHandler+0x11e>
 80019aa:	6a3b      	ldr	r3, [r7, #32]
 80019ac:	f003 0320 	and.w	r3, r3, #32
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d002      	beq.n	80019ba <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 fa18 	bl	8001dea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	695b      	ldr	r3, [r3, #20]
 80019c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <HAL_UART_IRQHandler+0x146>
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d031      	beq.n	8001a46 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 f95a 	bl	8001c9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d023      	beq.n	8001a3e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	695a      	ldr	r2, [r3, #20]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a04:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d013      	beq.n	8001a36 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a12:	4a76      	ldr	r2, [pc, #472]	; (8001bec <HAL_UART_IRQHandler+0x350>)
 8001a14:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f894 	bl	8000b48 <HAL_DMA_Abort_IT>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d016      	beq.n	8001a54 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a30:	4610      	mov	r0, r2
 8001a32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a34:	e00e      	b.n	8001a54 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f8e3 	bl	8001c02 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a3c:	e00a      	b.n	8001a54 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f8df 	bl	8001c02 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a44:	e006      	b.n	8001a54 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f000 f8db 	bl	8001c02 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001a52:	e0c3      	b.n	8001bdc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a54:	bf00      	nop
    return;
 8001a56:	e0c1      	b.n	8001bdc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	f040 80a1 	bne.w	8001ba4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 809b 	beq.w	8001ba4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001a6e:	6a3b      	ldr	r3, [r7, #32]
 8001a70:	f003 0310 	and.w	r3, r3, #16
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 8095 	beq.w	8001ba4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d04e      	beq.n	8001b3c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8001aa8:	8a3b      	ldrh	r3, [r7, #16]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 8098 	beq.w	8001be0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001ab4:	8a3a      	ldrh	r2, [r7, #16]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	f080 8092 	bcs.w	8001be0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	8a3a      	ldrh	r2, [r7, #16]
 8001ac0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2b20      	cmp	r3, #32
 8001aca:	d02b      	beq.n	8001b24 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ada:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	695a      	ldr	r2, [r3, #20]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	695a      	ldr	r2, [r3, #20]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001afa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2220      	movs	r2, #32
 8001b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0210 	bic.w	r2, r2, #16
 8001b18:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe ffd7 	bl	8000ad2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	4619      	mov	r1, r3
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f000 f86d 	bl	8001c14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001b3a:	e051      	b.n	8001be0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d047      	beq.n	8001be4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8001b54:	8a7b      	ldrh	r3, [r7, #18]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d044      	beq.n	8001be4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68da      	ldr	r2, [r3, #12]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001b68:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0210 	bic.w	r2, r2, #16
 8001b96:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001b98:	8a7b      	ldrh	r3, [r7, #18]
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f839 	bl	8001c14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001ba2:	e01f      	b.n	8001be4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d008      	beq.n	8001bc0 <HAL_UART_IRQHandler+0x324>
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f000 f8af 	bl	8001d1c <UART_Transmit_IT>
    return;
 8001bbe:	e012      	b.n	8001be6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00d      	beq.n	8001be6 <HAL_UART_IRQHandler+0x34a>
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d008      	beq.n	8001be6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 f8f0 	bl	8001dba <UART_EndTransmit_IT>
    return;
 8001bda:	e004      	b.n	8001be6 <HAL_UART_IRQHandler+0x34a>
    return;
 8001bdc:	bf00      	nop
 8001bde:	e002      	b.n	8001be6 <HAL_UART_IRQHandler+0x34a>
      return;
 8001be0:	bf00      	nop
 8001be2:	e000      	b.n	8001be6 <HAL_UART_IRQHandler+0x34a>
      return;
 8001be4:	bf00      	nop
  }
}
 8001be6:	3728      	adds	r7, #40	; 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	08001cf5 	.word	0x08001cf5

08001bf0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bc80      	pop	{r7}
 8001c00:	4770      	bx	lr

08001c02 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001c02:	b480      	push	{r7}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b085      	sub	sp, #20
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	4613      	mov	r3, r2
 8001c36:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	88fa      	ldrh	r2, [r7, #6]
 8001c42:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	88fa      	ldrh	r2, [r7, #6]
 8001c48:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2222      	movs	r2, #34	; 0x22
 8001c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c6e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	695a      	ldr	r2, [r3, #20]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f042 0201 	orr.w	r2, r2, #1
 8001c7e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f042 0220 	orr.w	r2, r2, #32
 8001c8e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001cb2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	695a      	ldr	r2, [r3, #20]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0201 	bic.w	r2, r2, #1
 8001cc2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d107      	bne.n	8001cdc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0210 	bic.w	r2, r2, #16
 8001cda:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2220      	movs	r2, #32
 8001ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f7ff ff77 	bl	8001c02 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001d14:	bf00      	nop
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b21      	cmp	r3, #33	; 0x21
 8001d2e:	d13e      	bne.n	8001dae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d38:	d114      	bne.n	8001d64 <UART_Transmit_IT+0x48>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d110      	bne.n	8001d64 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d56:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	1c9a      	adds	r2, r3, #2
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	621a      	str	r2, [r3, #32]
 8001d62:	e008      	b.n	8001d76 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	1c59      	adds	r1, r3, #1
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	6211      	str	r1, [r2, #32]
 8001d6e:	781a      	ldrb	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	4619      	mov	r1, r3
 8001d84:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10f      	bne.n	8001daa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d98:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001da8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001daa:	2300      	movs	r3, #0
 8001dac:	e000      	b.n	8001db0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001dae:	2302      	movs	r3, #2
  }
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr

08001dba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dd0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ff08 	bl	8001bf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b086      	sub	sp, #24
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b22      	cmp	r3, #34	; 0x22
 8001dfc:	f040 8099 	bne.w	8001f32 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e08:	d117      	bne.n	8001e3a <UART_Receive_IT+0x50>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d113      	bne.n	8001e3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	1c9a      	adds	r2, r3, #2
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28
 8001e38:	e026      	b.n	8001e88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e4c:	d007      	beq.n	8001e5e <UART_Receive_IT+0x74>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10a      	bne.n	8001e6c <UART_Receive_IT+0x82>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d106      	bne.n	8001e6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	e008      	b.n	8001e7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	4619      	mov	r1, r3
 8001e96:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d148      	bne.n	8001f2e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	68da      	ldr	r2, [r3, #12]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0220 	bic.w	r2, r2, #32
 8001eaa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001eba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f022 0201 	bic.w	r2, r2, #1
 8001eca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d123      	bne.n	8001f24 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0210 	bic.w	r2, r2, #16
 8001ef0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b10      	cmp	r3, #16
 8001efe:	d10a      	bne.n	8001f16 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff fe79 	bl	8001c14 <HAL_UARTEx_RxEventCallback>
 8001f22:	e002      	b.n	8001f2a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7fe f91b 	bl	8000160 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e002      	b.n	8001f34 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e000      	b.n	8001f34 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001f32:	2302      	movs	r3, #2
  }
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	695b      	ldr	r3, [r3, #20]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001f76:	f023 030c 	bic.w	r3, r3, #12
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6812      	ldr	r2, [r2, #0]
 8001f7e:	68b9      	ldr	r1, [r7, #8]
 8001f80:	430b      	orrs	r3, r1
 8001f82:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699a      	ldr	r2, [r3, #24]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a2c      	ldr	r2, [pc, #176]	; (8002050 <UART_SetConfig+0x114>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d103      	bne.n	8001fac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001fa4:	f7ff fbca 	bl	800173c <HAL_RCC_GetPCLK2Freq>
 8001fa8:	60f8      	str	r0, [r7, #12]
 8001faa:	e002      	b.n	8001fb2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001fac:	f7ff fbb2 	bl	8001714 <HAL_RCC_GetPCLK1Freq>
 8001fb0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	009a      	lsls	r2, r3, #2
 8001fbc:	441a      	add	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc8:	4a22      	ldr	r2, [pc, #136]	; (8002054 <UART_SetConfig+0x118>)
 8001fca:	fba2 2303 	umull	r2, r3, r2, r3
 8001fce:	095b      	lsrs	r3, r3, #5
 8001fd0:	0119      	lsls	r1, r3, #4
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	009a      	lsls	r2, r3, #2
 8001fdc:	441a      	add	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <UART_SetConfig+0x118>)
 8001fea:	fba3 0302 	umull	r0, r3, r3, r2
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2064      	movs	r0, #100	; 0x64
 8001ff2:	fb00 f303 	mul.w	r3, r0, r3
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	3332      	adds	r3, #50	; 0x32
 8001ffc:	4a15      	ldr	r2, [pc, #84]	; (8002054 <UART_SetConfig+0x118>)
 8001ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8002002:	095b      	lsrs	r3, r3, #5
 8002004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002008:	4419      	add	r1, r3
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	4613      	mov	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	009a      	lsls	r2, r3, #2
 8002014:	441a      	add	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <UART_SetConfig+0x118>)
 8002022:	fba3 0302 	umull	r0, r3, r3, r2
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	2064      	movs	r0, #100	; 0x64
 800202a:	fb00 f303 	mul.w	r3, r0, r3
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	3332      	adds	r3, #50	; 0x32
 8002034:	4a07      	ldr	r2, [pc, #28]	; (8002054 <UART_SetConfig+0x118>)
 8002036:	fba2 2303 	umull	r2, r3, r2, r3
 800203a:	095b      	lsrs	r3, r3, #5
 800203c:	f003 020f 	and.w	r2, r3, #15
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	440a      	add	r2, r1
 8002046:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002048:	bf00      	nop
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40013800 	.word	0x40013800
 8002054:	51eb851f 	.word	0x51eb851f

08002058 <__errno>:
 8002058:	4b01      	ldr	r3, [pc, #4]	; (8002060 <__errno+0x8>)
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	2000000c 	.word	0x2000000c

08002064 <__libc_init_array>:
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	2600      	movs	r6, #0
 8002068:	4d0c      	ldr	r5, [pc, #48]	; (800209c <__libc_init_array+0x38>)
 800206a:	4c0d      	ldr	r4, [pc, #52]	; (80020a0 <__libc_init_array+0x3c>)
 800206c:	1b64      	subs	r4, r4, r5
 800206e:	10a4      	asrs	r4, r4, #2
 8002070:	42a6      	cmp	r6, r4
 8002072:	d109      	bne.n	8002088 <__libc_init_array+0x24>
 8002074:	f001 f87e 	bl	8003174 <_init>
 8002078:	2600      	movs	r6, #0
 800207a:	4d0a      	ldr	r5, [pc, #40]	; (80020a4 <__libc_init_array+0x40>)
 800207c:	4c0a      	ldr	r4, [pc, #40]	; (80020a8 <__libc_init_array+0x44>)
 800207e:	1b64      	subs	r4, r4, r5
 8002080:	10a4      	asrs	r4, r4, #2
 8002082:	42a6      	cmp	r6, r4
 8002084:	d105      	bne.n	8002092 <__libc_init_array+0x2e>
 8002086:	bd70      	pop	{r4, r5, r6, pc}
 8002088:	f855 3b04 	ldr.w	r3, [r5], #4
 800208c:	4798      	blx	r3
 800208e:	3601      	adds	r6, #1
 8002090:	e7ee      	b.n	8002070 <__libc_init_array+0xc>
 8002092:	f855 3b04 	ldr.w	r3, [r5], #4
 8002096:	4798      	blx	r3
 8002098:	3601      	adds	r6, #1
 800209a:	e7f2      	b.n	8002082 <__libc_init_array+0x1e>
 800209c:	08003318 	.word	0x08003318
 80020a0:	08003318 	.word	0x08003318
 80020a4:	08003318 	.word	0x08003318
 80020a8:	0800331c 	.word	0x0800331c

080020ac <memset>:
 80020ac:	4603      	mov	r3, r0
 80020ae:	4402      	add	r2, r0
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d100      	bne.n	80020b6 <memset+0xa>
 80020b4:	4770      	bx	lr
 80020b6:	f803 1b01 	strb.w	r1, [r3], #1
 80020ba:	e7f9      	b.n	80020b0 <memset+0x4>

080020bc <strtok>:
 80020bc:	4b16      	ldr	r3, [pc, #88]	; (8002118 <strtok+0x5c>)
 80020be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020c2:	681f      	ldr	r7, [r3, #0]
 80020c4:	4605      	mov	r5, r0
 80020c6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80020c8:	460e      	mov	r6, r1
 80020ca:	b9ec      	cbnz	r4, 8002108 <strtok+0x4c>
 80020cc:	2050      	movs	r0, #80	; 0x50
 80020ce:	f000 f881 	bl	80021d4 <malloc>
 80020d2:	4602      	mov	r2, r0
 80020d4:	65b8      	str	r0, [r7, #88]	; 0x58
 80020d6:	b920      	cbnz	r0, 80020e2 <strtok+0x26>
 80020d8:	2157      	movs	r1, #87	; 0x57
 80020da:	4b10      	ldr	r3, [pc, #64]	; (800211c <strtok+0x60>)
 80020dc:	4810      	ldr	r0, [pc, #64]	; (8002120 <strtok+0x64>)
 80020de:	f000 f849 	bl	8002174 <__assert_func>
 80020e2:	e9c0 4400 	strd	r4, r4, [r0]
 80020e6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80020ea:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80020ee:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80020f2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80020f6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80020fa:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80020fe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8002102:	6184      	str	r4, [r0, #24]
 8002104:	7704      	strb	r4, [r0, #28]
 8002106:	6244      	str	r4, [r0, #36]	; 0x24
 8002108:	4631      	mov	r1, r6
 800210a:	4628      	mov	r0, r5
 800210c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800210e:	2301      	movs	r3, #1
 8002110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002114:	f000 b806 	b.w	8002124 <__strtok_r>
 8002118:	2000000c 	.word	0x2000000c
 800211c:	080031d4 	.word	0x080031d4
 8002120:	080031eb 	.word	0x080031eb

08002124 <__strtok_r>:
 8002124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002126:	b908      	cbnz	r0, 800212c <__strtok_r+0x8>
 8002128:	6810      	ldr	r0, [r2, #0]
 800212a:	b188      	cbz	r0, 8002150 <__strtok_r+0x2c>
 800212c:	4604      	mov	r4, r0
 800212e:	460f      	mov	r7, r1
 8002130:	4620      	mov	r0, r4
 8002132:	f814 5b01 	ldrb.w	r5, [r4], #1
 8002136:	f817 6b01 	ldrb.w	r6, [r7], #1
 800213a:	b91e      	cbnz	r6, 8002144 <__strtok_r+0x20>
 800213c:	b965      	cbnz	r5, 8002158 <__strtok_r+0x34>
 800213e:	4628      	mov	r0, r5
 8002140:	6015      	str	r5, [r2, #0]
 8002142:	e005      	b.n	8002150 <__strtok_r+0x2c>
 8002144:	42b5      	cmp	r5, r6
 8002146:	d1f6      	bne.n	8002136 <__strtok_r+0x12>
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f0      	bne.n	800212e <__strtok_r+0xa>
 800214c:	6014      	str	r4, [r2, #0]
 800214e:	7003      	strb	r3, [r0, #0]
 8002150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002152:	461c      	mov	r4, r3
 8002154:	e00c      	b.n	8002170 <__strtok_r+0x4c>
 8002156:	b915      	cbnz	r5, 800215e <__strtok_r+0x3a>
 8002158:	460e      	mov	r6, r1
 800215a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800215e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002162:	42ab      	cmp	r3, r5
 8002164:	d1f7      	bne.n	8002156 <__strtok_r+0x32>
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0f3      	beq.n	8002152 <__strtok_r+0x2e>
 800216a:	2300      	movs	r3, #0
 800216c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002170:	6014      	str	r4, [r2, #0]
 8002172:	e7ed      	b.n	8002150 <__strtok_r+0x2c>

08002174 <__assert_func>:
 8002174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002176:	4614      	mov	r4, r2
 8002178:	461a      	mov	r2, r3
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <__assert_func+0x2c>)
 800217c:	4605      	mov	r5, r0
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68d8      	ldr	r0, [r3, #12]
 8002182:	b14c      	cbz	r4, 8002198 <__assert_func+0x24>
 8002184:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <__assert_func+0x30>)
 8002186:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800218a:	9100      	str	r1, [sp, #0]
 800218c:	462b      	mov	r3, r5
 800218e:	4906      	ldr	r1, [pc, #24]	; (80021a8 <__assert_func+0x34>)
 8002190:	f000 f80e 	bl	80021b0 <fiprintf>
 8002194:	f000 fcc0 	bl	8002b18 <abort>
 8002198:	4b04      	ldr	r3, [pc, #16]	; (80021ac <__assert_func+0x38>)
 800219a:	461c      	mov	r4, r3
 800219c:	e7f3      	b.n	8002186 <__assert_func+0x12>
 800219e:	bf00      	nop
 80021a0:	2000000c 	.word	0x2000000c
 80021a4:	08003248 	.word	0x08003248
 80021a8:	08003255 	.word	0x08003255
 80021ac:	08003283 	.word	0x08003283

080021b0 <fiprintf>:
 80021b0:	b40e      	push	{r1, r2, r3}
 80021b2:	b503      	push	{r0, r1, lr}
 80021b4:	4601      	mov	r1, r0
 80021b6:	ab03      	add	r3, sp, #12
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <fiprintf+0x20>)
 80021ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80021be:	6800      	ldr	r0, [r0, #0]
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	f000 f913 	bl	80023ec <_vfiprintf_r>
 80021c6:	b002      	add	sp, #8
 80021c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80021cc:	b003      	add	sp, #12
 80021ce:	4770      	bx	lr
 80021d0:	2000000c 	.word	0x2000000c

080021d4 <malloc>:
 80021d4:	4b02      	ldr	r3, [pc, #8]	; (80021e0 <malloc+0xc>)
 80021d6:	4601      	mov	r1, r0
 80021d8:	6818      	ldr	r0, [r3, #0]
 80021da:	f000 b86b 	b.w	80022b4 <_malloc_r>
 80021de:	bf00      	nop
 80021e0:	2000000c 	.word	0x2000000c

080021e4 <_free_r>:
 80021e4:	b538      	push	{r3, r4, r5, lr}
 80021e6:	4605      	mov	r5, r0
 80021e8:	2900      	cmp	r1, #0
 80021ea:	d040      	beq.n	800226e <_free_r+0x8a>
 80021ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021f0:	1f0c      	subs	r4, r1, #4
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	bfb8      	it	lt
 80021f6:	18e4      	addlt	r4, r4, r3
 80021f8:	f000 fec0 	bl	8002f7c <__malloc_lock>
 80021fc:	4a1c      	ldr	r2, [pc, #112]	; (8002270 <_free_r+0x8c>)
 80021fe:	6813      	ldr	r3, [r2, #0]
 8002200:	b933      	cbnz	r3, 8002210 <_free_r+0x2c>
 8002202:	6063      	str	r3, [r4, #4]
 8002204:	6014      	str	r4, [r2, #0]
 8002206:	4628      	mov	r0, r5
 8002208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800220c:	f000 bebc 	b.w	8002f88 <__malloc_unlock>
 8002210:	42a3      	cmp	r3, r4
 8002212:	d908      	bls.n	8002226 <_free_r+0x42>
 8002214:	6820      	ldr	r0, [r4, #0]
 8002216:	1821      	adds	r1, r4, r0
 8002218:	428b      	cmp	r3, r1
 800221a:	bf01      	itttt	eq
 800221c:	6819      	ldreq	r1, [r3, #0]
 800221e:	685b      	ldreq	r3, [r3, #4]
 8002220:	1809      	addeq	r1, r1, r0
 8002222:	6021      	streq	r1, [r4, #0]
 8002224:	e7ed      	b.n	8002202 <_free_r+0x1e>
 8002226:	461a      	mov	r2, r3
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	b10b      	cbz	r3, 8002230 <_free_r+0x4c>
 800222c:	42a3      	cmp	r3, r4
 800222e:	d9fa      	bls.n	8002226 <_free_r+0x42>
 8002230:	6811      	ldr	r1, [r2, #0]
 8002232:	1850      	adds	r0, r2, r1
 8002234:	42a0      	cmp	r0, r4
 8002236:	d10b      	bne.n	8002250 <_free_r+0x6c>
 8002238:	6820      	ldr	r0, [r4, #0]
 800223a:	4401      	add	r1, r0
 800223c:	1850      	adds	r0, r2, r1
 800223e:	4283      	cmp	r3, r0
 8002240:	6011      	str	r1, [r2, #0]
 8002242:	d1e0      	bne.n	8002206 <_free_r+0x22>
 8002244:	6818      	ldr	r0, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4401      	add	r1, r0
 800224a:	6011      	str	r1, [r2, #0]
 800224c:	6053      	str	r3, [r2, #4]
 800224e:	e7da      	b.n	8002206 <_free_r+0x22>
 8002250:	d902      	bls.n	8002258 <_free_r+0x74>
 8002252:	230c      	movs	r3, #12
 8002254:	602b      	str	r3, [r5, #0]
 8002256:	e7d6      	b.n	8002206 <_free_r+0x22>
 8002258:	6820      	ldr	r0, [r4, #0]
 800225a:	1821      	adds	r1, r4, r0
 800225c:	428b      	cmp	r3, r1
 800225e:	bf01      	itttt	eq
 8002260:	6819      	ldreq	r1, [r3, #0]
 8002262:	685b      	ldreq	r3, [r3, #4]
 8002264:	1809      	addeq	r1, r1, r0
 8002266:	6021      	streq	r1, [r4, #0]
 8002268:	6063      	str	r3, [r4, #4]
 800226a:	6054      	str	r4, [r2, #4]
 800226c:	e7cb      	b.n	8002206 <_free_r+0x22>
 800226e:	bd38      	pop	{r3, r4, r5, pc}
 8002270:	20000144 	.word	0x20000144

08002274 <sbrk_aligned>:
 8002274:	b570      	push	{r4, r5, r6, lr}
 8002276:	4e0e      	ldr	r6, [pc, #56]	; (80022b0 <sbrk_aligned+0x3c>)
 8002278:	460c      	mov	r4, r1
 800227a:	6831      	ldr	r1, [r6, #0]
 800227c:	4605      	mov	r5, r0
 800227e:	b911      	cbnz	r1, 8002286 <sbrk_aligned+0x12>
 8002280:	f000 fb7a 	bl	8002978 <_sbrk_r>
 8002284:	6030      	str	r0, [r6, #0]
 8002286:	4621      	mov	r1, r4
 8002288:	4628      	mov	r0, r5
 800228a:	f000 fb75 	bl	8002978 <_sbrk_r>
 800228e:	1c43      	adds	r3, r0, #1
 8002290:	d00a      	beq.n	80022a8 <sbrk_aligned+0x34>
 8002292:	1cc4      	adds	r4, r0, #3
 8002294:	f024 0403 	bic.w	r4, r4, #3
 8002298:	42a0      	cmp	r0, r4
 800229a:	d007      	beq.n	80022ac <sbrk_aligned+0x38>
 800229c:	1a21      	subs	r1, r4, r0
 800229e:	4628      	mov	r0, r5
 80022a0:	f000 fb6a 	bl	8002978 <_sbrk_r>
 80022a4:	3001      	adds	r0, #1
 80022a6:	d101      	bne.n	80022ac <sbrk_aligned+0x38>
 80022a8:	f04f 34ff 	mov.w	r4, #4294967295
 80022ac:	4620      	mov	r0, r4
 80022ae:	bd70      	pop	{r4, r5, r6, pc}
 80022b0:	20000148 	.word	0x20000148

080022b4 <_malloc_r>:
 80022b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022b8:	1ccd      	adds	r5, r1, #3
 80022ba:	f025 0503 	bic.w	r5, r5, #3
 80022be:	3508      	adds	r5, #8
 80022c0:	2d0c      	cmp	r5, #12
 80022c2:	bf38      	it	cc
 80022c4:	250c      	movcc	r5, #12
 80022c6:	2d00      	cmp	r5, #0
 80022c8:	4607      	mov	r7, r0
 80022ca:	db01      	blt.n	80022d0 <_malloc_r+0x1c>
 80022cc:	42a9      	cmp	r1, r5
 80022ce:	d905      	bls.n	80022dc <_malloc_r+0x28>
 80022d0:	230c      	movs	r3, #12
 80022d2:	2600      	movs	r6, #0
 80022d4:	603b      	str	r3, [r7, #0]
 80022d6:	4630      	mov	r0, r6
 80022d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022dc:	4e2e      	ldr	r6, [pc, #184]	; (8002398 <_malloc_r+0xe4>)
 80022de:	f000 fe4d 	bl	8002f7c <__malloc_lock>
 80022e2:	6833      	ldr	r3, [r6, #0]
 80022e4:	461c      	mov	r4, r3
 80022e6:	bb34      	cbnz	r4, 8002336 <_malloc_r+0x82>
 80022e8:	4629      	mov	r1, r5
 80022ea:	4638      	mov	r0, r7
 80022ec:	f7ff ffc2 	bl	8002274 <sbrk_aligned>
 80022f0:	1c43      	adds	r3, r0, #1
 80022f2:	4604      	mov	r4, r0
 80022f4:	d14d      	bne.n	8002392 <_malloc_r+0xde>
 80022f6:	6834      	ldr	r4, [r6, #0]
 80022f8:	4626      	mov	r6, r4
 80022fa:	2e00      	cmp	r6, #0
 80022fc:	d140      	bne.n	8002380 <_malloc_r+0xcc>
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	4631      	mov	r1, r6
 8002302:	4638      	mov	r0, r7
 8002304:	eb04 0803 	add.w	r8, r4, r3
 8002308:	f000 fb36 	bl	8002978 <_sbrk_r>
 800230c:	4580      	cmp	r8, r0
 800230e:	d13a      	bne.n	8002386 <_malloc_r+0xd2>
 8002310:	6821      	ldr	r1, [r4, #0]
 8002312:	3503      	adds	r5, #3
 8002314:	1a6d      	subs	r5, r5, r1
 8002316:	f025 0503 	bic.w	r5, r5, #3
 800231a:	3508      	adds	r5, #8
 800231c:	2d0c      	cmp	r5, #12
 800231e:	bf38      	it	cc
 8002320:	250c      	movcc	r5, #12
 8002322:	4638      	mov	r0, r7
 8002324:	4629      	mov	r1, r5
 8002326:	f7ff ffa5 	bl	8002274 <sbrk_aligned>
 800232a:	3001      	adds	r0, #1
 800232c:	d02b      	beq.n	8002386 <_malloc_r+0xd2>
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	442b      	add	r3, r5
 8002332:	6023      	str	r3, [r4, #0]
 8002334:	e00e      	b.n	8002354 <_malloc_r+0xa0>
 8002336:	6822      	ldr	r2, [r4, #0]
 8002338:	1b52      	subs	r2, r2, r5
 800233a:	d41e      	bmi.n	800237a <_malloc_r+0xc6>
 800233c:	2a0b      	cmp	r2, #11
 800233e:	d916      	bls.n	800236e <_malloc_r+0xba>
 8002340:	1961      	adds	r1, r4, r5
 8002342:	42a3      	cmp	r3, r4
 8002344:	6025      	str	r5, [r4, #0]
 8002346:	bf18      	it	ne
 8002348:	6059      	strne	r1, [r3, #4]
 800234a:	6863      	ldr	r3, [r4, #4]
 800234c:	bf08      	it	eq
 800234e:	6031      	streq	r1, [r6, #0]
 8002350:	5162      	str	r2, [r4, r5]
 8002352:	604b      	str	r3, [r1, #4]
 8002354:	4638      	mov	r0, r7
 8002356:	f104 060b 	add.w	r6, r4, #11
 800235a:	f000 fe15 	bl	8002f88 <__malloc_unlock>
 800235e:	f026 0607 	bic.w	r6, r6, #7
 8002362:	1d23      	adds	r3, r4, #4
 8002364:	1af2      	subs	r2, r6, r3
 8002366:	d0b6      	beq.n	80022d6 <_malloc_r+0x22>
 8002368:	1b9b      	subs	r3, r3, r6
 800236a:	50a3      	str	r3, [r4, r2]
 800236c:	e7b3      	b.n	80022d6 <_malloc_r+0x22>
 800236e:	6862      	ldr	r2, [r4, #4]
 8002370:	42a3      	cmp	r3, r4
 8002372:	bf0c      	ite	eq
 8002374:	6032      	streq	r2, [r6, #0]
 8002376:	605a      	strne	r2, [r3, #4]
 8002378:	e7ec      	b.n	8002354 <_malloc_r+0xa0>
 800237a:	4623      	mov	r3, r4
 800237c:	6864      	ldr	r4, [r4, #4]
 800237e:	e7b2      	b.n	80022e6 <_malloc_r+0x32>
 8002380:	4634      	mov	r4, r6
 8002382:	6876      	ldr	r6, [r6, #4]
 8002384:	e7b9      	b.n	80022fa <_malloc_r+0x46>
 8002386:	230c      	movs	r3, #12
 8002388:	4638      	mov	r0, r7
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	f000 fdfc 	bl	8002f88 <__malloc_unlock>
 8002390:	e7a1      	b.n	80022d6 <_malloc_r+0x22>
 8002392:	6025      	str	r5, [r4, #0]
 8002394:	e7de      	b.n	8002354 <_malloc_r+0xa0>
 8002396:	bf00      	nop
 8002398:	20000144 	.word	0x20000144

0800239c <__sfputc_r>:
 800239c:	6893      	ldr	r3, [r2, #8]
 800239e:	b410      	push	{r4}
 80023a0:	3b01      	subs	r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	6093      	str	r3, [r2, #8]
 80023a6:	da07      	bge.n	80023b8 <__sfputc_r+0x1c>
 80023a8:	6994      	ldr	r4, [r2, #24]
 80023aa:	42a3      	cmp	r3, r4
 80023ac:	db01      	blt.n	80023b2 <__sfputc_r+0x16>
 80023ae:	290a      	cmp	r1, #10
 80023b0:	d102      	bne.n	80023b8 <__sfputc_r+0x1c>
 80023b2:	bc10      	pop	{r4}
 80023b4:	f000 baf0 	b.w	8002998 <__swbuf_r>
 80023b8:	6813      	ldr	r3, [r2, #0]
 80023ba:	1c58      	adds	r0, r3, #1
 80023bc:	6010      	str	r0, [r2, #0]
 80023be:	7019      	strb	r1, [r3, #0]
 80023c0:	4608      	mov	r0, r1
 80023c2:	bc10      	pop	{r4}
 80023c4:	4770      	bx	lr

080023c6 <__sfputs_r>:
 80023c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023c8:	4606      	mov	r6, r0
 80023ca:	460f      	mov	r7, r1
 80023cc:	4614      	mov	r4, r2
 80023ce:	18d5      	adds	r5, r2, r3
 80023d0:	42ac      	cmp	r4, r5
 80023d2:	d101      	bne.n	80023d8 <__sfputs_r+0x12>
 80023d4:	2000      	movs	r0, #0
 80023d6:	e007      	b.n	80023e8 <__sfputs_r+0x22>
 80023d8:	463a      	mov	r2, r7
 80023da:	4630      	mov	r0, r6
 80023dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023e0:	f7ff ffdc 	bl	800239c <__sfputc_r>
 80023e4:	1c43      	adds	r3, r0, #1
 80023e6:	d1f3      	bne.n	80023d0 <__sfputs_r+0xa>
 80023e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080023ec <_vfiprintf_r>:
 80023ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023f0:	460d      	mov	r5, r1
 80023f2:	4614      	mov	r4, r2
 80023f4:	4698      	mov	r8, r3
 80023f6:	4606      	mov	r6, r0
 80023f8:	b09d      	sub	sp, #116	; 0x74
 80023fa:	b118      	cbz	r0, 8002404 <_vfiprintf_r+0x18>
 80023fc:	6983      	ldr	r3, [r0, #24]
 80023fe:	b90b      	cbnz	r3, 8002404 <_vfiprintf_r+0x18>
 8002400:	f000 fca8 	bl	8002d54 <__sinit>
 8002404:	4b89      	ldr	r3, [pc, #548]	; (800262c <_vfiprintf_r+0x240>)
 8002406:	429d      	cmp	r5, r3
 8002408:	d11b      	bne.n	8002442 <_vfiprintf_r+0x56>
 800240a:	6875      	ldr	r5, [r6, #4]
 800240c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800240e:	07d9      	lsls	r1, r3, #31
 8002410:	d405      	bmi.n	800241e <_vfiprintf_r+0x32>
 8002412:	89ab      	ldrh	r3, [r5, #12]
 8002414:	059a      	lsls	r2, r3, #22
 8002416:	d402      	bmi.n	800241e <_vfiprintf_r+0x32>
 8002418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800241a:	f000 fd39 	bl	8002e90 <__retarget_lock_acquire_recursive>
 800241e:	89ab      	ldrh	r3, [r5, #12]
 8002420:	071b      	lsls	r3, r3, #28
 8002422:	d501      	bpl.n	8002428 <_vfiprintf_r+0x3c>
 8002424:	692b      	ldr	r3, [r5, #16]
 8002426:	b9eb      	cbnz	r3, 8002464 <_vfiprintf_r+0x78>
 8002428:	4629      	mov	r1, r5
 800242a:	4630      	mov	r0, r6
 800242c:	f000 fb06 	bl	8002a3c <__swsetup_r>
 8002430:	b1c0      	cbz	r0, 8002464 <_vfiprintf_r+0x78>
 8002432:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002434:	07dc      	lsls	r4, r3, #31
 8002436:	d50e      	bpl.n	8002456 <_vfiprintf_r+0x6a>
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	b01d      	add	sp, #116	; 0x74
 800243e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002442:	4b7b      	ldr	r3, [pc, #492]	; (8002630 <_vfiprintf_r+0x244>)
 8002444:	429d      	cmp	r5, r3
 8002446:	d101      	bne.n	800244c <_vfiprintf_r+0x60>
 8002448:	68b5      	ldr	r5, [r6, #8]
 800244a:	e7df      	b.n	800240c <_vfiprintf_r+0x20>
 800244c:	4b79      	ldr	r3, [pc, #484]	; (8002634 <_vfiprintf_r+0x248>)
 800244e:	429d      	cmp	r5, r3
 8002450:	bf08      	it	eq
 8002452:	68f5      	ldreq	r5, [r6, #12]
 8002454:	e7da      	b.n	800240c <_vfiprintf_r+0x20>
 8002456:	89ab      	ldrh	r3, [r5, #12]
 8002458:	0598      	lsls	r0, r3, #22
 800245a:	d4ed      	bmi.n	8002438 <_vfiprintf_r+0x4c>
 800245c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800245e:	f000 fd18 	bl	8002e92 <__retarget_lock_release_recursive>
 8002462:	e7e9      	b.n	8002438 <_vfiprintf_r+0x4c>
 8002464:	2300      	movs	r3, #0
 8002466:	9309      	str	r3, [sp, #36]	; 0x24
 8002468:	2320      	movs	r3, #32
 800246a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800246e:	2330      	movs	r3, #48	; 0x30
 8002470:	f04f 0901 	mov.w	r9, #1
 8002474:	f8cd 800c 	str.w	r8, [sp, #12]
 8002478:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002638 <_vfiprintf_r+0x24c>
 800247c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002480:	4623      	mov	r3, r4
 8002482:	469a      	mov	sl, r3
 8002484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002488:	b10a      	cbz	r2, 800248e <_vfiprintf_r+0xa2>
 800248a:	2a25      	cmp	r2, #37	; 0x25
 800248c:	d1f9      	bne.n	8002482 <_vfiprintf_r+0x96>
 800248e:	ebba 0b04 	subs.w	fp, sl, r4
 8002492:	d00b      	beq.n	80024ac <_vfiprintf_r+0xc0>
 8002494:	465b      	mov	r3, fp
 8002496:	4622      	mov	r2, r4
 8002498:	4629      	mov	r1, r5
 800249a:	4630      	mov	r0, r6
 800249c:	f7ff ff93 	bl	80023c6 <__sfputs_r>
 80024a0:	3001      	adds	r0, #1
 80024a2:	f000 80aa 	beq.w	80025fa <_vfiprintf_r+0x20e>
 80024a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80024a8:	445a      	add	r2, fp
 80024aa:	9209      	str	r2, [sp, #36]	; 0x24
 80024ac:	f89a 3000 	ldrb.w	r3, [sl]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80a2 	beq.w	80025fa <_vfiprintf_r+0x20e>
 80024b6:	2300      	movs	r3, #0
 80024b8:	f04f 32ff 	mov.w	r2, #4294967295
 80024bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024c0:	f10a 0a01 	add.w	sl, sl, #1
 80024c4:	9304      	str	r3, [sp, #16]
 80024c6:	9307      	str	r3, [sp, #28]
 80024c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80024cc:	931a      	str	r3, [sp, #104]	; 0x68
 80024ce:	4654      	mov	r4, sl
 80024d0:	2205      	movs	r2, #5
 80024d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024d6:	4858      	ldr	r0, [pc, #352]	; (8002638 <_vfiprintf_r+0x24c>)
 80024d8:	f000 fd42 	bl	8002f60 <memchr>
 80024dc:	9a04      	ldr	r2, [sp, #16]
 80024de:	b9d8      	cbnz	r0, 8002518 <_vfiprintf_r+0x12c>
 80024e0:	06d1      	lsls	r1, r2, #27
 80024e2:	bf44      	itt	mi
 80024e4:	2320      	movmi	r3, #32
 80024e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80024ea:	0713      	lsls	r3, r2, #28
 80024ec:	bf44      	itt	mi
 80024ee:	232b      	movmi	r3, #43	; 0x2b
 80024f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80024f4:	f89a 3000 	ldrb.w	r3, [sl]
 80024f8:	2b2a      	cmp	r3, #42	; 0x2a
 80024fa:	d015      	beq.n	8002528 <_vfiprintf_r+0x13c>
 80024fc:	4654      	mov	r4, sl
 80024fe:	2000      	movs	r0, #0
 8002500:	f04f 0c0a 	mov.w	ip, #10
 8002504:	9a07      	ldr	r2, [sp, #28]
 8002506:	4621      	mov	r1, r4
 8002508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800250c:	3b30      	subs	r3, #48	; 0x30
 800250e:	2b09      	cmp	r3, #9
 8002510:	d94e      	bls.n	80025b0 <_vfiprintf_r+0x1c4>
 8002512:	b1b0      	cbz	r0, 8002542 <_vfiprintf_r+0x156>
 8002514:	9207      	str	r2, [sp, #28]
 8002516:	e014      	b.n	8002542 <_vfiprintf_r+0x156>
 8002518:	eba0 0308 	sub.w	r3, r0, r8
 800251c:	fa09 f303 	lsl.w	r3, r9, r3
 8002520:	4313      	orrs	r3, r2
 8002522:	46a2      	mov	sl, r4
 8002524:	9304      	str	r3, [sp, #16]
 8002526:	e7d2      	b.n	80024ce <_vfiprintf_r+0xe2>
 8002528:	9b03      	ldr	r3, [sp, #12]
 800252a:	1d19      	adds	r1, r3, #4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	9103      	str	r1, [sp, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	bfbb      	ittet	lt
 8002534:	425b      	neglt	r3, r3
 8002536:	f042 0202 	orrlt.w	r2, r2, #2
 800253a:	9307      	strge	r3, [sp, #28]
 800253c:	9307      	strlt	r3, [sp, #28]
 800253e:	bfb8      	it	lt
 8002540:	9204      	strlt	r2, [sp, #16]
 8002542:	7823      	ldrb	r3, [r4, #0]
 8002544:	2b2e      	cmp	r3, #46	; 0x2e
 8002546:	d10c      	bne.n	8002562 <_vfiprintf_r+0x176>
 8002548:	7863      	ldrb	r3, [r4, #1]
 800254a:	2b2a      	cmp	r3, #42	; 0x2a
 800254c:	d135      	bne.n	80025ba <_vfiprintf_r+0x1ce>
 800254e:	9b03      	ldr	r3, [sp, #12]
 8002550:	3402      	adds	r4, #2
 8002552:	1d1a      	adds	r2, r3, #4
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	9203      	str	r2, [sp, #12]
 8002558:	2b00      	cmp	r3, #0
 800255a:	bfb8      	it	lt
 800255c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002560:	9305      	str	r3, [sp, #20]
 8002562:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800263c <_vfiprintf_r+0x250>
 8002566:	2203      	movs	r2, #3
 8002568:	4650      	mov	r0, sl
 800256a:	7821      	ldrb	r1, [r4, #0]
 800256c:	f000 fcf8 	bl	8002f60 <memchr>
 8002570:	b140      	cbz	r0, 8002584 <_vfiprintf_r+0x198>
 8002572:	2340      	movs	r3, #64	; 0x40
 8002574:	eba0 000a 	sub.w	r0, r0, sl
 8002578:	fa03 f000 	lsl.w	r0, r3, r0
 800257c:	9b04      	ldr	r3, [sp, #16]
 800257e:	3401      	adds	r4, #1
 8002580:	4303      	orrs	r3, r0
 8002582:	9304      	str	r3, [sp, #16]
 8002584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002588:	2206      	movs	r2, #6
 800258a:	482d      	ldr	r0, [pc, #180]	; (8002640 <_vfiprintf_r+0x254>)
 800258c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002590:	f000 fce6 	bl	8002f60 <memchr>
 8002594:	2800      	cmp	r0, #0
 8002596:	d03f      	beq.n	8002618 <_vfiprintf_r+0x22c>
 8002598:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <_vfiprintf_r+0x258>)
 800259a:	bb1b      	cbnz	r3, 80025e4 <_vfiprintf_r+0x1f8>
 800259c:	9b03      	ldr	r3, [sp, #12]
 800259e:	3307      	adds	r3, #7
 80025a0:	f023 0307 	bic.w	r3, r3, #7
 80025a4:	3308      	adds	r3, #8
 80025a6:	9303      	str	r3, [sp, #12]
 80025a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025aa:	443b      	add	r3, r7
 80025ac:	9309      	str	r3, [sp, #36]	; 0x24
 80025ae:	e767      	b.n	8002480 <_vfiprintf_r+0x94>
 80025b0:	460c      	mov	r4, r1
 80025b2:	2001      	movs	r0, #1
 80025b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80025b8:	e7a5      	b.n	8002506 <_vfiprintf_r+0x11a>
 80025ba:	2300      	movs	r3, #0
 80025bc:	f04f 0c0a 	mov.w	ip, #10
 80025c0:	4619      	mov	r1, r3
 80025c2:	3401      	adds	r4, #1
 80025c4:	9305      	str	r3, [sp, #20]
 80025c6:	4620      	mov	r0, r4
 80025c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025cc:	3a30      	subs	r2, #48	; 0x30
 80025ce:	2a09      	cmp	r2, #9
 80025d0:	d903      	bls.n	80025da <_vfiprintf_r+0x1ee>
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0c5      	beq.n	8002562 <_vfiprintf_r+0x176>
 80025d6:	9105      	str	r1, [sp, #20]
 80025d8:	e7c3      	b.n	8002562 <_vfiprintf_r+0x176>
 80025da:	4604      	mov	r4, r0
 80025dc:	2301      	movs	r3, #1
 80025de:	fb0c 2101 	mla	r1, ip, r1, r2
 80025e2:	e7f0      	b.n	80025c6 <_vfiprintf_r+0x1da>
 80025e4:	ab03      	add	r3, sp, #12
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	462a      	mov	r2, r5
 80025ea:	4630      	mov	r0, r6
 80025ec:	4b16      	ldr	r3, [pc, #88]	; (8002648 <_vfiprintf_r+0x25c>)
 80025ee:	a904      	add	r1, sp, #16
 80025f0:	f3af 8000 	nop.w
 80025f4:	4607      	mov	r7, r0
 80025f6:	1c78      	adds	r0, r7, #1
 80025f8:	d1d6      	bne.n	80025a8 <_vfiprintf_r+0x1bc>
 80025fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025fc:	07d9      	lsls	r1, r3, #31
 80025fe:	d405      	bmi.n	800260c <_vfiprintf_r+0x220>
 8002600:	89ab      	ldrh	r3, [r5, #12]
 8002602:	059a      	lsls	r2, r3, #22
 8002604:	d402      	bmi.n	800260c <_vfiprintf_r+0x220>
 8002606:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002608:	f000 fc43 	bl	8002e92 <__retarget_lock_release_recursive>
 800260c:	89ab      	ldrh	r3, [r5, #12]
 800260e:	065b      	lsls	r3, r3, #25
 8002610:	f53f af12 	bmi.w	8002438 <_vfiprintf_r+0x4c>
 8002614:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002616:	e711      	b.n	800243c <_vfiprintf_r+0x50>
 8002618:	ab03      	add	r3, sp, #12
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	462a      	mov	r2, r5
 800261e:	4630      	mov	r0, r6
 8002620:	4b09      	ldr	r3, [pc, #36]	; (8002648 <_vfiprintf_r+0x25c>)
 8002622:	a904      	add	r1, sp, #16
 8002624:	f000 f882 	bl	800272c <_printf_i>
 8002628:	e7e4      	b.n	80025f4 <_vfiprintf_r+0x208>
 800262a:	bf00      	nop
 800262c:	080032d8 	.word	0x080032d8
 8002630:	080032f8 	.word	0x080032f8
 8002634:	080032b8 	.word	0x080032b8
 8002638:	08003284 	.word	0x08003284
 800263c:	0800328a 	.word	0x0800328a
 8002640:	0800328e 	.word	0x0800328e
 8002644:	00000000 	.word	0x00000000
 8002648:	080023c7 	.word	0x080023c7

0800264c <_printf_common>:
 800264c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002650:	4616      	mov	r6, r2
 8002652:	4699      	mov	r9, r3
 8002654:	688a      	ldr	r2, [r1, #8]
 8002656:	690b      	ldr	r3, [r1, #16]
 8002658:	4607      	mov	r7, r0
 800265a:	4293      	cmp	r3, r2
 800265c:	bfb8      	it	lt
 800265e:	4613      	movlt	r3, r2
 8002660:	6033      	str	r3, [r6, #0]
 8002662:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002666:	460c      	mov	r4, r1
 8002668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800266c:	b10a      	cbz	r2, 8002672 <_printf_common+0x26>
 800266e:	3301      	adds	r3, #1
 8002670:	6033      	str	r3, [r6, #0]
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	0699      	lsls	r1, r3, #26
 8002676:	bf42      	ittt	mi
 8002678:	6833      	ldrmi	r3, [r6, #0]
 800267a:	3302      	addmi	r3, #2
 800267c:	6033      	strmi	r3, [r6, #0]
 800267e:	6825      	ldr	r5, [r4, #0]
 8002680:	f015 0506 	ands.w	r5, r5, #6
 8002684:	d106      	bne.n	8002694 <_printf_common+0x48>
 8002686:	f104 0a19 	add.w	sl, r4, #25
 800268a:	68e3      	ldr	r3, [r4, #12]
 800268c:	6832      	ldr	r2, [r6, #0]
 800268e:	1a9b      	subs	r3, r3, r2
 8002690:	42ab      	cmp	r3, r5
 8002692:	dc28      	bgt.n	80026e6 <_printf_common+0x9a>
 8002694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002698:	1e13      	subs	r3, r2, #0
 800269a:	6822      	ldr	r2, [r4, #0]
 800269c:	bf18      	it	ne
 800269e:	2301      	movne	r3, #1
 80026a0:	0692      	lsls	r2, r2, #26
 80026a2:	d42d      	bmi.n	8002700 <_printf_common+0xb4>
 80026a4:	4649      	mov	r1, r9
 80026a6:	4638      	mov	r0, r7
 80026a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026ac:	47c0      	blx	r8
 80026ae:	3001      	adds	r0, #1
 80026b0:	d020      	beq.n	80026f4 <_printf_common+0xa8>
 80026b2:	6823      	ldr	r3, [r4, #0]
 80026b4:	68e5      	ldr	r5, [r4, #12]
 80026b6:	f003 0306 	and.w	r3, r3, #6
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	bf18      	it	ne
 80026be:	2500      	movne	r5, #0
 80026c0:	6832      	ldr	r2, [r6, #0]
 80026c2:	f04f 0600 	mov.w	r6, #0
 80026c6:	68a3      	ldr	r3, [r4, #8]
 80026c8:	bf08      	it	eq
 80026ca:	1aad      	subeq	r5, r5, r2
 80026cc:	6922      	ldr	r2, [r4, #16]
 80026ce:	bf08      	it	eq
 80026d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026d4:	4293      	cmp	r3, r2
 80026d6:	bfc4      	itt	gt
 80026d8:	1a9b      	subgt	r3, r3, r2
 80026da:	18ed      	addgt	r5, r5, r3
 80026dc:	341a      	adds	r4, #26
 80026de:	42b5      	cmp	r5, r6
 80026e0:	d11a      	bne.n	8002718 <_printf_common+0xcc>
 80026e2:	2000      	movs	r0, #0
 80026e4:	e008      	b.n	80026f8 <_printf_common+0xac>
 80026e6:	2301      	movs	r3, #1
 80026e8:	4652      	mov	r2, sl
 80026ea:	4649      	mov	r1, r9
 80026ec:	4638      	mov	r0, r7
 80026ee:	47c0      	blx	r8
 80026f0:	3001      	adds	r0, #1
 80026f2:	d103      	bne.n	80026fc <_printf_common+0xb0>
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295
 80026f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026fc:	3501      	adds	r5, #1
 80026fe:	e7c4      	b.n	800268a <_printf_common+0x3e>
 8002700:	2030      	movs	r0, #48	; 0x30
 8002702:	18e1      	adds	r1, r4, r3
 8002704:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002708:	1c5a      	adds	r2, r3, #1
 800270a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800270e:	4422      	add	r2, r4
 8002710:	3302      	adds	r3, #2
 8002712:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002716:	e7c5      	b.n	80026a4 <_printf_common+0x58>
 8002718:	2301      	movs	r3, #1
 800271a:	4622      	mov	r2, r4
 800271c:	4649      	mov	r1, r9
 800271e:	4638      	mov	r0, r7
 8002720:	47c0      	blx	r8
 8002722:	3001      	adds	r0, #1
 8002724:	d0e6      	beq.n	80026f4 <_printf_common+0xa8>
 8002726:	3601      	adds	r6, #1
 8002728:	e7d9      	b.n	80026de <_printf_common+0x92>
	...

0800272c <_printf_i>:
 800272c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002730:	7e0f      	ldrb	r7, [r1, #24]
 8002732:	4691      	mov	r9, r2
 8002734:	2f78      	cmp	r7, #120	; 0x78
 8002736:	4680      	mov	r8, r0
 8002738:	460c      	mov	r4, r1
 800273a:	469a      	mov	sl, r3
 800273c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800273e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002742:	d807      	bhi.n	8002754 <_printf_i+0x28>
 8002744:	2f62      	cmp	r7, #98	; 0x62
 8002746:	d80a      	bhi.n	800275e <_printf_i+0x32>
 8002748:	2f00      	cmp	r7, #0
 800274a:	f000 80d9 	beq.w	8002900 <_printf_i+0x1d4>
 800274e:	2f58      	cmp	r7, #88	; 0x58
 8002750:	f000 80a4 	beq.w	800289c <_printf_i+0x170>
 8002754:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002758:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800275c:	e03a      	b.n	80027d4 <_printf_i+0xa8>
 800275e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002762:	2b15      	cmp	r3, #21
 8002764:	d8f6      	bhi.n	8002754 <_printf_i+0x28>
 8002766:	a101      	add	r1, pc, #4	; (adr r1, 800276c <_printf_i+0x40>)
 8002768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800276c:	080027c5 	.word	0x080027c5
 8002770:	080027d9 	.word	0x080027d9
 8002774:	08002755 	.word	0x08002755
 8002778:	08002755 	.word	0x08002755
 800277c:	08002755 	.word	0x08002755
 8002780:	08002755 	.word	0x08002755
 8002784:	080027d9 	.word	0x080027d9
 8002788:	08002755 	.word	0x08002755
 800278c:	08002755 	.word	0x08002755
 8002790:	08002755 	.word	0x08002755
 8002794:	08002755 	.word	0x08002755
 8002798:	080028e7 	.word	0x080028e7
 800279c:	08002809 	.word	0x08002809
 80027a0:	080028c9 	.word	0x080028c9
 80027a4:	08002755 	.word	0x08002755
 80027a8:	08002755 	.word	0x08002755
 80027ac:	08002909 	.word	0x08002909
 80027b0:	08002755 	.word	0x08002755
 80027b4:	08002809 	.word	0x08002809
 80027b8:	08002755 	.word	0x08002755
 80027bc:	08002755 	.word	0x08002755
 80027c0:	080028d1 	.word	0x080028d1
 80027c4:	682b      	ldr	r3, [r5, #0]
 80027c6:	1d1a      	adds	r2, r3, #4
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	602a      	str	r2, [r5, #0]
 80027cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0a4      	b.n	8002922 <_printf_i+0x1f6>
 80027d8:	6820      	ldr	r0, [r4, #0]
 80027da:	6829      	ldr	r1, [r5, #0]
 80027dc:	0606      	lsls	r6, r0, #24
 80027de:	f101 0304 	add.w	r3, r1, #4
 80027e2:	d50a      	bpl.n	80027fa <_printf_i+0xce>
 80027e4:	680e      	ldr	r6, [r1, #0]
 80027e6:	602b      	str	r3, [r5, #0]
 80027e8:	2e00      	cmp	r6, #0
 80027ea:	da03      	bge.n	80027f4 <_printf_i+0xc8>
 80027ec:	232d      	movs	r3, #45	; 0x2d
 80027ee:	4276      	negs	r6, r6
 80027f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027f4:	230a      	movs	r3, #10
 80027f6:	485e      	ldr	r0, [pc, #376]	; (8002970 <_printf_i+0x244>)
 80027f8:	e019      	b.n	800282e <_printf_i+0x102>
 80027fa:	680e      	ldr	r6, [r1, #0]
 80027fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002800:	602b      	str	r3, [r5, #0]
 8002802:	bf18      	it	ne
 8002804:	b236      	sxthne	r6, r6
 8002806:	e7ef      	b.n	80027e8 <_printf_i+0xbc>
 8002808:	682b      	ldr	r3, [r5, #0]
 800280a:	6820      	ldr	r0, [r4, #0]
 800280c:	1d19      	adds	r1, r3, #4
 800280e:	6029      	str	r1, [r5, #0]
 8002810:	0601      	lsls	r1, r0, #24
 8002812:	d501      	bpl.n	8002818 <_printf_i+0xec>
 8002814:	681e      	ldr	r6, [r3, #0]
 8002816:	e002      	b.n	800281e <_printf_i+0xf2>
 8002818:	0646      	lsls	r6, r0, #25
 800281a:	d5fb      	bpl.n	8002814 <_printf_i+0xe8>
 800281c:	881e      	ldrh	r6, [r3, #0]
 800281e:	2f6f      	cmp	r7, #111	; 0x6f
 8002820:	bf0c      	ite	eq
 8002822:	2308      	moveq	r3, #8
 8002824:	230a      	movne	r3, #10
 8002826:	4852      	ldr	r0, [pc, #328]	; (8002970 <_printf_i+0x244>)
 8002828:	2100      	movs	r1, #0
 800282a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800282e:	6865      	ldr	r5, [r4, #4]
 8002830:	2d00      	cmp	r5, #0
 8002832:	bfa8      	it	ge
 8002834:	6821      	ldrge	r1, [r4, #0]
 8002836:	60a5      	str	r5, [r4, #8]
 8002838:	bfa4      	itt	ge
 800283a:	f021 0104 	bicge.w	r1, r1, #4
 800283e:	6021      	strge	r1, [r4, #0]
 8002840:	b90e      	cbnz	r6, 8002846 <_printf_i+0x11a>
 8002842:	2d00      	cmp	r5, #0
 8002844:	d04d      	beq.n	80028e2 <_printf_i+0x1b6>
 8002846:	4615      	mov	r5, r2
 8002848:	fbb6 f1f3 	udiv	r1, r6, r3
 800284c:	fb03 6711 	mls	r7, r3, r1, r6
 8002850:	5dc7      	ldrb	r7, [r0, r7]
 8002852:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002856:	4637      	mov	r7, r6
 8002858:	42bb      	cmp	r3, r7
 800285a:	460e      	mov	r6, r1
 800285c:	d9f4      	bls.n	8002848 <_printf_i+0x11c>
 800285e:	2b08      	cmp	r3, #8
 8002860:	d10b      	bne.n	800287a <_printf_i+0x14e>
 8002862:	6823      	ldr	r3, [r4, #0]
 8002864:	07de      	lsls	r6, r3, #31
 8002866:	d508      	bpl.n	800287a <_printf_i+0x14e>
 8002868:	6923      	ldr	r3, [r4, #16]
 800286a:	6861      	ldr	r1, [r4, #4]
 800286c:	4299      	cmp	r1, r3
 800286e:	bfde      	ittt	le
 8002870:	2330      	movle	r3, #48	; 0x30
 8002872:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002876:	f105 35ff 	addle.w	r5, r5, #4294967295
 800287a:	1b52      	subs	r2, r2, r5
 800287c:	6122      	str	r2, [r4, #16]
 800287e:	464b      	mov	r3, r9
 8002880:	4621      	mov	r1, r4
 8002882:	4640      	mov	r0, r8
 8002884:	f8cd a000 	str.w	sl, [sp]
 8002888:	aa03      	add	r2, sp, #12
 800288a:	f7ff fedf 	bl	800264c <_printf_common>
 800288e:	3001      	adds	r0, #1
 8002890:	d14c      	bne.n	800292c <_printf_i+0x200>
 8002892:	f04f 30ff 	mov.w	r0, #4294967295
 8002896:	b004      	add	sp, #16
 8002898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800289c:	4834      	ldr	r0, [pc, #208]	; (8002970 <_printf_i+0x244>)
 800289e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80028a2:	6829      	ldr	r1, [r5, #0]
 80028a4:	6823      	ldr	r3, [r4, #0]
 80028a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80028aa:	6029      	str	r1, [r5, #0]
 80028ac:	061d      	lsls	r5, r3, #24
 80028ae:	d514      	bpl.n	80028da <_printf_i+0x1ae>
 80028b0:	07df      	lsls	r7, r3, #31
 80028b2:	bf44      	itt	mi
 80028b4:	f043 0320 	orrmi.w	r3, r3, #32
 80028b8:	6023      	strmi	r3, [r4, #0]
 80028ba:	b91e      	cbnz	r6, 80028c4 <_printf_i+0x198>
 80028bc:	6823      	ldr	r3, [r4, #0]
 80028be:	f023 0320 	bic.w	r3, r3, #32
 80028c2:	6023      	str	r3, [r4, #0]
 80028c4:	2310      	movs	r3, #16
 80028c6:	e7af      	b.n	8002828 <_printf_i+0xfc>
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	f043 0320 	orr.w	r3, r3, #32
 80028ce:	6023      	str	r3, [r4, #0]
 80028d0:	2378      	movs	r3, #120	; 0x78
 80028d2:	4828      	ldr	r0, [pc, #160]	; (8002974 <_printf_i+0x248>)
 80028d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80028d8:	e7e3      	b.n	80028a2 <_printf_i+0x176>
 80028da:	0659      	lsls	r1, r3, #25
 80028dc:	bf48      	it	mi
 80028de:	b2b6      	uxthmi	r6, r6
 80028e0:	e7e6      	b.n	80028b0 <_printf_i+0x184>
 80028e2:	4615      	mov	r5, r2
 80028e4:	e7bb      	b.n	800285e <_printf_i+0x132>
 80028e6:	682b      	ldr	r3, [r5, #0]
 80028e8:	6826      	ldr	r6, [r4, #0]
 80028ea:	1d18      	adds	r0, r3, #4
 80028ec:	6961      	ldr	r1, [r4, #20]
 80028ee:	6028      	str	r0, [r5, #0]
 80028f0:	0635      	lsls	r5, r6, #24
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	d501      	bpl.n	80028fa <_printf_i+0x1ce>
 80028f6:	6019      	str	r1, [r3, #0]
 80028f8:	e002      	b.n	8002900 <_printf_i+0x1d4>
 80028fa:	0670      	lsls	r0, r6, #25
 80028fc:	d5fb      	bpl.n	80028f6 <_printf_i+0x1ca>
 80028fe:	8019      	strh	r1, [r3, #0]
 8002900:	2300      	movs	r3, #0
 8002902:	4615      	mov	r5, r2
 8002904:	6123      	str	r3, [r4, #16]
 8002906:	e7ba      	b.n	800287e <_printf_i+0x152>
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	2100      	movs	r1, #0
 800290c:	1d1a      	adds	r2, r3, #4
 800290e:	602a      	str	r2, [r5, #0]
 8002910:	681d      	ldr	r5, [r3, #0]
 8002912:	6862      	ldr	r2, [r4, #4]
 8002914:	4628      	mov	r0, r5
 8002916:	f000 fb23 	bl	8002f60 <memchr>
 800291a:	b108      	cbz	r0, 8002920 <_printf_i+0x1f4>
 800291c:	1b40      	subs	r0, r0, r5
 800291e:	6060      	str	r0, [r4, #4]
 8002920:	6863      	ldr	r3, [r4, #4]
 8002922:	6123      	str	r3, [r4, #16]
 8002924:	2300      	movs	r3, #0
 8002926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800292a:	e7a8      	b.n	800287e <_printf_i+0x152>
 800292c:	462a      	mov	r2, r5
 800292e:	4649      	mov	r1, r9
 8002930:	4640      	mov	r0, r8
 8002932:	6923      	ldr	r3, [r4, #16]
 8002934:	47d0      	blx	sl
 8002936:	3001      	adds	r0, #1
 8002938:	d0ab      	beq.n	8002892 <_printf_i+0x166>
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	079b      	lsls	r3, r3, #30
 800293e:	d413      	bmi.n	8002968 <_printf_i+0x23c>
 8002940:	68e0      	ldr	r0, [r4, #12]
 8002942:	9b03      	ldr	r3, [sp, #12]
 8002944:	4298      	cmp	r0, r3
 8002946:	bfb8      	it	lt
 8002948:	4618      	movlt	r0, r3
 800294a:	e7a4      	b.n	8002896 <_printf_i+0x16a>
 800294c:	2301      	movs	r3, #1
 800294e:	4632      	mov	r2, r6
 8002950:	4649      	mov	r1, r9
 8002952:	4640      	mov	r0, r8
 8002954:	47d0      	blx	sl
 8002956:	3001      	adds	r0, #1
 8002958:	d09b      	beq.n	8002892 <_printf_i+0x166>
 800295a:	3501      	adds	r5, #1
 800295c:	68e3      	ldr	r3, [r4, #12]
 800295e:	9903      	ldr	r1, [sp, #12]
 8002960:	1a5b      	subs	r3, r3, r1
 8002962:	42ab      	cmp	r3, r5
 8002964:	dcf2      	bgt.n	800294c <_printf_i+0x220>
 8002966:	e7eb      	b.n	8002940 <_printf_i+0x214>
 8002968:	2500      	movs	r5, #0
 800296a:	f104 0619 	add.w	r6, r4, #25
 800296e:	e7f5      	b.n	800295c <_printf_i+0x230>
 8002970:	08003295 	.word	0x08003295
 8002974:	080032a6 	.word	0x080032a6

08002978 <_sbrk_r>:
 8002978:	b538      	push	{r3, r4, r5, lr}
 800297a:	2300      	movs	r3, #0
 800297c:	4d05      	ldr	r5, [pc, #20]	; (8002994 <_sbrk_r+0x1c>)
 800297e:	4604      	mov	r4, r0
 8002980:	4608      	mov	r0, r1
 8002982:	602b      	str	r3, [r5, #0]
 8002984:	f7fd fed4 	bl	8000730 <_sbrk>
 8002988:	1c43      	adds	r3, r0, #1
 800298a:	d102      	bne.n	8002992 <_sbrk_r+0x1a>
 800298c:	682b      	ldr	r3, [r5, #0]
 800298e:	b103      	cbz	r3, 8002992 <_sbrk_r+0x1a>
 8002990:	6023      	str	r3, [r4, #0]
 8002992:	bd38      	pop	{r3, r4, r5, pc}
 8002994:	20000150 	.word	0x20000150

08002998 <__swbuf_r>:
 8002998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299a:	460e      	mov	r6, r1
 800299c:	4614      	mov	r4, r2
 800299e:	4605      	mov	r5, r0
 80029a0:	b118      	cbz	r0, 80029aa <__swbuf_r+0x12>
 80029a2:	6983      	ldr	r3, [r0, #24]
 80029a4:	b90b      	cbnz	r3, 80029aa <__swbuf_r+0x12>
 80029a6:	f000 f9d5 	bl	8002d54 <__sinit>
 80029aa:	4b21      	ldr	r3, [pc, #132]	; (8002a30 <__swbuf_r+0x98>)
 80029ac:	429c      	cmp	r4, r3
 80029ae:	d12b      	bne.n	8002a08 <__swbuf_r+0x70>
 80029b0:	686c      	ldr	r4, [r5, #4]
 80029b2:	69a3      	ldr	r3, [r4, #24]
 80029b4:	60a3      	str	r3, [r4, #8]
 80029b6:	89a3      	ldrh	r3, [r4, #12]
 80029b8:	071a      	lsls	r2, r3, #28
 80029ba:	d52f      	bpl.n	8002a1c <__swbuf_r+0x84>
 80029bc:	6923      	ldr	r3, [r4, #16]
 80029be:	b36b      	cbz	r3, 8002a1c <__swbuf_r+0x84>
 80029c0:	6923      	ldr	r3, [r4, #16]
 80029c2:	6820      	ldr	r0, [r4, #0]
 80029c4:	b2f6      	uxtb	r6, r6
 80029c6:	1ac0      	subs	r0, r0, r3
 80029c8:	6963      	ldr	r3, [r4, #20]
 80029ca:	4637      	mov	r7, r6
 80029cc:	4283      	cmp	r3, r0
 80029ce:	dc04      	bgt.n	80029da <__swbuf_r+0x42>
 80029d0:	4621      	mov	r1, r4
 80029d2:	4628      	mov	r0, r5
 80029d4:	f000 f92a 	bl	8002c2c <_fflush_r>
 80029d8:	bb30      	cbnz	r0, 8002a28 <__swbuf_r+0x90>
 80029da:	68a3      	ldr	r3, [r4, #8]
 80029dc:	3001      	adds	r0, #1
 80029de:	3b01      	subs	r3, #1
 80029e0:	60a3      	str	r3, [r4, #8]
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	6022      	str	r2, [r4, #0]
 80029e8:	701e      	strb	r6, [r3, #0]
 80029ea:	6963      	ldr	r3, [r4, #20]
 80029ec:	4283      	cmp	r3, r0
 80029ee:	d004      	beq.n	80029fa <__swbuf_r+0x62>
 80029f0:	89a3      	ldrh	r3, [r4, #12]
 80029f2:	07db      	lsls	r3, r3, #31
 80029f4:	d506      	bpl.n	8002a04 <__swbuf_r+0x6c>
 80029f6:	2e0a      	cmp	r6, #10
 80029f8:	d104      	bne.n	8002a04 <__swbuf_r+0x6c>
 80029fa:	4621      	mov	r1, r4
 80029fc:	4628      	mov	r0, r5
 80029fe:	f000 f915 	bl	8002c2c <_fflush_r>
 8002a02:	b988      	cbnz	r0, 8002a28 <__swbuf_r+0x90>
 8002a04:	4638      	mov	r0, r7
 8002a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <__swbuf_r+0x9c>)
 8002a0a:	429c      	cmp	r4, r3
 8002a0c:	d101      	bne.n	8002a12 <__swbuf_r+0x7a>
 8002a0e:	68ac      	ldr	r4, [r5, #8]
 8002a10:	e7cf      	b.n	80029b2 <__swbuf_r+0x1a>
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <__swbuf_r+0xa0>)
 8002a14:	429c      	cmp	r4, r3
 8002a16:	bf08      	it	eq
 8002a18:	68ec      	ldreq	r4, [r5, #12]
 8002a1a:	e7ca      	b.n	80029b2 <__swbuf_r+0x1a>
 8002a1c:	4621      	mov	r1, r4
 8002a1e:	4628      	mov	r0, r5
 8002a20:	f000 f80c 	bl	8002a3c <__swsetup_r>
 8002a24:	2800      	cmp	r0, #0
 8002a26:	d0cb      	beq.n	80029c0 <__swbuf_r+0x28>
 8002a28:	f04f 37ff 	mov.w	r7, #4294967295
 8002a2c:	e7ea      	b.n	8002a04 <__swbuf_r+0x6c>
 8002a2e:	bf00      	nop
 8002a30:	080032d8 	.word	0x080032d8
 8002a34:	080032f8 	.word	0x080032f8
 8002a38:	080032b8 	.word	0x080032b8

08002a3c <__swsetup_r>:
 8002a3c:	4b32      	ldr	r3, [pc, #200]	; (8002b08 <__swsetup_r+0xcc>)
 8002a3e:	b570      	push	{r4, r5, r6, lr}
 8002a40:	681d      	ldr	r5, [r3, #0]
 8002a42:	4606      	mov	r6, r0
 8002a44:	460c      	mov	r4, r1
 8002a46:	b125      	cbz	r5, 8002a52 <__swsetup_r+0x16>
 8002a48:	69ab      	ldr	r3, [r5, #24]
 8002a4a:	b913      	cbnz	r3, 8002a52 <__swsetup_r+0x16>
 8002a4c:	4628      	mov	r0, r5
 8002a4e:	f000 f981 	bl	8002d54 <__sinit>
 8002a52:	4b2e      	ldr	r3, [pc, #184]	; (8002b0c <__swsetup_r+0xd0>)
 8002a54:	429c      	cmp	r4, r3
 8002a56:	d10f      	bne.n	8002a78 <__swsetup_r+0x3c>
 8002a58:	686c      	ldr	r4, [r5, #4]
 8002a5a:	89a3      	ldrh	r3, [r4, #12]
 8002a5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002a60:	0719      	lsls	r1, r3, #28
 8002a62:	d42c      	bmi.n	8002abe <__swsetup_r+0x82>
 8002a64:	06dd      	lsls	r5, r3, #27
 8002a66:	d411      	bmi.n	8002a8c <__swsetup_r+0x50>
 8002a68:	2309      	movs	r3, #9
 8002a6a:	6033      	str	r3, [r6, #0]
 8002a6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	81a3      	strh	r3, [r4, #12]
 8002a76:	e03e      	b.n	8002af6 <__swsetup_r+0xba>
 8002a78:	4b25      	ldr	r3, [pc, #148]	; (8002b10 <__swsetup_r+0xd4>)
 8002a7a:	429c      	cmp	r4, r3
 8002a7c:	d101      	bne.n	8002a82 <__swsetup_r+0x46>
 8002a7e:	68ac      	ldr	r4, [r5, #8]
 8002a80:	e7eb      	b.n	8002a5a <__swsetup_r+0x1e>
 8002a82:	4b24      	ldr	r3, [pc, #144]	; (8002b14 <__swsetup_r+0xd8>)
 8002a84:	429c      	cmp	r4, r3
 8002a86:	bf08      	it	eq
 8002a88:	68ec      	ldreq	r4, [r5, #12]
 8002a8a:	e7e6      	b.n	8002a5a <__swsetup_r+0x1e>
 8002a8c:	0758      	lsls	r0, r3, #29
 8002a8e:	d512      	bpl.n	8002ab6 <__swsetup_r+0x7a>
 8002a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a92:	b141      	cbz	r1, 8002aa6 <__swsetup_r+0x6a>
 8002a94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a98:	4299      	cmp	r1, r3
 8002a9a:	d002      	beq.n	8002aa2 <__swsetup_r+0x66>
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	f7ff fba1 	bl	80021e4 <_free_r>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	6363      	str	r3, [r4, #52]	; 0x34
 8002aa6:	89a3      	ldrh	r3, [r4, #12]
 8002aa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002aac:	81a3      	strh	r3, [r4, #12]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	6063      	str	r3, [r4, #4]
 8002ab2:	6923      	ldr	r3, [r4, #16]
 8002ab4:	6023      	str	r3, [r4, #0]
 8002ab6:	89a3      	ldrh	r3, [r4, #12]
 8002ab8:	f043 0308 	orr.w	r3, r3, #8
 8002abc:	81a3      	strh	r3, [r4, #12]
 8002abe:	6923      	ldr	r3, [r4, #16]
 8002ac0:	b94b      	cbnz	r3, 8002ad6 <__swsetup_r+0x9a>
 8002ac2:	89a3      	ldrh	r3, [r4, #12]
 8002ac4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002acc:	d003      	beq.n	8002ad6 <__swsetup_r+0x9a>
 8002ace:	4621      	mov	r1, r4
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	f000 fa05 	bl	8002ee0 <__smakebuf_r>
 8002ad6:	89a0      	ldrh	r0, [r4, #12]
 8002ad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002adc:	f010 0301 	ands.w	r3, r0, #1
 8002ae0:	d00a      	beq.n	8002af8 <__swsetup_r+0xbc>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60a3      	str	r3, [r4, #8]
 8002ae6:	6963      	ldr	r3, [r4, #20]
 8002ae8:	425b      	negs	r3, r3
 8002aea:	61a3      	str	r3, [r4, #24]
 8002aec:	6923      	ldr	r3, [r4, #16]
 8002aee:	b943      	cbnz	r3, 8002b02 <__swsetup_r+0xc6>
 8002af0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002af4:	d1ba      	bne.n	8002a6c <__swsetup_r+0x30>
 8002af6:	bd70      	pop	{r4, r5, r6, pc}
 8002af8:	0781      	lsls	r1, r0, #30
 8002afa:	bf58      	it	pl
 8002afc:	6963      	ldrpl	r3, [r4, #20]
 8002afe:	60a3      	str	r3, [r4, #8]
 8002b00:	e7f4      	b.n	8002aec <__swsetup_r+0xb0>
 8002b02:	2000      	movs	r0, #0
 8002b04:	e7f7      	b.n	8002af6 <__swsetup_r+0xba>
 8002b06:	bf00      	nop
 8002b08:	2000000c 	.word	0x2000000c
 8002b0c:	080032d8 	.word	0x080032d8
 8002b10:	080032f8 	.word	0x080032f8
 8002b14:	080032b8 	.word	0x080032b8

08002b18 <abort>:
 8002b18:	2006      	movs	r0, #6
 8002b1a:	b508      	push	{r3, lr}
 8002b1c:	f000 fa62 	bl	8002fe4 <raise>
 8002b20:	2001      	movs	r0, #1
 8002b22:	f7fd fd92 	bl	800064a <_exit>
	...

08002b28 <__sflush_r>:
 8002b28:	898a      	ldrh	r2, [r1, #12]
 8002b2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2c:	4605      	mov	r5, r0
 8002b2e:	0710      	lsls	r0, r2, #28
 8002b30:	460c      	mov	r4, r1
 8002b32:	d457      	bmi.n	8002be4 <__sflush_r+0xbc>
 8002b34:	684b      	ldr	r3, [r1, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	dc04      	bgt.n	8002b44 <__sflush_r+0x1c>
 8002b3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	dc01      	bgt.n	8002b44 <__sflush_r+0x1c>
 8002b40:	2000      	movs	r0, #0
 8002b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b46:	2e00      	cmp	r6, #0
 8002b48:	d0fa      	beq.n	8002b40 <__sflush_r+0x18>
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002b50:	682f      	ldr	r7, [r5, #0]
 8002b52:	602b      	str	r3, [r5, #0]
 8002b54:	d032      	beq.n	8002bbc <__sflush_r+0x94>
 8002b56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b58:	89a3      	ldrh	r3, [r4, #12]
 8002b5a:	075a      	lsls	r2, r3, #29
 8002b5c:	d505      	bpl.n	8002b6a <__sflush_r+0x42>
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	1ac0      	subs	r0, r0, r3
 8002b62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b64:	b10b      	cbz	r3, 8002b6a <__sflush_r+0x42>
 8002b66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b68:	1ac0      	subs	r0, r0, r3
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b70:	4628      	mov	r0, r5
 8002b72:	6a21      	ldr	r1, [r4, #32]
 8002b74:	47b0      	blx	r6
 8002b76:	1c43      	adds	r3, r0, #1
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	d106      	bne.n	8002b8a <__sflush_r+0x62>
 8002b7c:	6829      	ldr	r1, [r5, #0]
 8002b7e:	291d      	cmp	r1, #29
 8002b80:	d82c      	bhi.n	8002bdc <__sflush_r+0xb4>
 8002b82:	4a29      	ldr	r2, [pc, #164]	; (8002c28 <__sflush_r+0x100>)
 8002b84:	40ca      	lsrs	r2, r1
 8002b86:	07d6      	lsls	r6, r2, #31
 8002b88:	d528      	bpl.n	8002bdc <__sflush_r+0xb4>
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	6062      	str	r2, [r4, #4]
 8002b8e:	6922      	ldr	r2, [r4, #16]
 8002b90:	04d9      	lsls	r1, r3, #19
 8002b92:	6022      	str	r2, [r4, #0]
 8002b94:	d504      	bpl.n	8002ba0 <__sflush_r+0x78>
 8002b96:	1c42      	adds	r2, r0, #1
 8002b98:	d101      	bne.n	8002b9e <__sflush_r+0x76>
 8002b9a:	682b      	ldr	r3, [r5, #0]
 8002b9c:	b903      	cbnz	r3, 8002ba0 <__sflush_r+0x78>
 8002b9e:	6560      	str	r0, [r4, #84]	; 0x54
 8002ba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ba2:	602f      	str	r7, [r5, #0]
 8002ba4:	2900      	cmp	r1, #0
 8002ba6:	d0cb      	beq.n	8002b40 <__sflush_r+0x18>
 8002ba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bac:	4299      	cmp	r1, r3
 8002bae:	d002      	beq.n	8002bb6 <__sflush_r+0x8e>
 8002bb0:	4628      	mov	r0, r5
 8002bb2:	f7ff fb17 	bl	80021e4 <_free_r>
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	6360      	str	r0, [r4, #52]	; 0x34
 8002bba:	e7c2      	b.n	8002b42 <__sflush_r+0x1a>
 8002bbc:	6a21      	ldr	r1, [r4, #32]
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	47b0      	blx	r6
 8002bc4:	1c41      	adds	r1, r0, #1
 8002bc6:	d1c7      	bne.n	8002b58 <__sflush_r+0x30>
 8002bc8:	682b      	ldr	r3, [r5, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0c4      	beq.n	8002b58 <__sflush_r+0x30>
 8002bce:	2b1d      	cmp	r3, #29
 8002bd0:	d001      	beq.n	8002bd6 <__sflush_r+0xae>
 8002bd2:	2b16      	cmp	r3, #22
 8002bd4:	d101      	bne.n	8002bda <__sflush_r+0xb2>
 8002bd6:	602f      	str	r7, [r5, #0]
 8002bd8:	e7b2      	b.n	8002b40 <__sflush_r+0x18>
 8002bda:	89a3      	ldrh	r3, [r4, #12]
 8002bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002be0:	81a3      	strh	r3, [r4, #12]
 8002be2:	e7ae      	b.n	8002b42 <__sflush_r+0x1a>
 8002be4:	690f      	ldr	r7, [r1, #16]
 8002be6:	2f00      	cmp	r7, #0
 8002be8:	d0aa      	beq.n	8002b40 <__sflush_r+0x18>
 8002bea:	0793      	lsls	r3, r2, #30
 8002bec:	bf18      	it	ne
 8002bee:	2300      	movne	r3, #0
 8002bf0:	680e      	ldr	r6, [r1, #0]
 8002bf2:	bf08      	it	eq
 8002bf4:	694b      	ldreq	r3, [r1, #20]
 8002bf6:	1bf6      	subs	r6, r6, r7
 8002bf8:	600f      	str	r7, [r1, #0]
 8002bfa:	608b      	str	r3, [r1, #8]
 8002bfc:	2e00      	cmp	r6, #0
 8002bfe:	dd9f      	ble.n	8002b40 <__sflush_r+0x18>
 8002c00:	4633      	mov	r3, r6
 8002c02:	463a      	mov	r2, r7
 8002c04:	4628      	mov	r0, r5
 8002c06:	6a21      	ldr	r1, [r4, #32]
 8002c08:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002c0c:	47e0      	blx	ip
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	dc06      	bgt.n	8002c20 <__sflush_r+0xf8>
 8002c12:	89a3      	ldrh	r3, [r4, #12]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c1c:	81a3      	strh	r3, [r4, #12]
 8002c1e:	e790      	b.n	8002b42 <__sflush_r+0x1a>
 8002c20:	4407      	add	r7, r0
 8002c22:	1a36      	subs	r6, r6, r0
 8002c24:	e7ea      	b.n	8002bfc <__sflush_r+0xd4>
 8002c26:	bf00      	nop
 8002c28:	20400001 	.word	0x20400001

08002c2c <_fflush_r>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	690b      	ldr	r3, [r1, #16]
 8002c30:	4605      	mov	r5, r0
 8002c32:	460c      	mov	r4, r1
 8002c34:	b913      	cbnz	r3, 8002c3c <_fflush_r+0x10>
 8002c36:	2500      	movs	r5, #0
 8002c38:	4628      	mov	r0, r5
 8002c3a:	bd38      	pop	{r3, r4, r5, pc}
 8002c3c:	b118      	cbz	r0, 8002c46 <_fflush_r+0x1a>
 8002c3e:	6983      	ldr	r3, [r0, #24]
 8002c40:	b90b      	cbnz	r3, 8002c46 <_fflush_r+0x1a>
 8002c42:	f000 f887 	bl	8002d54 <__sinit>
 8002c46:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <_fflush_r+0x6c>)
 8002c48:	429c      	cmp	r4, r3
 8002c4a:	d11b      	bne.n	8002c84 <_fflush_r+0x58>
 8002c4c:	686c      	ldr	r4, [r5, #4]
 8002c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0ef      	beq.n	8002c36 <_fflush_r+0xa>
 8002c56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002c58:	07d0      	lsls	r0, r2, #31
 8002c5a:	d404      	bmi.n	8002c66 <_fflush_r+0x3a>
 8002c5c:	0599      	lsls	r1, r3, #22
 8002c5e:	d402      	bmi.n	8002c66 <_fflush_r+0x3a>
 8002c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c62:	f000 f915 	bl	8002e90 <__retarget_lock_acquire_recursive>
 8002c66:	4628      	mov	r0, r5
 8002c68:	4621      	mov	r1, r4
 8002c6a:	f7ff ff5d 	bl	8002b28 <__sflush_r>
 8002c6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c70:	4605      	mov	r5, r0
 8002c72:	07da      	lsls	r2, r3, #31
 8002c74:	d4e0      	bmi.n	8002c38 <_fflush_r+0xc>
 8002c76:	89a3      	ldrh	r3, [r4, #12]
 8002c78:	059b      	lsls	r3, r3, #22
 8002c7a:	d4dd      	bmi.n	8002c38 <_fflush_r+0xc>
 8002c7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c7e:	f000 f908 	bl	8002e92 <__retarget_lock_release_recursive>
 8002c82:	e7d9      	b.n	8002c38 <_fflush_r+0xc>
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <_fflush_r+0x70>)
 8002c86:	429c      	cmp	r4, r3
 8002c88:	d101      	bne.n	8002c8e <_fflush_r+0x62>
 8002c8a:	68ac      	ldr	r4, [r5, #8]
 8002c8c:	e7df      	b.n	8002c4e <_fflush_r+0x22>
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <_fflush_r+0x74>)
 8002c90:	429c      	cmp	r4, r3
 8002c92:	bf08      	it	eq
 8002c94:	68ec      	ldreq	r4, [r5, #12]
 8002c96:	e7da      	b.n	8002c4e <_fflush_r+0x22>
 8002c98:	080032d8 	.word	0x080032d8
 8002c9c:	080032f8 	.word	0x080032f8
 8002ca0:	080032b8 	.word	0x080032b8

08002ca4 <std>:
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	b510      	push	{r4, lr}
 8002ca8:	4604      	mov	r4, r0
 8002caa:	e9c0 3300 	strd	r3, r3, [r0]
 8002cae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002cb2:	6083      	str	r3, [r0, #8]
 8002cb4:	8181      	strh	r1, [r0, #12]
 8002cb6:	6643      	str	r3, [r0, #100]	; 0x64
 8002cb8:	81c2      	strh	r2, [r0, #14]
 8002cba:	6183      	str	r3, [r0, #24]
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	2208      	movs	r2, #8
 8002cc0:	305c      	adds	r0, #92	; 0x5c
 8002cc2:	f7ff f9f3 	bl	80020ac <memset>
 8002cc6:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <std+0x38>)
 8002cc8:	6224      	str	r4, [r4, #32]
 8002cca:	6263      	str	r3, [r4, #36]	; 0x24
 8002ccc:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <std+0x3c>)
 8002cce:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cd0:	4b04      	ldr	r3, [pc, #16]	; (8002ce4 <std+0x40>)
 8002cd2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <std+0x44>)
 8002cd6:	6323      	str	r3, [r4, #48]	; 0x30
 8002cd8:	bd10      	pop	{r4, pc}
 8002cda:	bf00      	nop
 8002cdc:	0800301d 	.word	0x0800301d
 8002ce0:	0800303f 	.word	0x0800303f
 8002ce4:	08003077 	.word	0x08003077
 8002ce8:	0800309b 	.word	0x0800309b

08002cec <_cleanup_r>:
 8002cec:	4901      	ldr	r1, [pc, #4]	; (8002cf4 <_cleanup_r+0x8>)
 8002cee:	f000 b8af 	b.w	8002e50 <_fwalk_reent>
 8002cf2:	bf00      	nop
 8002cf4:	08002c2d 	.word	0x08002c2d

08002cf8 <__sfmoreglue>:
 8002cf8:	2268      	movs	r2, #104	; 0x68
 8002cfa:	b570      	push	{r4, r5, r6, lr}
 8002cfc:	1e4d      	subs	r5, r1, #1
 8002cfe:	4355      	muls	r5, r2
 8002d00:	460e      	mov	r6, r1
 8002d02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002d06:	f7ff fad5 	bl	80022b4 <_malloc_r>
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	b140      	cbz	r0, 8002d20 <__sfmoreglue+0x28>
 8002d0e:	2100      	movs	r1, #0
 8002d10:	e9c0 1600 	strd	r1, r6, [r0]
 8002d14:	300c      	adds	r0, #12
 8002d16:	60a0      	str	r0, [r4, #8]
 8002d18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002d1c:	f7ff f9c6 	bl	80020ac <memset>
 8002d20:	4620      	mov	r0, r4
 8002d22:	bd70      	pop	{r4, r5, r6, pc}

08002d24 <__sfp_lock_acquire>:
 8002d24:	4801      	ldr	r0, [pc, #4]	; (8002d2c <__sfp_lock_acquire+0x8>)
 8002d26:	f000 b8b3 	b.w	8002e90 <__retarget_lock_acquire_recursive>
 8002d2a:	bf00      	nop
 8002d2c:	2000014d 	.word	0x2000014d

08002d30 <__sfp_lock_release>:
 8002d30:	4801      	ldr	r0, [pc, #4]	; (8002d38 <__sfp_lock_release+0x8>)
 8002d32:	f000 b8ae 	b.w	8002e92 <__retarget_lock_release_recursive>
 8002d36:	bf00      	nop
 8002d38:	2000014d 	.word	0x2000014d

08002d3c <__sinit_lock_acquire>:
 8002d3c:	4801      	ldr	r0, [pc, #4]	; (8002d44 <__sinit_lock_acquire+0x8>)
 8002d3e:	f000 b8a7 	b.w	8002e90 <__retarget_lock_acquire_recursive>
 8002d42:	bf00      	nop
 8002d44:	2000014e 	.word	0x2000014e

08002d48 <__sinit_lock_release>:
 8002d48:	4801      	ldr	r0, [pc, #4]	; (8002d50 <__sinit_lock_release+0x8>)
 8002d4a:	f000 b8a2 	b.w	8002e92 <__retarget_lock_release_recursive>
 8002d4e:	bf00      	nop
 8002d50:	2000014e 	.word	0x2000014e

08002d54 <__sinit>:
 8002d54:	b510      	push	{r4, lr}
 8002d56:	4604      	mov	r4, r0
 8002d58:	f7ff fff0 	bl	8002d3c <__sinit_lock_acquire>
 8002d5c:	69a3      	ldr	r3, [r4, #24]
 8002d5e:	b11b      	cbz	r3, 8002d68 <__sinit+0x14>
 8002d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d64:	f7ff bff0 	b.w	8002d48 <__sinit_lock_release>
 8002d68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002d6c:	6523      	str	r3, [r4, #80]	; 0x50
 8002d6e:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <__sinit+0x68>)
 8002d70:	4a13      	ldr	r2, [pc, #76]	; (8002dc0 <__sinit+0x6c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	62a2      	str	r2, [r4, #40]	; 0x28
 8002d76:	42a3      	cmp	r3, r4
 8002d78:	bf08      	it	eq
 8002d7a:	2301      	moveq	r3, #1
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	bf08      	it	eq
 8002d80:	61a3      	streq	r3, [r4, #24]
 8002d82:	f000 f81f 	bl	8002dc4 <__sfp>
 8002d86:	6060      	str	r0, [r4, #4]
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f000 f81b 	bl	8002dc4 <__sfp>
 8002d8e:	60a0      	str	r0, [r4, #8]
 8002d90:	4620      	mov	r0, r4
 8002d92:	f000 f817 	bl	8002dc4 <__sfp>
 8002d96:	2200      	movs	r2, #0
 8002d98:	2104      	movs	r1, #4
 8002d9a:	60e0      	str	r0, [r4, #12]
 8002d9c:	6860      	ldr	r0, [r4, #4]
 8002d9e:	f7ff ff81 	bl	8002ca4 <std>
 8002da2:	2201      	movs	r2, #1
 8002da4:	2109      	movs	r1, #9
 8002da6:	68a0      	ldr	r0, [r4, #8]
 8002da8:	f7ff ff7c 	bl	8002ca4 <std>
 8002dac:	2202      	movs	r2, #2
 8002dae:	2112      	movs	r1, #18
 8002db0:	68e0      	ldr	r0, [r4, #12]
 8002db2:	f7ff ff77 	bl	8002ca4 <std>
 8002db6:	2301      	movs	r3, #1
 8002db8:	61a3      	str	r3, [r4, #24]
 8002dba:	e7d1      	b.n	8002d60 <__sinit+0xc>
 8002dbc:	080031d0 	.word	0x080031d0
 8002dc0:	08002ced 	.word	0x08002ced

08002dc4 <__sfp>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	4607      	mov	r7, r0
 8002dc8:	f7ff ffac 	bl	8002d24 <__sfp_lock_acquire>
 8002dcc:	4b1e      	ldr	r3, [pc, #120]	; (8002e48 <__sfp+0x84>)
 8002dce:	681e      	ldr	r6, [r3, #0]
 8002dd0:	69b3      	ldr	r3, [r6, #24]
 8002dd2:	b913      	cbnz	r3, 8002dda <__sfp+0x16>
 8002dd4:	4630      	mov	r0, r6
 8002dd6:	f7ff ffbd 	bl	8002d54 <__sinit>
 8002dda:	3648      	adds	r6, #72	; 0x48
 8002ddc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	d503      	bpl.n	8002dec <__sfp+0x28>
 8002de4:	6833      	ldr	r3, [r6, #0]
 8002de6:	b30b      	cbz	r3, 8002e2c <__sfp+0x68>
 8002de8:	6836      	ldr	r6, [r6, #0]
 8002dea:	e7f7      	b.n	8002ddc <__sfp+0x18>
 8002dec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002df0:	b9d5      	cbnz	r5, 8002e28 <__sfp+0x64>
 8002df2:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <__sfp+0x88>)
 8002df4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002df8:	60e3      	str	r3, [r4, #12]
 8002dfa:	6665      	str	r5, [r4, #100]	; 0x64
 8002dfc:	f000 f847 	bl	8002e8e <__retarget_lock_init_recursive>
 8002e00:	f7ff ff96 	bl	8002d30 <__sfp_lock_release>
 8002e04:	2208      	movs	r2, #8
 8002e06:	4629      	mov	r1, r5
 8002e08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002e0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002e10:	6025      	str	r5, [r4, #0]
 8002e12:	61a5      	str	r5, [r4, #24]
 8002e14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002e18:	f7ff f948 	bl	80020ac <memset>
 8002e1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002e20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002e24:	4620      	mov	r0, r4
 8002e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e28:	3468      	adds	r4, #104	; 0x68
 8002e2a:	e7d9      	b.n	8002de0 <__sfp+0x1c>
 8002e2c:	2104      	movs	r1, #4
 8002e2e:	4638      	mov	r0, r7
 8002e30:	f7ff ff62 	bl	8002cf8 <__sfmoreglue>
 8002e34:	4604      	mov	r4, r0
 8002e36:	6030      	str	r0, [r6, #0]
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d1d5      	bne.n	8002de8 <__sfp+0x24>
 8002e3c:	f7ff ff78 	bl	8002d30 <__sfp_lock_release>
 8002e40:	230c      	movs	r3, #12
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	e7ee      	b.n	8002e24 <__sfp+0x60>
 8002e46:	bf00      	nop
 8002e48:	080031d0 	.word	0x080031d0
 8002e4c:	ffff0001 	.word	0xffff0001

08002e50 <_fwalk_reent>:
 8002e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e54:	4606      	mov	r6, r0
 8002e56:	4688      	mov	r8, r1
 8002e58:	2700      	movs	r7, #0
 8002e5a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002e5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e62:	f1b9 0901 	subs.w	r9, r9, #1
 8002e66:	d505      	bpl.n	8002e74 <_fwalk_reent+0x24>
 8002e68:	6824      	ldr	r4, [r4, #0]
 8002e6a:	2c00      	cmp	r4, #0
 8002e6c:	d1f7      	bne.n	8002e5e <_fwalk_reent+0xe>
 8002e6e:	4638      	mov	r0, r7
 8002e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e74:	89ab      	ldrh	r3, [r5, #12]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d907      	bls.n	8002e8a <_fwalk_reent+0x3a>
 8002e7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	d003      	beq.n	8002e8a <_fwalk_reent+0x3a>
 8002e82:	4629      	mov	r1, r5
 8002e84:	4630      	mov	r0, r6
 8002e86:	47c0      	blx	r8
 8002e88:	4307      	orrs	r7, r0
 8002e8a:	3568      	adds	r5, #104	; 0x68
 8002e8c:	e7e9      	b.n	8002e62 <_fwalk_reent+0x12>

08002e8e <__retarget_lock_init_recursive>:
 8002e8e:	4770      	bx	lr

08002e90 <__retarget_lock_acquire_recursive>:
 8002e90:	4770      	bx	lr

08002e92 <__retarget_lock_release_recursive>:
 8002e92:	4770      	bx	lr

08002e94 <__swhatbuf_r>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	460e      	mov	r6, r1
 8002e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e9c:	4614      	mov	r4, r2
 8002e9e:	2900      	cmp	r1, #0
 8002ea0:	461d      	mov	r5, r3
 8002ea2:	b096      	sub	sp, #88	; 0x58
 8002ea4:	da08      	bge.n	8002eb8 <__swhatbuf_r+0x24>
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002eac:	602a      	str	r2, [r5, #0]
 8002eae:	061a      	lsls	r2, r3, #24
 8002eb0:	d410      	bmi.n	8002ed4 <__swhatbuf_r+0x40>
 8002eb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb6:	e00e      	b.n	8002ed6 <__swhatbuf_r+0x42>
 8002eb8:	466a      	mov	r2, sp
 8002eba:	f000 f915 	bl	80030e8 <_fstat_r>
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	dbf1      	blt.n	8002ea6 <__swhatbuf_r+0x12>
 8002ec2:	9a01      	ldr	r2, [sp, #4]
 8002ec4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002ec8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ecc:	425a      	negs	r2, r3
 8002ece:	415a      	adcs	r2, r3
 8002ed0:	602a      	str	r2, [r5, #0]
 8002ed2:	e7ee      	b.n	8002eb2 <__swhatbuf_r+0x1e>
 8002ed4:	2340      	movs	r3, #64	; 0x40
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	6023      	str	r3, [r4, #0]
 8002eda:	b016      	add	sp, #88	; 0x58
 8002edc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002ee0 <__smakebuf_r>:
 8002ee0:	898b      	ldrh	r3, [r1, #12]
 8002ee2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002ee4:	079d      	lsls	r5, r3, #30
 8002ee6:	4606      	mov	r6, r0
 8002ee8:	460c      	mov	r4, r1
 8002eea:	d507      	bpl.n	8002efc <__smakebuf_r+0x1c>
 8002eec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ef0:	6023      	str	r3, [r4, #0]
 8002ef2:	6123      	str	r3, [r4, #16]
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	6163      	str	r3, [r4, #20]
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd70      	pop	{r4, r5, r6, pc}
 8002efc:	466a      	mov	r2, sp
 8002efe:	ab01      	add	r3, sp, #4
 8002f00:	f7ff ffc8 	bl	8002e94 <__swhatbuf_r>
 8002f04:	9900      	ldr	r1, [sp, #0]
 8002f06:	4605      	mov	r5, r0
 8002f08:	4630      	mov	r0, r6
 8002f0a:	f7ff f9d3 	bl	80022b4 <_malloc_r>
 8002f0e:	b948      	cbnz	r0, 8002f24 <__smakebuf_r+0x44>
 8002f10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f14:	059a      	lsls	r2, r3, #22
 8002f16:	d4ef      	bmi.n	8002ef8 <__smakebuf_r+0x18>
 8002f18:	f023 0303 	bic.w	r3, r3, #3
 8002f1c:	f043 0302 	orr.w	r3, r3, #2
 8002f20:	81a3      	strh	r3, [r4, #12]
 8002f22:	e7e3      	b.n	8002eec <__smakebuf_r+0xc>
 8002f24:	4b0d      	ldr	r3, [pc, #52]	; (8002f5c <__smakebuf_r+0x7c>)
 8002f26:	62b3      	str	r3, [r6, #40]	; 0x28
 8002f28:	89a3      	ldrh	r3, [r4, #12]
 8002f2a:	6020      	str	r0, [r4, #0]
 8002f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f30:	81a3      	strh	r3, [r4, #12]
 8002f32:	9b00      	ldr	r3, [sp, #0]
 8002f34:	6120      	str	r0, [r4, #16]
 8002f36:	6163      	str	r3, [r4, #20]
 8002f38:	9b01      	ldr	r3, [sp, #4]
 8002f3a:	b15b      	cbz	r3, 8002f54 <__smakebuf_r+0x74>
 8002f3c:	4630      	mov	r0, r6
 8002f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f42:	f000 f8e3 	bl	800310c <_isatty_r>
 8002f46:	b128      	cbz	r0, 8002f54 <__smakebuf_r+0x74>
 8002f48:	89a3      	ldrh	r3, [r4, #12]
 8002f4a:	f023 0303 	bic.w	r3, r3, #3
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	81a3      	strh	r3, [r4, #12]
 8002f54:	89a0      	ldrh	r0, [r4, #12]
 8002f56:	4305      	orrs	r5, r0
 8002f58:	81a5      	strh	r5, [r4, #12]
 8002f5a:	e7cd      	b.n	8002ef8 <__smakebuf_r+0x18>
 8002f5c:	08002ced 	.word	0x08002ced

08002f60 <memchr>:
 8002f60:	4603      	mov	r3, r0
 8002f62:	b510      	push	{r4, lr}
 8002f64:	b2c9      	uxtb	r1, r1
 8002f66:	4402      	add	r2, r0
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	d101      	bne.n	8002f72 <memchr+0x12>
 8002f6e:	2000      	movs	r0, #0
 8002f70:	e003      	b.n	8002f7a <memchr+0x1a>
 8002f72:	7804      	ldrb	r4, [r0, #0]
 8002f74:	3301      	adds	r3, #1
 8002f76:	428c      	cmp	r4, r1
 8002f78:	d1f6      	bne.n	8002f68 <memchr+0x8>
 8002f7a:	bd10      	pop	{r4, pc}

08002f7c <__malloc_lock>:
 8002f7c:	4801      	ldr	r0, [pc, #4]	; (8002f84 <__malloc_lock+0x8>)
 8002f7e:	f7ff bf87 	b.w	8002e90 <__retarget_lock_acquire_recursive>
 8002f82:	bf00      	nop
 8002f84:	2000014c 	.word	0x2000014c

08002f88 <__malloc_unlock>:
 8002f88:	4801      	ldr	r0, [pc, #4]	; (8002f90 <__malloc_unlock+0x8>)
 8002f8a:	f7ff bf82 	b.w	8002e92 <__retarget_lock_release_recursive>
 8002f8e:	bf00      	nop
 8002f90:	2000014c 	.word	0x2000014c

08002f94 <_raise_r>:
 8002f94:	291f      	cmp	r1, #31
 8002f96:	b538      	push	{r3, r4, r5, lr}
 8002f98:	4604      	mov	r4, r0
 8002f9a:	460d      	mov	r5, r1
 8002f9c:	d904      	bls.n	8002fa8 <_raise_r+0x14>
 8002f9e:	2316      	movs	r3, #22
 8002fa0:	6003      	str	r3, [r0, #0]
 8002fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa6:	bd38      	pop	{r3, r4, r5, pc}
 8002fa8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002faa:	b112      	cbz	r2, 8002fb2 <_raise_r+0x1e>
 8002fac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002fb0:	b94b      	cbnz	r3, 8002fc6 <_raise_r+0x32>
 8002fb2:	4620      	mov	r0, r4
 8002fb4:	f000 f830 	bl	8003018 <_getpid_r>
 8002fb8:	462a      	mov	r2, r5
 8002fba:	4601      	mov	r1, r0
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fc2:	f000 b817 	b.w	8002ff4 <_kill_r>
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d00a      	beq.n	8002fe0 <_raise_r+0x4c>
 8002fca:	1c59      	adds	r1, r3, #1
 8002fcc:	d103      	bne.n	8002fd6 <_raise_r+0x42>
 8002fce:	2316      	movs	r3, #22
 8002fd0:	6003      	str	r3, [r0, #0]
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	e7e7      	b.n	8002fa6 <_raise_r+0x12>
 8002fd6:	2400      	movs	r4, #0
 8002fd8:	4628      	mov	r0, r5
 8002fda:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002fde:	4798      	blx	r3
 8002fe0:	2000      	movs	r0, #0
 8002fe2:	e7e0      	b.n	8002fa6 <_raise_r+0x12>

08002fe4 <raise>:
 8002fe4:	4b02      	ldr	r3, [pc, #8]	; (8002ff0 <raise+0xc>)
 8002fe6:	4601      	mov	r1, r0
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	f7ff bfd3 	b.w	8002f94 <_raise_r>
 8002fee:	bf00      	nop
 8002ff0:	2000000c 	.word	0x2000000c

08002ff4 <_kill_r>:
 8002ff4:	b538      	push	{r3, r4, r5, lr}
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	4d06      	ldr	r5, [pc, #24]	; (8003014 <_kill_r+0x20>)
 8002ffa:	4604      	mov	r4, r0
 8002ffc:	4608      	mov	r0, r1
 8002ffe:	4611      	mov	r1, r2
 8003000:	602b      	str	r3, [r5, #0]
 8003002:	f7fd fb12 	bl	800062a <_kill>
 8003006:	1c43      	adds	r3, r0, #1
 8003008:	d102      	bne.n	8003010 <_kill_r+0x1c>
 800300a:	682b      	ldr	r3, [r5, #0]
 800300c:	b103      	cbz	r3, 8003010 <_kill_r+0x1c>
 800300e:	6023      	str	r3, [r4, #0]
 8003010:	bd38      	pop	{r3, r4, r5, pc}
 8003012:	bf00      	nop
 8003014:	20000150 	.word	0x20000150

08003018 <_getpid_r>:
 8003018:	f7fd bb00 	b.w	800061c <_getpid>

0800301c <__sread>:
 800301c:	b510      	push	{r4, lr}
 800301e:	460c      	mov	r4, r1
 8003020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003024:	f000 f894 	bl	8003150 <_read_r>
 8003028:	2800      	cmp	r0, #0
 800302a:	bfab      	itete	ge
 800302c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800302e:	89a3      	ldrhlt	r3, [r4, #12]
 8003030:	181b      	addge	r3, r3, r0
 8003032:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003036:	bfac      	ite	ge
 8003038:	6563      	strge	r3, [r4, #84]	; 0x54
 800303a:	81a3      	strhlt	r3, [r4, #12]
 800303c:	bd10      	pop	{r4, pc}

0800303e <__swrite>:
 800303e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003042:	461f      	mov	r7, r3
 8003044:	898b      	ldrh	r3, [r1, #12]
 8003046:	4605      	mov	r5, r0
 8003048:	05db      	lsls	r3, r3, #23
 800304a:	460c      	mov	r4, r1
 800304c:	4616      	mov	r6, r2
 800304e:	d505      	bpl.n	800305c <__swrite+0x1e>
 8003050:	2302      	movs	r3, #2
 8003052:	2200      	movs	r2, #0
 8003054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003058:	f000 f868 	bl	800312c <_lseek_r>
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	4632      	mov	r2, r6
 8003060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003064:	81a3      	strh	r3, [r4, #12]
 8003066:	4628      	mov	r0, r5
 8003068:	463b      	mov	r3, r7
 800306a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800306e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003072:	f000 b817 	b.w	80030a4 <_write_r>

08003076 <__sseek>:
 8003076:	b510      	push	{r4, lr}
 8003078:	460c      	mov	r4, r1
 800307a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800307e:	f000 f855 	bl	800312c <_lseek_r>
 8003082:	1c43      	adds	r3, r0, #1
 8003084:	89a3      	ldrh	r3, [r4, #12]
 8003086:	bf15      	itete	ne
 8003088:	6560      	strne	r0, [r4, #84]	; 0x54
 800308a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800308e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003092:	81a3      	strheq	r3, [r4, #12]
 8003094:	bf18      	it	ne
 8003096:	81a3      	strhne	r3, [r4, #12]
 8003098:	bd10      	pop	{r4, pc}

0800309a <__sclose>:
 800309a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800309e:	f000 b813 	b.w	80030c8 <_close_r>
	...

080030a4 <_write_r>:
 80030a4:	b538      	push	{r3, r4, r5, lr}
 80030a6:	4604      	mov	r4, r0
 80030a8:	4608      	mov	r0, r1
 80030aa:	4611      	mov	r1, r2
 80030ac:	2200      	movs	r2, #0
 80030ae:	4d05      	ldr	r5, [pc, #20]	; (80030c4 <_write_r+0x20>)
 80030b0:	602a      	str	r2, [r5, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	f7fd faf0 	bl	8000698 <_write>
 80030b8:	1c43      	adds	r3, r0, #1
 80030ba:	d102      	bne.n	80030c2 <_write_r+0x1e>
 80030bc:	682b      	ldr	r3, [r5, #0]
 80030be:	b103      	cbz	r3, 80030c2 <_write_r+0x1e>
 80030c0:	6023      	str	r3, [r4, #0]
 80030c2:	bd38      	pop	{r3, r4, r5, pc}
 80030c4:	20000150 	.word	0x20000150

080030c8 <_close_r>:
 80030c8:	b538      	push	{r3, r4, r5, lr}
 80030ca:	2300      	movs	r3, #0
 80030cc:	4d05      	ldr	r5, [pc, #20]	; (80030e4 <_close_r+0x1c>)
 80030ce:	4604      	mov	r4, r0
 80030d0:	4608      	mov	r0, r1
 80030d2:	602b      	str	r3, [r5, #0]
 80030d4:	f7fd fafc 	bl	80006d0 <_close>
 80030d8:	1c43      	adds	r3, r0, #1
 80030da:	d102      	bne.n	80030e2 <_close_r+0x1a>
 80030dc:	682b      	ldr	r3, [r5, #0]
 80030de:	b103      	cbz	r3, 80030e2 <_close_r+0x1a>
 80030e0:	6023      	str	r3, [r4, #0]
 80030e2:	bd38      	pop	{r3, r4, r5, pc}
 80030e4:	20000150 	.word	0x20000150

080030e8 <_fstat_r>:
 80030e8:	b538      	push	{r3, r4, r5, lr}
 80030ea:	2300      	movs	r3, #0
 80030ec:	4d06      	ldr	r5, [pc, #24]	; (8003108 <_fstat_r+0x20>)
 80030ee:	4604      	mov	r4, r0
 80030f0:	4608      	mov	r0, r1
 80030f2:	4611      	mov	r1, r2
 80030f4:	602b      	str	r3, [r5, #0]
 80030f6:	f7fd faf6 	bl	80006e6 <_fstat>
 80030fa:	1c43      	adds	r3, r0, #1
 80030fc:	d102      	bne.n	8003104 <_fstat_r+0x1c>
 80030fe:	682b      	ldr	r3, [r5, #0]
 8003100:	b103      	cbz	r3, 8003104 <_fstat_r+0x1c>
 8003102:	6023      	str	r3, [r4, #0]
 8003104:	bd38      	pop	{r3, r4, r5, pc}
 8003106:	bf00      	nop
 8003108:	20000150 	.word	0x20000150

0800310c <_isatty_r>:
 800310c:	b538      	push	{r3, r4, r5, lr}
 800310e:	2300      	movs	r3, #0
 8003110:	4d05      	ldr	r5, [pc, #20]	; (8003128 <_isatty_r+0x1c>)
 8003112:	4604      	mov	r4, r0
 8003114:	4608      	mov	r0, r1
 8003116:	602b      	str	r3, [r5, #0]
 8003118:	f7fd faf4 	bl	8000704 <_isatty>
 800311c:	1c43      	adds	r3, r0, #1
 800311e:	d102      	bne.n	8003126 <_isatty_r+0x1a>
 8003120:	682b      	ldr	r3, [r5, #0]
 8003122:	b103      	cbz	r3, 8003126 <_isatty_r+0x1a>
 8003124:	6023      	str	r3, [r4, #0]
 8003126:	bd38      	pop	{r3, r4, r5, pc}
 8003128:	20000150 	.word	0x20000150

0800312c <_lseek_r>:
 800312c:	b538      	push	{r3, r4, r5, lr}
 800312e:	4604      	mov	r4, r0
 8003130:	4608      	mov	r0, r1
 8003132:	4611      	mov	r1, r2
 8003134:	2200      	movs	r2, #0
 8003136:	4d05      	ldr	r5, [pc, #20]	; (800314c <_lseek_r+0x20>)
 8003138:	602a      	str	r2, [r5, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	f7fd faec 	bl	8000718 <_lseek>
 8003140:	1c43      	adds	r3, r0, #1
 8003142:	d102      	bne.n	800314a <_lseek_r+0x1e>
 8003144:	682b      	ldr	r3, [r5, #0]
 8003146:	b103      	cbz	r3, 800314a <_lseek_r+0x1e>
 8003148:	6023      	str	r3, [r4, #0]
 800314a:	bd38      	pop	{r3, r4, r5, pc}
 800314c:	20000150 	.word	0x20000150

08003150 <_read_r>:
 8003150:	b538      	push	{r3, r4, r5, lr}
 8003152:	4604      	mov	r4, r0
 8003154:	4608      	mov	r0, r1
 8003156:	4611      	mov	r1, r2
 8003158:	2200      	movs	r2, #0
 800315a:	4d05      	ldr	r5, [pc, #20]	; (8003170 <_read_r+0x20>)
 800315c:	602a      	str	r2, [r5, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	f7fd fa7d 	bl	800065e <_read>
 8003164:	1c43      	adds	r3, r0, #1
 8003166:	d102      	bne.n	800316e <_read_r+0x1e>
 8003168:	682b      	ldr	r3, [r5, #0]
 800316a:	b103      	cbz	r3, 800316e <_read_r+0x1e>
 800316c:	6023      	str	r3, [r4, #0]
 800316e:	bd38      	pop	{r3, r4, r5, pc}
 8003170:	20000150 	.word	0x20000150

08003174 <_init>:
 8003174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003176:	bf00      	nop
 8003178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800317a:	bc08      	pop	{r3}
 800317c:	469e      	mov	lr, r3
 800317e:	4770      	bx	lr

08003180 <_fini>:
 8003180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003182:	bf00      	nop
 8003184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003186:	bc08      	pop	{r3}
 8003188:	469e      	mov	lr, r3
 800318a:	4770      	bx	lr
