# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL_Ethernet_Controller.srcs/sim_1/new/Test_Controller.vhd" \

# Do not sort compile order
nosort
