Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:42:33 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v2_timing_summary_routed.rpt -pb nexys4fpga_v2_timing_summary_routed.pb -rpx nexys4fpga_v2_timing_summary_routed.rpx
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1327 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.459        0.000                      0                 2556        0.057        0.000                      0                 2556        1.773        0.000                       0                  1333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0           0.459        0.000                      0                 2556        0.121        0.000                      0                 2556        1.773        0.000                       0                  1329  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1         0.460        0.000                      0                 2556        0.121        0.000                      0                 2556        1.773        0.000                       0                  1329  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0          0.459        0.000                      0                 2556        0.057        0.000                      0                 2556  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1        0.459        0.000                      0                 2556        0.057        0.000                      0                 2556  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.014ns (25.674%)  route 2.935ns (74.326%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.846     2.995    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.119 r  SSB/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.119    SSB/clk_cnt[12]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     3.579    SSB/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/FSM_sequential_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.014ns (26.203%)  route 2.856ns (73.797%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.767     2.916    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.124     3.040 r  SSB/FSM_sequential_an[2]_i_1/O
                         net (fo=1, routed)           0.000     3.040    SSB/FSM_sequential_an[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/FSM_sequential_an_reg[2]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.014ns (26.058%)  route 2.877ns (73.942%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.788     2.937    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.061 r  SSB/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.061    SSB/clk_cnt[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.784     2.933    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.057 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.057    SSB/clk_cnt[3]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.014ns (26.078%)  route 2.874ns (73.922%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.785     2.934    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.058 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.058    SSB/clk_cnt[2]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.014ns (26.480%)  route 2.815ns (73.520%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.726     2.875    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.999 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.999    SSB/clk_cnt[9]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.014ns (26.173%)  route 2.860ns (73.827%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.771     2.920    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.044 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.044    SSB/clk_cnt[5]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.014ns (26.193%)  route 2.857ns (73.807%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.768     2.917    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.041 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    SSB/clk_cnt[6]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.014ns (26.307%)  route 2.840ns (73.693%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.900    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.124     3.024 r  SSB/clk_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.024    SSB/clk_cnt[19]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.079     3.627    SSB/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.415%)  route 2.825ns (73.585%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.736     2.885    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.009 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.009    SSB/clk_cnt[7]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.367    position_tmp_reg[3][1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.076    -0.488    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.575    -0.589    DB/clk_220
    SLICE_X15Y93         FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.380    DB/shift_swtch12[2]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.846    -0.827    DB/clk_220
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120    -0.456    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 position_tmp_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[1][0]/Q
                         net (fo=1, routed)           0.056    -0.367    p_16_out[1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.071    -0.493    position_tmp_transpose_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    DB/clk_220
    SLICE_X0Y64          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.369    DB/shift_pb3[3]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_220
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X7Y93          FDRE                                         r  OUTMUX/dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig1_reg[3]/Q
                         net (fo=7, routed)           0.086    -0.334    SSB/Digit1/dig1_reg[3][3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    SSB/Digit1/seg[6]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.874    -0.799    SSB/Digit1/JA_OBUF[0]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.427    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_mean/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.590    -0.574    u_mean/clk_220
    SLICE_X4Y75          FDRE                                         r  u_mean/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  u_mean/result_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.317    c[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.861    -0.812    JA_OBUF[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.076    -0.461    result_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.598    -0.566    DB/clk_220
    SLICE_X0Y67          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb1[2]
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    DB/clk_220
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.046    -0.507    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[14][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[14][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.500    position_tmp_transpose_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[8][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.500    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y86      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y91      DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y64      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y64      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y83      DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y111     SSB/Digit0/seg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y99      SSB/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y86      DB/is_top_cnt_reached_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y91      DB/pbtn_db_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y64      DB/pbtn_db_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y64      DB/pbtn_db_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y83      DB/pbtn_db_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y83      DB/pbtn_db_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.014ns (25.674%)  route 2.935ns (74.326%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.846     2.995    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.119 r  SSB/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.119    SSB/clk_cnt[12]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.063     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     3.579    SSB/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/FSM_sequential_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.014ns (26.203%)  route 2.856ns (73.797%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.767     2.916    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.124     3.040 r  SSB/FSM_sequential_an[2]_i_1/O
                         net (fo=1, routed)           0.000     3.040    SSB/FSM_sequential_an[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.063     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/FSM_sequential_an_reg[2]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.014ns (26.058%)  route 2.877ns (73.942%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.788     2.937    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.061 r  SSB/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.061    SSB/clk_cnt[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.784     2.933    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.057 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.057    SSB/clk_cnt[3]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.014ns (26.078%)  route 2.874ns (73.922%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.785     2.934    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.058 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.058    SSB/clk_cnt[2]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.014ns (26.480%)  route 2.815ns (73.520%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.726     2.875    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.999 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.999    SSB/clk_cnt[9]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.063     3.548    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.014ns (26.173%)  route 2.860ns (73.827%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.771     2.920    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.044 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.044    SSB/clk_cnt[5]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.014ns (26.193%)  route 2.857ns (73.807%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.768     2.917    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.041 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    SSB/clk_cnt[6]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.014ns (26.307%)  route 2.840ns (73.693%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.900    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.124     3.024 r  SSB/clk_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.024    SSB/clk_cnt[19]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.063     3.548    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.079     3.627    SSB/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.415%)  route 2.825ns (73.585%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.736     2.885    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.009 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.009    SSB/clk_cnt[7]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.063     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.367    position_tmp_reg[3][1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.076    -0.488    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.575    -0.589    DB/clk_220
    SLICE_X15Y93         FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.380    DB/shift_swtch12[2]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.846    -0.827    DB/clk_220
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120    -0.456    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 position_tmp_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[1][0]/Q
                         net (fo=1, routed)           0.056    -0.367    p_16_out[1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.071    -0.493    position_tmp_transpose_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    DB/clk_220
    SLICE_X0Y64          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.369    DB/shift_pb3[3]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_220
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X7Y93          FDRE                                         r  OUTMUX/dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig1_reg[3]/Q
                         net (fo=7, routed)           0.086    -0.334    SSB/Digit1/dig1_reg[3][3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    SSB/Digit1/seg[6]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.874    -0.799    SSB/Digit1/JA_OBUF[0]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.427    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_mean/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.590    -0.574    u_mean/clk_220
    SLICE_X4Y75          FDRE                                         r  u_mean/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  u_mean/result_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.317    c[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.861    -0.812    JA_OBUF[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.076    -0.461    result_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.598    -0.566    DB/clk_220
    SLICE_X0Y67          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb1[2]
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    DB/clk_220
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.046    -0.507    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[14][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[14][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.500    position_tmp_transpose_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[8][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.500    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y86      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y91      DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y64      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y64      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y83      DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y70      OUTMUX/operands_dly_reg[6][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y70      OUTMUX/operands_dly_reg[6][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y111     SSB/Digit0/seg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y99      SSB/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y86      DB/is_top_cnt_reached_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y91      DB/pbtn_db_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y67      DB/pbtn_db_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y64      DB/pbtn_db_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y64      DB/pbtn_db_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y83      DB/pbtn_db_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y83      DB/pbtn_db_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.014ns (25.674%)  route 2.935ns (74.326%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.846     2.995    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.119 r  SSB/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.119    SSB/clk_cnt[12]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     3.579    SSB/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/FSM_sequential_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.014ns (26.203%)  route 2.856ns (73.797%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.767     2.916    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.124     3.040 r  SSB/FSM_sequential_an[2]_i_1/O
                         net (fo=1, routed)           0.000     3.040    SSB/FSM_sequential_an[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/FSM_sequential_an_reg[2]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.014ns (26.058%)  route 2.877ns (73.942%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.788     2.937    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.061 r  SSB/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.061    SSB/clk_cnt[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.784     2.933    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.057 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.057    SSB/clk_cnt[3]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.014ns (26.078%)  route 2.874ns (73.922%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.785     2.934    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.058 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.058    SSB/clk_cnt[2]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.014ns (26.480%)  route 2.815ns (73.520%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.726     2.875    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.999 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.999    SSB/clk_cnt[9]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.014ns (26.173%)  route 2.860ns (73.827%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.771     2.920    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.044 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.044    SSB/clk_cnt[5]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.014ns (26.193%)  route 2.857ns (73.807%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.768     2.917    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.041 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    SSB/clk_cnt[6]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.014ns (26.307%)  route 2.840ns (73.693%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.900    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.124     3.024 r  SSB/clk_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.024    SSB/clk_cnt[19]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.079     3.627    SSB/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.415%)  route 2.825ns (73.585%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.736     2.885    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.009 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.009    SSB/clk_cnt[7]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.367    position_tmp_reg[3][1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.076    -0.424    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.575    -0.589    DB/clk_220
    SLICE_X15Y93         FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.380    DB/shift_swtch12[2]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.846    -0.827    DB/clk_220
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.064    -0.512    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120    -0.392    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 position_tmp_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[1][0]/Q
                         net (fo=1, routed)           0.056    -0.367    p_16_out[1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.071    -0.429    position_tmp_transpose_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.429    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    DB/clk_220
    SLICE_X0Y64          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.369    DB/shift_pb3[3]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_220
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X7Y93          FDRE                                         r  OUTMUX/dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig1_reg[3]/Q
                         net (fo=7, routed)           0.086    -0.334    SSB/Digit1/dig1_reg[3][3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    SSB/Digit1/seg[6]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.874    -0.799    SSB/Digit1/JA_OBUF[0]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.363    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_mean/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.590    -0.574    u_mean/clk_220
    SLICE_X4Y75          FDRE                                         r  u_mean/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  u_mean/result_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.317    c[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.861    -0.812    JA_OBUF[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.064    -0.473    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.076    -0.397    result_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.598    -0.566    DB/clk_220
    SLICE_X0Y67          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb1[2]
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    DB/clk_220
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.046    -0.443    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 position_tmp_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[14][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[14][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.436    position_tmp_transpose_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[8][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.436    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.014ns (25.674%)  route 2.935ns (74.326%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.846     2.995    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.119 r  SSB/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.119    SSB/clk_cnt[12]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/clk_cnt_reg[12]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     3.579    SSB/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/FSM_sequential_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.014ns (26.203%)  route 2.856ns (73.797%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.767     2.916    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.124     3.040 r  SSB/FSM_sequential_an[2]_i_1/O
                         net (fo=1, routed)           0.000     3.040    SSB/FSM_sequential_an[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y98          FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/FSM_sequential_an_reg[2]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.014ns (26.058%)  route 2.877ns (73.942%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.788     2.937    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.061 r  SSB/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.061    SSB/clk_cnt[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[1]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.784     2.933    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.057 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.057    SSB/clk_cnt[3]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.014ns (26.078%)  route 2.874ns (73.922%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.785     2.934    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     3.058 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.058    SSB/clk_cnt[2]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y95          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.014ns (26.480%)  route 2.815ns (73.520%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.726     2.875    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.999 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.999    SSB/clk_cnt[9]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X1Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029     3.577    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.014ns (26.173%)  route 2.860ns (73.827%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.771     2.920    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.044 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.044    SSB/clk_cnt[5]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077     3.624    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.014ns (26.193%)  route 2.857ns (73.807%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.768     2.917    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.041 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    SSB/clk_cnt[6]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081     3.628    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.014ns (26.307%)  route 2.840ns (73.693%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.131 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.900    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.124     3.024 r  SSB/clk_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.024    SSB/clk_cnt[19]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.606     3.131    SSB/JA_OBUF[1]
    SLICE_X2Y99          FDRE                                         r  SSB/clk_cnt_reg[19]/C
                         clock pessimism              0.480     3.612    
                         clock uncertainty           -0.064     3.548    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.079     3.627    SSB/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.415%)  route 2.825ns (73.585%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X2Y101         FDRE                                         r  SSB/clk_cnt_reg[28]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  SSB/clk_cnt_reg[28]_bret/Q
                         net (fo=1, routed)           1.010     0.698    SSB/clk_cnt_reg[28]_bret_n_0
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.822 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.526     1.348    SSB/clk_cnt[28]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     1.472 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.553     2.025    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.149 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.736     2.885    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.124     3.009 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.009    SSB/clk_cnt[7]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        1.605     3.130    SSB/JA_OBUF[1]
    SLICE_X2Y96          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     3.611    
                         clock uncertainty           -0.064     3.547    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.079     3.626    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.367    position_tmp_reg[3][1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.076    -0.424    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.575    -0.589    DB/clk_220
    SLICE_X15Y93         FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.380    DB/shift_swtch12[2]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.846    -0.827    DB/clk_220
    SLICE_X14Y93         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.064    -0.512    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120    -0.392    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 position_tmp_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  position_tmp_reg[1][0]/Q
                         net (fo=1, routed)           0.056    -0.367    p_16_out[1]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X3Y64          FDRE                                         r  position_tmp_transpose_reg[0][1]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.071    -0.429    position_tmp_transpose_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.429    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    DB/clk_220
    SLICE_X0Y64          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.369    DB/shift_pb3[3]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_220
    SLICE_X1Y64          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X7Y93          FDRE                                         r  OUTMUX/dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig1_reg[3]/Q
                         net (fo=7, routed)           0.086    -0.334    SSB/Digit1/dig1_reg[3][3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    SSB/Digit1/seg[6]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.874    -0.799    SSB/Digit1/JA_OBUF[0]
    SLICE_X6Y93          FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.363    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_mean/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.590    -0.574    u_mean/clk_220
    SLICE_X4Y75          FDRE                                         r  u_mean/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  u_mean/result_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.317    c[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.861    -0.812    JA_OBUF[4]
    SLICE_X2Y75          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.064    -0.473    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.076    -0.397    result_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.598    -0.566    DB/clk_220
    SLICE_X0Y67          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb1[2]
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.869    -0.804    DB/clk_220
    SLICE_X1Y67          FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.046    -0.443    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 position_tmp_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[14][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[14][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][14]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.436    position_tmp_transpose_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.600    -0.564    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.344    position_tmp_reg[8][3]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1328, routed)        0.872    -0.801    JA_OBUF[4]
    SLICE_X2Y64          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.436    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.092    





