Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 05 Dec 2018 08:42:55 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 3BA2C580375
	for <like.xu@linux.intel.com>; Tue,  4 Dec 2018 10:42:29 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 04 Dec 2018 10:42:29 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AwIiKIRFG7KIYtvMf1d2E1p1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ7yoMiwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VC+85Kl3VhDnlC?=
 =?us-ascii?q?YHNyY48G7JjMxwkLlbqw+lqxBm3oLYfJ2ZOP94c6jAf90VWHBBU95fVyNPAo2y?=
 =?us-ascii?q?cYkAAeQCM+lXs4bzqEYArQO8CAeuC+7j1zFFimPo0q0hyOkhDRjG0RY8E94Sqn?=
 =?us-ascii?q?nZrtP4P7oSX+Cvy6nIyC3OYu9S2Tjj54nDbw0sru+KXbJ2a83e11QkGgTfgVWU?=
 =?us-ascii?q?t4PkMCmZ2f8TvGid6epvS/yghnUjqwFwpDig3N0sio7TioIS0FDE+jx0zYAoLt?=
 =?us-ascii?q?O7UE52ecCoHIdTui2AKod6X8AvT3t2tCs0yrAKo4O3cSoSxJkk2hLTceGLf5aL?=
 =?us-ascii?q?7x75SeqcIjd1iGhrdb+wgRu57FKuxffmVsau1VZHtipFncfItnAKzxHT7smHSu?=
 =?us-ascii?q?Bh/ke6wzqP2AbT6vxeLUAzj6rbJIYtwr82lpUNrUTOBjH6lFn1gaOMa0ko5+ul?=
 =?us-ascii?q?5/75brjoppKQLZJ4hwPmPqQrgMO/AOA4MgYUX2ic/OSxzKTj8lP8QLVXl/E5j7?=
 =?us-ascii?q?fWsI7EKsQfv6K2GAhV0psl6xmjETimy9MUnX0GLFJGZh2LlYfoO0zWLfD8DPe/?=
 =?us-ascii?q?hUmskThxy/DHOL3hHovCLnzZnLj9erZ97lVRyAw0zdBZ6JJUDKwBLOj0Wk/ru9?=
 =?us-ascii?q?zUFgU5PBCsw+b7FNV90ZsTWWaOAq+aLqzeq1CJ5v80LumIZY8Vviv9Kvc/6/7v?=
 =?us-ascii?q?i385hUESfa2z0ZQLb3C4G6cuHkOCfHC5gssdCXxY+U06Tff2kxuEVjhcYWv0WL?=
 =?us-ascii?q?gzoTQyCYajBIGEQZixgbuHx2CiE5hLI2xLFF2IQkrubJiODvIFaSaOJZ14nzkZ?=
 =?us-ascii?q?ELSsVYIlkAujrRL30KZPKO3S9SsF85X5249u+ufRmBouoCFyFNmXyGqXTmt5zV?=
 =?us-ascii?q?8PEnUb2aF7oEs15RHL+q9kirYQQddU+/phWB0zPIaayPZ1XYPcQAXEK/6NRUbu?=
 =?us-ascii?q?aNigB7A8BoY4x9IeJUxwHdOvgzjH3iyjGbhTkKaEUs9nupnA1mT8cp4ug03N07?=
 =?us-ascii?q?Ms2hx/GpNC?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AjAgAcygZchxHrdtBkHQEBBQEHBQGBZ?=
 =?us-ascii?q?YExgmKDeYh4jT2ZOhQBARgUhECDDCI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwy?=
 =?us-ascii?q?CNgUCAxoBBoJcAQICAQECIB0BAQQKKQECAgEBAgYBAQoaAgUdBAICAwELASQBB?=
 =?us-ascii?q?QEBGwYTBYMcgXoIAQMBmH88ih1wgS+CdgEBBYJDg2OBBQgSEGmJd4EcghaBEYF?=
 =?us-ascii?q?wgSKFAYMEglegSwcCkUEYiVuHS5hQBgIJBw8hgTyBdjNKgy+CGzWITIU/coEHi?=
 =?us-ascii?q?GuBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AjAgAcygZchxHrdtBkHQEBBQEHBQGBZYExgmKDeYh4jT2?=
 =?us-ascii?q?ZOhQBARgUhECDDCI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJcA?=
 =?us-ascii?q?QICAQECIB0BAQQKKQECAgEBAgYBAQoaAgUdBAICAwELASQBBQEBGwYTBYMcgXo?=
 =?us-ascii?q?IAQMBmH88ih1wgS+CdgEBBYJDg2OBBQgSEGmJd4EcghaBEYFwgSKFAYMEglegS?=
 =?us-ascii?q?wcCkUEYiVuHS5hQBgIJBw8hgTyBdjNKgy+CGzWITIU/coEHiGuBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,315,1539673200"; 
   d="scan'208";a="54892758"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 04 Dec 2018 10:42:29 -0800
Received: from localhost ([::1]:58450 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUFeM-00076k-VJ
	for like.xu@linux.intel.com; Tue, 04 Dec 2018 13:42:27 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45864)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gUFax-0003km-I6
	for qemu-devel@nongnu.org; Tue, 04 Dec 2018 13:38:59 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gUFWZ-0001RT-HN
	for qemu-devel@nongnu.org; Tue, 04 Dec 2018 13:34:26 -0500
Received: from mail-wr1-x443.google.com ([2a00:1450:4864:20::443]:41371)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alex.bennee@linaro.org>)
	id 1gUFWX-0001Qa-Qz
	for qemu-devel@nongnu.org; Tue, 04 Dec 2018 13:34:22 -0500
Received: by mail-wr1-x443.google.com with SMTP id x10so17039619wrs.8
	for <qemu-devel@nongnu.org>; Tue, 04 Dec 2018 10:34:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=references:user-agent:from:to:cc:subject:in-reply-to:date
	:message-id:mime-version:content-transfer-encoding;
	bh=aXpFxZBuH7OaVIk+x9fIwB36FGTeEP4KVy1IQ+7Zx0E=;
	b=VeeZT4KheI0oL4jX8MOv/sM5ZbiuO4WTFeg+0liL0OHuulbuvDcBtaElrI3MKV3rHj
	wglbiLZEvoT8E9HrWuJ8iY8q0zuR8cGbFT+SAVfpzDcKEM3LWcNw7mkWrQyRhWYL/67c
	hoBCzyupjhymBAaK9FqqDzZlBaNNpRzXXyvQo=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:references:user-agent:from:to:cc:subject
	:in-reply-to:date:message-id:mime-version:content-transfer-encoding;
	bh=aXpFxZBuH7OaVIk+x9fIwB36FGTeEP4KVy1IQ+7Zx0E=;
	b=rZYG4WUsKlXqCRJq+DNKYI5dhIIAArfhosRZx+tnnhxHLTaBj3j0LQbd2if/dv+gMt
	Ht0zFIL4LOniR/BICGUQ4t4sJJTd6DzH4G1lNIUvz5EhXHXap5fkfpKGNDiyKvrY3Nou
	XeEhbLZVVHIOCqffDrPGFx/9YSAKOOfyACuYKw1gojaLADBY1mHyAuJ2caX8ydbggqyf
	J1gHRjbcz1KGZQFkIFKvC8Os5bIryt0SYGueKaEbboViV8HWd8mBUqgv2ObSiUHzr+Jy
	H+xrfrAsns4Crmo6MuGKjR3c4ATJWf952e4csK8cBlSAZIgtj6FQ9++wbtKXkMFFdPxi
	6a2w==
X-Gm-Message-State: AA+aEWZgWaORyfOnsb5Q9bi+HI4+go13lTCzgyHUVJVENkBF8HeEvxsB
	pGnefddy4KLexudBBLXVJlZ0iw==
X-Google-Smtp-Source: AFSGD/W07rGpKkvWuhVPEaxXZyTC5SMhu3+v2NDdiyJJJIcO8u8Y5bva2I1urXfi0daTi//CZ90g5A==
X-Received: by 2002:adf:ec11:: with SMTP id x17mr19682743wrn.88.1543948460337; 
	Tue, 04 Dec 2018 10:34:20 -0800 (PST)
Received: from zen.linaro.local ([81.128.185.34])
	by smtp.gmail.com with ESMTPSA id
	x186sm12700045wmg.41.2018.12.04.10.34.19
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Tue, 04 Dec 2018 10:34:19 -0800 (PST)
Received: from zen (localhost [127.0.0.1])
	by zen.linaro.local (Postfix) with ESMTPS id E8C4E3E00B2;
	Tue,  4 Dec 2018 18:34:18 +0000 (GMT)
References: <20181124235553.17371-1-cota@braap.org>
	<20181124235553.17371-9-cota@braap.org>
User-agent: mu4e 1.1.0; emacs 26.1.90
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: "Emilio G. Cota" <cota@braap.org>
In-reply-to: <20181124235553.17371-9-cota@braap.org>
Date: Tue, 04 Dec 2018 18:34:18 +0000
Message-ID: <87bm612lat.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::443
Subject: Re: [Qemu-devel] [PATCH v6 08/13] hardfloat: implement float32/64
 addition and subtraction
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


Emilio G. Cota <cota@braap.org> writes:

> Performance results (single and double precision) for fp-bench:
>
> 1. Intel(R) Core(TM) i7-6700K CPU @ 4.00GHz
> - before:
> add-single: 135.07 MFlops
> add-double: 131.60 MFlops
> sub-single: 130.04 MFlops
> sub-double: 133.01 MFlops
> - after:
> add-single: 443.04 MFlops
> add-double: 301.95 MFlops
> sub-single: 411.36 MFlops
> sub-double: 293.15 MFlops
>
> 2. ARM Aarch64 A57 @ 2.4GHz
> - before:
> add-single: 44.79 MFlops
> add-double: 49.20 MFlops
> sub-single: 44.55 MFlops
> sub-double: 49.06 MFlops
> - after:
> add-single: 93.28 MFlops
> add-double: 88.27 MFlops
> sub-single: 91.47 MFlops
> sub-double: 88.27 MFlops
>
> 3. IBM POWER8E @ 2.1 GHz
> - before:
> add-single: 72.59 MFlops
> add-double: 72.27 MFlops
> sub-single: 75.33 MFlops
> sub-double: 70.54 MFlops
> - after:
> add-single: 112.95 MFlops
> add-double: 201.11 MFlops
> sub-single: 116.80 MFlops
> sub-double: 188.72 MFlops
>
> Note that the IBM and ARM machines benefit from having
> HARDFLOAT_2F{32,64}_USE_FP set to 0. Otherwise their performance
> can suffer significantly:

Is this just the latency of pushing the number into a SIMD register and
checking the flags compared to a bitmask check?

> - IBM Power8:
> add-single: [1] 54.94 vs [0] 116.37 MFlops
> add-double: [1] 58.92 vs [0] 201.44 MFlops
> - Aarch64 A57:
> add-single: [1] 80.72 vs [0] 93.24 MFlops
> add-double: [1] 82.10 vs [0] 88.18 MFlops
>
> On the Intel machine, having 2F64 set to 1 pays off, but it
> doesn't for 2F32:
> - Intel i7-6700K:
> add-single: [1] 285.79 vs [0] 426.70 MFlops
> add-double: [1] 302.15 vs [0] 278.82 MFlops
>
> Signed-off-by: Emilio G. Cota <cota@braap.org>
> ---
>  fpu/softfloat.c | 117 ++++++++++++++++++++++++++++++++++++++++--------
>  1 file changed, 98 insertions(+), 19 deletions(-)
>
> diff --git a/fpu/softfloat.c b/fpu/softfloat.c
> index 306a12fa8d..cc500b1618 100644
> --- a/fpu/softfloat.c
> +++ b/fpu/softfloat.c
> @@ -1050,49 +1050,128 @@ float16 QEMU_FLATTEN float16_add(float16 a, floa=
t16 b, float_status *status)
>      return float16_round_pack_canonical(pr, status);
>  }
>
> -float32 QEMU_FLATTEN float32_add(float32 a, float32 b, float_status *sta=
tus)
> +float16 QEMU_FLATTEN float16_sub(float16 a, float16 b, float_status *sta=
tus)
> +{
> +    FloatParts pa =3D float16_unpack_canonical(a, status);
> +    FloatParts pb =3D float16_unpack_canonical(b, status);
> +    FloatParts pr =3D addsub_floats(pa, pb, true, status);
> +
> +    return float16_round_pack_canonical(pr, status);
> +}

Hmm the diff is confusing but the changes look fine in the final code:

Reviewed-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>

--
Alex Benn=C3=A9e

