Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct 28 19:58:09 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file seg7decimal_control_sets_placed.rpt
| Design       : seg7decimal
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | BTNL_IBUF                | l_i_1_n_0                   |                1 |              2 |
|  clk_IBUF_BUFG | r_i_1_n_0                | BTNC_IBUF                   |                1 |              2 |
|  clk_IBUF_BUFG | current_state[6]_i_2_n_0 | current_state               |                1 |              8 |
|  clk_IBUF_BUFG |                          |                             |                6 |             24 |
|  clk_IBUF_BUFG |                          | one_sec_counter[26]_i_1_n_0 |                7 |             52 |
+----------------+--------------------------+-----------------------------+------------------+----------------+


