// Seed: 859758198
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2
);
  logic id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    input wire id_6,
    output tri id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    output supply1 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire id_16;
endmodule
