{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650938207388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650938207389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 19:56:47 2022 " "Processing started: Mon Apr 25 19:56:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650938207389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938207389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento -c Experimento " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento -c Experimento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938207389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650938207728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650938207728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygame.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryGame " "Found entity 1: MemoryGame" {  } { { "MemoryGame.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/MemoryGame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/SYNC.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividerclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dividerClock " "Found entity 1: dividerClock" {  } { { "dividerClock.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/dividerClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAtest " "Found entity 1: VGAtest" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "casilla.sv(15) " "Verilog HDL information at casilla.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "casilla.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casilla.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650938217613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file casilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 casilla " "Found entity 1: casilla" {  } { { "casilla.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casilla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casillatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file casillatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 casillaTest " "Found entity 1: casillaTest" {  } { { "casillaTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casillaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.sv 1 1 " "Found 1 design units, including 1 entities, in source file move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file movetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveTest " "Found entity 1: moveTest" {  } { { "moveTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/moveTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650938217618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938217618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync VGA.sv(9) " "Verilog HDL Implicit Net warning at VGA.sv(9): created implicit net for \"sync\"" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938217618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGA.sv(13) " "Verilog HDL Implicit Net warning at VGA.sv(13): created implicit net for \"clk2\"" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938217618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk VGAtest.sv(13) " "Verilog HDL Implicit Net warning at VGAtest.sv(13): created implicit net for \"clk\"" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938217618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGAtest.sv(13) " "Verilog HDL Implicit Net warning at VGAtest.sv(13): created implicit net for \"clk2\"" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938217618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650938217647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move.sv(67) " "Verilog HDL assignment warning at move.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650938217648 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 move.sv(12) " "Output port \"c7\" at move.sv(12) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 move.sv(13) " "Output port \"c8\" at move.sv(13) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 move.sv(14) " "Output port \"c9\" at move.sv(14) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 move.sv(15) " "Output port \"c10\" at move.sv(15) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 move.sv(16) " "Output port \"c11\" at move.sv(16) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 move.sv(17) " "Output port \"c12\" at move.sv(17) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 move.sv(18) " "Output port \"c13\" at move.sv(18) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 move.sv(19) " "Output port \"c14\" at move.sv(19) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c15 move.sv(20) " "Output port \"c15\" at move.sv(20) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c16 move.sv(21) " "Output port \"c16\" at move.sv(21) has no driver" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650938217649 "|move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "casilla casilla:ca1 " "Elaborating entity \"casilla\" for hierarchy \"casilla:ca1\"" {  } { { "move.sv" "ca1" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938217650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c7\[0\] GND " "Pin \"c7\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7\[1\] GND " "Pin \"c7\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7\[2\] GND " "Pin \"c7\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7\[3\] GND " "Pin \"c7\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8\[0\] GND " "Pin \"c8\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8\[1\] GND " "Pin \"c8\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8\[2\] GND " "Pin \"c8\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8\[3\] GND " "Pin \"c8\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9\[0\] GND " "Pin \"c9\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9\[1\] GND " "Pin \"c9\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9\[2\] GND " "Pin \"c9\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9\[3\] GND " "Pin \"c9\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10\[0\] GND " "Pin \"c10\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10\[1\] GND " "Pin \"c10\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10\[2\] GND " "Pin \"c10\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10\[3\] GND " "Pin \"c10\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11\[0\] GND " "Pin \"c11\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c11[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11\[1\] GND " "Pin \"c11\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11\[2\] GND " "Pin \"c11\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11\[3\] GND " "Pin \"c11\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12\[0\] GND " "Pin \"c12\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12\[1\] GND " "Pin \"c12\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12\[2\] GND " "Pin \"c12\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c12[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12\[3\] GND " "Pin \"c12\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c12[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13\[0\] GND " "Pin \"c13\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13\[1\] GND " "Pin \"c13\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13\[2\] GND " "Pin \"c13\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13\[3\] GND " "Pin \"c13\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c13[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14\[0\] GND " "Pin \"c14\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14\[1\] GND " "Pin \"c14\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14\[2\] GND " "Pin \"c14\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14\[3\] GND " "Pin \"c14\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c14[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c15\[0\] GND " "Pin \"c15\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c15\[1\] GND " "Pin \"c15\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c15\[2\] GND " "Pin \"c15\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c15\[3\] GND " "Pin \"c15\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c15[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c16\[0\] GND " "Pin \"c16\[0\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c16[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c16\[1\] GND " "Pin \"c16\[1\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c16\[2\] GND " "Pin \"c16\[2\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c16\[3\] GND " "Pin \"c16\[3\]\" is stuck at GND" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650938218169 "|move|c16[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650938218169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650938218302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/output_files/Experimento.map.smsg " "Generated suppressed messages file C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/output_files/Experimento.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938218607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650938218735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650938218735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650938218786 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650938218786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650938218786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650938218786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650938218806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 19:56:58 2022 " "Processing ended: Mon Apr 25 19:56:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650938218806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650938218806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650938218806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650938218806 ""}
