# Xilinx CORE Generator 6.1.03i
# User = P3000
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in C:\CpuGen\Applications\Cpu16Bit\Xilinx\coregen.log
# lockprojectprops=false
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=C:\CpuGen\Applications\Cpu16Bit\Xilinx
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=Verilog VHDL
# xilinxfamily=Spartan3
# outputoption=OutputProducts
# overwritefiles=true
# simvendor=ModelSim
# expandedprojectpath=C:\CpuGen\Applications\Cpu16Bit\Xilinx
SETPROJECT .
Set current Project to C:\CpuGen\Applications\Cpu16Bit\Xilinx
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 1162
XIPCPJSENDCORES spartan3
