{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727208003868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208003888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:00:03 2024 " "Processing started: Tue Sep 24 17:00:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208003888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208003888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208003888 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1727208004537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208013034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behavioral " "Found design unit 1: flopr-behavioral" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013040 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208013040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013042 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208013042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavioral " "Found design unit 1: mux3-behavioral" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013044 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208013044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208013044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4 " "Elaborating entity \"mux4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727208013114 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y mux4.vhdl(23) " "VHDL Signal Declaration warning at mux4.vhdl(23): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727208013123 "|mux4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[11\] GND " "Pin \"y\[11\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[12\] GND " "Pin \"y\[12\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[13\] GND " "Pin \"y\[13\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[14\] GND " "Pin \"y\[14\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[15\] GND " "Pin \"y\[15\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[16\] GND " "Pin \"y\[16\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[17\] GND " "Pin \"y\[17\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[18\] GND " "Pin \"y\[18\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[19\] GND " "Pin \"y\[19\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[20\] GND " "Pin \"y\[20\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[21\] GND " "Pin \"y\[21\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[22\] GND " "Pin \"y\[22\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[23\] GND " "Pin \"y\[23\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[24\] GND " "Pin \"y\[24\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[25\] GND " "Pin \"y\[25\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[26\] GND " "Pin \"y\[26\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[27\] GND " "Pin \"y\[27\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[28\] GND " "Pin \"y\[28\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[29\] GND " "Pin \"y\[29\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[30\] GND " "Pin \"y\[30\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[31\] GND " "Pin \"y\[31\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208013598 "|mux4|y[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727208013598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727208013899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208013899 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "130 " "Design contains 130 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[0\] " "No output dependent on input pin \"d0\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[1\] " "No output dependent on input pin \"d0\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[2\] " "No output dependent on input pin \"d0\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[3\] " "No output dependent on input pin \"d0\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[4\] " "No output dependent on input pin \"d0\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[5\] " "No output dependent on input pin \"d0\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[6\] " "No output dependent on input pin \"d0\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[7\] " "No output dependent on input pin \"d0\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[8\] " "No output dependent on input pin \"d0\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[9\] " "No output dependent on input pin \"d0\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[10\] " "No output dependent on input pin \"d0\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[11\] " "No output dependent on input pin \"d0\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[12\] " "No output dependent on input pin \"d0\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[13\] " "No output dependent on input pin \"d0\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[14\] " "No output dependent on input pin \"d0\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[15\] " "No output dependent on input pin \"d0\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[16\] " "No output dependent on input pin \"d0\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[17\] " "No output dependent on input pin \"d0\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[18\] " "No output dependent on input pin \"d0\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[19\] " "No output dependent on input pin \"d0\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[20\] " "No output dependent on input pin \"d0\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[21\] " "No output dependent on input pin \"d0\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[22\] " "No output dependent on input pin \"d0\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[23\] " "No output dependent on input pin \"d0\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[24\] " "No output dependent on input pin \"d0\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[25\] " "No output dependent on input pin \"d0\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[26\] " "No output dependent on input pin \"d0\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[27\] " "No output dependent on input pin \"d0\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[28\] " "No output dependent on input pin \"d0\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[29\] " "No output dependent on input pin \"d0\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[30\] " "No output dependent on input pin \"d0\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[31\] " "No output dependent on input pin \"d0\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[0\] " "No output dependent on input pin \"d1\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[1\] " "No output dependent on input pin \"d1\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[2\] " "No output dependent on input pin \"d1\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[3\] " "No output dependent on input pin \"d1\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[4\] " "No output dependent on input pin \"d1\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[5\] " "No output dependent on input pin \"d1\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[6\] " "No output dependent on input pin \"d1\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[7\] " "No output dependent on input pin \"d1\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[8\] " "No output dependent on input pin \"d1\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[9\] " "No output dependent on input pin \"d1\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[10\] " "No output dependent on input pin \"d1\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[11\] " "No output dependent on input pin \"d1\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[12\] " "No output dependent on input pin \"d1\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[13\] " "No output dependent on input pin \"d1\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[14\] " "No output dependent on input pin \"d1\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[15\] " "No output dependent on input pin \"d1\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[16\] " "No output dependent on input pin \"d1\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[17\] " "No output dependent on input pin \"d1\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[18\] " "No output dependent on input pin \"d1\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[19\] " "No output dependent on input pin \"d1\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[20\] " "No output dependent on input pin \"d1\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[21\] " "No output dependent on input pin \"d1\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[22\] " "No output dependent on input pin \"d1\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[23\] " "No output dependent on input pin \"d1\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[24\] " "No output dependent on input pin \"d1\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[25\] " "No output dependent on input pin \"d1\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[26\] " "No output dependent on input pin \"d1\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[27\] " "No output dependent on input pin \"d1\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[28\] " "No output dependent on input pin \"d1\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[29\] " "No output dependent on input pin \"d1\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[30\] " "No output dependent on input pin \"d1\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[31\] " "No output dependent on input pin \"d1\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[0\] " "No output dependent on input pin \"d2\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[1\] " "No output dependent on input pin \"d2\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[2\] " "No output dependent on input pin \"d2\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[3\] " "No output dependent on input pin \"d2\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[4\] " "No output dependent on input pin \"d2\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[5\] " "No output dependent on input pin \"d2\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[6\] " "No output dependent on input pin \"d2\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[7\] " "No output dependent on input pin \"d2\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[8\] " "No output dependent on input pin \"d2\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[9\] " "No output dependent on input pin \"d2\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[10\] " "No output dependent on input pin \"d2\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[11\] " "No output dependent on input pin \"d2\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[12\] " "No output dependent on input pin \"d2\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[13\] " "No output dependent on input pin \"d2\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[14\] " "No output dependent on input pin \"d2\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[15\] " "No output dependent on input pin \"d2\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[16\] " "No output dependent on input pin \"d2\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[17\] " "No output dependent on input pin \"d2\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[18\] " "No output dependent on input pin \"d2\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[19\] " "No output dependent on input pin \"d2\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[20\] " "No output dependent on input pin \"d2\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[21\] " "No output dependent on input pin \"d2\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[22\] " "No output dependent on input pin \"d2\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[23\] " "No output dependent on input pin \"d2\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[24\] " "No output dependent on input pin \"d2\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[25\] " "No output dependent on input pin \"d2\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[26\] " "No output dependent on input pin \"d2\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[27\] " "No output dependent on input pin \"d2\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[28\] " "No output dependent on input pin \"d2\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[29\] " "No output dependent on input pin \"d2\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[30\] " "No output dependent on input pin \"d2\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[31\] " "No output dependent on input pin \"d2\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d2[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[0\] " "No output dependent on input pin \"d3\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[1\] " "No output dependent on input pin \"d3\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[2\] " "No output dependent on input pin \"d3\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[3\] " "No output dependent on input pin \"d3\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[4\] " "No output dependent on input pin \"d3\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[5\] " "No output dependent on input pin \"d3\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[6\] " "No output dependent on input pin \"d3\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[7\] " "No output dependent on input pin \"d3\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[8\] " "No output dependent on input pin \"d3\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[9\] " "No output dependent on input pin \"d3\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[10\] " "No output dependent on input pin \"d3\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[11\] " "No output dependent on input pin \"d3\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[12\] " "No output dependent on input pin \"d3\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[13\] " "No output dependent on input pin \"d3\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[14\] " "No output dependent on input pin \"d3\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[15\] " "No output dependent on input pin \"d3\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[16\] " "No output dependent on input pin \"d3\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[17\] " "No output dependent on input pin \"d3\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[18\] " "No output dependent on input pin \"d3\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[19\] " "No output dependent on input pin \"d3\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[20\] " "No output dependent on input pin \"d3\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[21\] " "No output dependent on input pin \"d3\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[22\] " "No output dependent on input pin \"d3\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[23\] " "No output dependent on input pin \"d3\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[24\] " "No output dependent on input pin \"d3\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[25\] " "No output dependent on input pin \"d3\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[26\] " "No output dependent on input pin \"d3\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[27\] " "No output dependent on input pin \"d3\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[28\] " "No output dependent on input pin \"d3\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[29\] " "No output dependent on input pin \"d3\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[30\] " "No output dependent on input pin \"d3\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[31\] " "No output dependent on input pin \"d3\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|d3[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[0\] " "No output dependent on input pin \"s\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|s[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[1\] " "No output dependent on input pin \"s\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208013977 "|mux4|s[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727208013977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727208013981 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727208013981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727208013981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208014001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:00:14 2024 " "Processing ended: Tue Sep 24 17:00:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208014001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208014001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208014001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208014001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727208015403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208015407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:00:14 2024 " "Processing started: Tue Sep 24 17:00:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208015407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727208015407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscsingle -c riscsingle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727208015407 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727208016521 ""}
{ "Info" "0" "" "Project  = riscsingle" {  } {  } 0 0 "Project  = riscsingle" 0 0 "Fitter" 0 0 1727208016521 ""}
{ "Info" "0" "" "Revision = riscsingle" {  } {  } 0 0 "Revision = riscsingle" 0 0 "Fitter" 0 0 1727208016521 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1727208016610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscsingle 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"riscsingle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727208016624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727208016669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727208016669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727208016896 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1727208016919 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727208017076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727208017076 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727208017100 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727208017100 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727208017101 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727208017101 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727208017101 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727208017101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727208017105 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "162 162 " "No exact pin location assignment(s) for 162 pins of 162 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1727208017357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscsingle.sdc " "Synopsys Design Constraints File file not found: 'riscsingle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727208017623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727208017623 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1727208017623 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1727208017625 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727208017625 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1727208017626 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727208017626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727208017633 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727208017634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727208017634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727208017635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727208017636 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727208017637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727208017637 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727208017637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727208017637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727208017638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727208017638 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "162 unused 2.5V 130 32 0 " "Number of I/O pins in group: 162 (unused VREF, 2.5V VCCIO, 130 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1727208017643 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1727208017643 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1727208017643 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727208017645 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1727208017645 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1727208017645 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727208017782 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1727208017796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727208018808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727208018881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727208018911 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727208019785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727208019785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727208020218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727208021288 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727208021288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727208021382 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1727208021382 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727208021382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727208021384 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727208021532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727208021543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727208021804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727208021805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727208022160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727208022643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/output_files/riscsingle.fit.smsg " "Generated suppressed messages file C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/output_files/riscsingle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727208023001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5624 " "Peak virtual memory: 5624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208023351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:00:23 2024 " "Processing ended: Tue Sep 24 17:00:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208023351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208023351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208023351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727208023351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727208024347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208024352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:00:24 2024 " "Processing started: Tue Sep 24 17:00:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208024352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727208024352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscsingle -c riscsingle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727208024352 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1727208026027 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727208026126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208026782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:00:26 2024 " "Processing ended: Tue Sep 24 17:00:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208026782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208026782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208026782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727208026782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727208027410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727208027978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208027982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:00:27 2024 " "Processing started: Tue Sep 24 17:00:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208027982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727208027982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscsingle -c riscsingle " "Command: quartus_sta riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727208027982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727208028097 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1727208028222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727208028253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727208028253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscsingle.sdc " "Synopsys Design Constraints File file not found: 'riscsingle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1727208028464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727208028465 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1727208028465 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1727208028465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727208028465 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1727208028466 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727208028467 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1727208028482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727208028488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028492 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1727208028496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208028524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727208028531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727208028559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727208028972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727208029104 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1727208029105 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1727208029106 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1727208029106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029169 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727208029175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727208029314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1727208029314 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1727208029314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1727208029314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727208029333 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727208029951 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727208029951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208029999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:00:29 2024 " "Processing ended: Tue Sep 24 17:00:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208029999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208029999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208029999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727208029999 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Quartus Prime Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727208030704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727208033405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208033410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:00:33 2024 " "Processing started: Tue Sep 24 17:00:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208033410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727208033410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp riscsingle -c riscsingle --netlist_type=sgate " "Command: quartus_npp riscsingle -c riscsingle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727208033410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208033559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:00:33 2024 " "Processing ended: Tue Sep 24 17:00:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208033559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208033559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208033559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727208033559 ""}
