[2025-09-15 15:33:55] START suite=spec trace=410.bwaves-2097B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-2097B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2696969 heartbeat IPC: 3.708 cumulative IPC: 3.708 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5364159 heartbeat IPC: 3.749 cumulative IPC: 3.728 (Simulation time: 00 hr 01 min 23 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5364159 cumulative IPC: 3.728 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5364159 cumulative IPC: 3.728 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12590899 heartbeat IPC: 1.384 cumulative IPC: 1.384 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 19801983 heartbeat IPC: 1.387 cumulative IPC: 1.385 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 26990196 heartbeat IPC: 1.391 cumulative IPC: 1.387 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 34197030 heartbeat IPC: 1.388 cumulative IPC: 1.387 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 41425334 heartbeat IPC: 1.383 cumulative IPC: 1.387 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 48588893 heartbeat IPC: 1.396 cumulative IPC: 1.388 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 55783010 heartbeat IPC: 1.39 cumulative IPC: 1.388 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 63003109 heartbeat IPC: 1.385 cumulative IPC: 1.388 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 70226723 heartbeat IPC: 1.384 cumulative IPC: 1.388 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 72048512 cumulative IPC: 1.388 (Simulation time: 00 hr 13 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 72048512 cumulative IPC: 1.388 (Simulation time: 00 hr 13 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-2097B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.388 instructions: 100000000 cycles: 72048512
CPU 0 Branch Prediction Accuracy: 83.76% MPKI: 4.529 Average ROB Occupancy at Mispredict: 211.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.529
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6529209
LQ_STALL: 10362029
SQ_STALL: 296


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 337.74557
REPLAY_LOAD: 67.0168
NON_REPLAY_LOAD: 33.608597

== Total ==
ADDR_TRANS: 209740
REPLAY_LOAD: 187446
NON_REPLAY_LOAD: 6132023

== Counts ==
ADDR_TRANS: 621
REPLAY_LOAD: 2797
NON_REPLAY_LOAD: 182454

cpu0->cpu0_STLB TOTAL        ACCESS:     101616 HIT:      73784 MISS:      27832 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     101616 HIT:      73784 MISS:      27832 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 597 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2009992 HIT:     142607 MISS:    1867385 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1882247 HIT:      94171 MISS:    1788076 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      47054 HIT:          0 MISS:      47054 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      47055 HIT:      47055 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      33636 HIT:       1381 MISS:      32255 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 174.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8003066 HIT:    8003066 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8003066 HIT:    8003066 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   38765934 HIT:   36236054 MISS:    2529880 MSHR_MERGE:     566943
cpu0->cpu0_L1D LOAD         ACCESS:   31223981 HIT:   28819475 MISS:    2404506 MSHR_MERGE:     522259
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7486235 HIT:    7394497 MISS:      91738 MSHR_MERGE:      44684
cpu0->cpu0_L1D TRANSLATION  ACCESS:      55718 HIT:      22082 MISS:      33636 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 178.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6645552 HIT:    6645552 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    6645552 HIT:    6645552 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   36809093 HIT:   36668157 MISS:     140936 MSHR_MERGE:      39320
cpu0->cpu0_DTLB LOAD         ACCESS:   36809093 HIT:   36668157 MISS:     140936 MSHR_MERGE:      39320
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 168.8 cycles
cpu0->LLC TOTAL        ACCESS:    1914383 HIT:      47026 MISS:    1867357 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1788076 HIT:         23 MISS:    1788053 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47054 HIT:          0 MISS:      47054 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      46998 HIT:      46998 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      32255 HIT:          5 MISS:      32250 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 143.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         50
  ROW_BUFFER_MISS:    1867307
  AVG DBUS CONGESTED CYCLE: 3.1
Channel 0 WQ ROW_BUFFER_HIT:       2216
  ROW_BUFFER_MISS:      44768
  FULL:          0
Channel 0 REFRESHES ISSUED:       6004
[2025-09-15 15:47:11] END   suite=spec trace=410.bwaves-2097B (rc=0)
