LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY bigALU IS
    PORT(
        i_SigA, i_SigB : IN  STD_LOGIC_VECTOR(8 downto 0); -- 9-bit significands (1.fraction)
        o_Sum          : OUT STD_LOGIC_VECTOR(8 downto 0);
        o_CarryOut     : OUT STD_LOGIC
    );
END bigALU;

ARCHITECTURE structural OF bigALU IS
    SIGNAL int_Sum, int_CarryOut : STD_LOGIC_VECTOR(8 downto 0);
    SIGNAL gnd : STD_LOGIC := '0';

    -- Your atomic 1-bit adder component [cite: 122]
    COMPONENT oneBitAdder
    PORT(
        i_CarryIn         : IN  STD_LOGIC;
        i_Ai, i_Bi        : IN  STD_LOGIC;
        o_Sum, o_CarryOut : OUT STD_LOGIC);
    END COMPONENT;

BEGIN
    -- Bit 0 (LSB)
    add0: oneBitAdder
        PORT MAP (
            i_CarryIn  => gnd,
            i_Ai       => i_SigA(0),
            i_Bi       => i_SigB(0),
            o_Sum      => int_Sum(0),
            o_CarryOut => int_CarryOut(0)
        );

    -- Bits 1 through 8 (Structural RTL loop) [cite: 120]
    gen_adder: FOR i IN 1 TO 8 GENERATE
        add_inst: oneBitAdder
            PORT MAP (
                i_CarryIn  => int_CarryOut(i-1), -- Ripple from previous bit
                i_Ai       => i_SigA(i),
                i_Bi       => i_SigB(i),
                o_Sum      => int_Sum(i),
                o_CarryOut => int_CarryOut(i)
            );
    END GENERATE;

    -- Output Driver
    o_Sum      <= int_Sum;
    o_CarryOut <= int_CarryOut(8); -- Overflow bit for normalization step 

END structural;