Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/VLSI/Assignment3/model_test_bench_isim_par.exe -prj D:/VLSI/Assignment3/model_test_bench_par.prj work.model_test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/VLSI/Assignment3/netgen/par/vending_machine_timesim.v" into library work
Analyzing Verilog file "D:/VLSI/Assignment3/model_test_bench.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module ffsrce
Compiling module X_FF
Compiling module X_LUT6(INIT=64'b1111111100000000...
Compiling module X_CKBUF
Compiling module X_BUF
Compiling module X_ONE
Compiling module vending_machine
Compiling module model_test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable D:/VLSI/Assignment3/model_test_bench_isim_par.exe
Fuse Memory Usage: 29452 KB
Fuse CPU Usage: 515 ms
