#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f90e9f0c1e0 .scope module, "j_type_prueba" "j_type_prueba" 2 1;
 .timescale 0 0;
v0x7f90e9f26580_0 .net "ALUControl", 0 3, v0x7f90e9f1caf0_0;  1 drivers
v0x7f90e9f26660_0 .net "ALUOp", 0 1, v0x7f90e9f1da80_0;  1 drivers
v0x7f90e9f26740_0 .net "ALUOpImmmediate", 0 2, v0x7f90e9f1db30_0;  1 drivers
v0x7f90e9f26810_0 .net "ALUSrc", 0 0, v0x7f90e9f1dbe0_0;  1 drivers
v0x7f90e9f268e0_0 .net "Branch", 0 0, v0x7f90e9f1dc90_0;  1 drivers
v0x7f90e9f269f0_0 .net "Jump", 0 0, v0x7f90e9f1dd40_0;  1 drivers
v0x7f90e9f26ac0_0 .net "MemRead", 0 2, v0x7f90e9f1de10_0;  1 drivers
v0x7f90e9f26b90_0 .net "MemToReg", 0 1, v0x7f90e9f1deb0_0;  1 drivers
v0x7f90e9f26c60_0 .net "MemWrite", 0 1, v0x7f90e9f1df60_0;  1 drivers
v0x7f90e9f26d70_0 .var "Opcode", 0 5;
v0x7f90e9f26e00_0 .net "RegDst", 0 0, v0x7f90e9f1e120_0;  1 drivers
v0x7f90e9f26ed0_0 .net "RegWrite", 0 1, v0x7f90e9f1e1c0_0;  1 drivers
v0x7f90e9f26fa0_0 .net "alures", 0 31, v0x7f90e9f1c660_0;  1 drivers
v0x7f90e9f27030_0 .var "clk", 0 0;
v0x7f90e9f270c0_0 .net "data", 0 31, v0x7f90e9f1e880_0;  1 drivers
v0x7f90e9f27190_0 .net "eliminar2", 0 31, L_0x7f90e9f29760;  1 drivers
v0x7f90e9f27260_0 .net "fandout", 0 31, L_0x7f90e9f28fe0;  1 drivers
v0x7f90e9f27430_0 .var "func", 0 5;
v0x7f90e9f274c0_0 .net "in", 0 31, v0x7f90e9f22fa0_0;  1 drivers
v0x7f90e9f27550_0 .net "instruction", 0 31, v0x7f90e9f1ef40_0;  1 drivers
v0x7f90e9f275e0_0 .net "jaddress", 0 31, v0x7f90e9f25340_0;  1 drivers
v0x7f90e9f27670_0 .net "out", 0 31, v0x7f90e9f23fa0_0;  1 drivers
v0x7f90e9f27700_0 .net "outand", 0 0, L_0x7f90e9f288e0;  1 drivers
v0x7f90e9f277d0_0 .net "outpcshift", 0 31, L_0x7f90e9f28760;  1 drivers
v0x7f90e9f278a0_0 .var "rad1", 0 4;
v0x7f90e9f27930_0 .var "rad2", 0 4;
v0x7f90e9f27a00_0 .net "readdata1", 0 31, v0x7f90e9f247c0_0;  1 drivers
v0x7f90e9f27a90_0 .net "readdata2", 0 31, v0x7f90e9f24890_0;  1 drivers
v0x7f90e9f27b20_0 .var "reset", 0 0;
v0x7f90e9f27bb0_0 .net "resmux", 0 31, L_0x7f90e9f2aba0;  1 drivers
v0x7f90e9f27c80_0 .var "shiftin", 0 25;
v0x7f90e9f27d10_0 .net "shiftout", 0 27, L_0x7f90e9f28440;  1 drivers
v0x7f90e9f27de0_0 .net "shiftout2", 0 31, L_0x7f90e9f28640;  1 drivers
v0x7f90e9f27330_0 .var "sign_in", 0 15;
v0x7f90e9f28070_0 .net "sign_out", 0 31, L_0x7f90e9f2a090;  1 drivers
v0x7f90e9f28180_0 .var "writeadd", 0 4;
v0x7f90e9f28210_0 .net "writedata", 0 31, L_0x7f90e9f2bbc0;  1 drivers
v0x7f90e9f282a0_0 .net "writereg", 0 4, L_0x7f90e9f29ec0;  1 drivers
v0x7f90e9f28370_0 .net "zero", 0 0, v0x7f90e9f1c750_0;  1 drivers
S_0x7f90e9f0c340 .scope module, "alu1" "alu" 2 54, 3 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 4 "ALUControl"
    .port_info 4 /OUTPUT 32 "res"
    .port_info 5 /OUTPUT 1 "zero"
v0x7f90e9f04cb0_0 .net "ALUControl", 0 3, v0x7f90e9f1caf0_0;  alias, 1 drivers
v0x7f90e9f1c450_0 .net "clk", 0 0, v0x7f90e9f27030_0;  1 drivers
v0x7f90e9f1c4f0_0 .net "in1", 0 31, v0x7f90e9f247c0_0;  alias, 1 drivers
v0x7f90e9f1c5b0_0 .net "in2", 0 31, L_0x7f90e9f2aba0;  alias, 1 drivers
v0x7f90e9f1c660_0 .var "res", 0 31;
v0x7f90e9f1c750_0 .var "zero", 0 0;
E_0x7f90e9f0be20 .event negedge, v0x7f90e9f1c450_0;
E_0x7f90e9f099f0 .event posedge, v0x7f90e9f1c450_0;
E_0x7f90e9f04b90 .event edge, v0x7f90e9f04cb0_0, v0x7f90e9f1c4f0_0, v0x7f90e9f1c5b0_0;
S_0x7f90e9f1c880 .scope module, "aluc1" "alu_control" 2 51, 4 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 3 "ALUOpImmmediate"
    .port_info 2 /INPUT 6 "func"
    .port_info 3 /OUTPUT 4 "ALUControl"
L_0x7f90e9f2a290 .functor AND 6, L_0x7f90e9f2a1b0, v0x7f90e9f27430_0, C4<111111>, C4<111111>;
L_0x7f90e9f2a480 .functor AND 3, L_0x7f90e9f2a340, v0x7f90e9f1db30_0, C4<111>, C4<111>;
v0x7f90e9f1caf0_0 .var "ALUControl", 0 3;
v0x7f90e9f1cbc0_0 .net "ALUOp", 0 1, v0x7f90e9f1da80_0;  alias, 1 drivers
v0x7f90e9f1cc60_0 .net "ALUOpImmmediate", 0 2, v0x7f90e9f1db30_0;  alias, 1 drivers
v0x7f90e9f1cd20_0 .net *"_s1", 5 0, L_0x7f90e9f2a1b0;  1 drivers
L_0x105e575f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1cdd0_0 .net *"_s12", 0 0, L_0x105e575f0;  1 drivers
v0x7f90e9f1cec0_0 .net *"_s13", 2 0, L_0x7f90e9f2a480;  1 drivers
L_0x105e575a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1cf70_0 .net *"_s4", 3 0, L_0x105e575a8;  1 drivers
v0x7f90e9f1d020_0 .net *"_s5", 5 0, L_0x7f90e9f2a290;  1 drivers
v0x7f90e9f1d0d0_0 .net *"_s9", 2 0, L_0x7f90e9f2a340;  1 drivers
v0x7f90e9f1d1e0_0 .net "func", 0 5, v0x7f90e9f27430_0;  1 drivers
E_0x7f90e9f1ca90 .event edge, L_0x7f90e9f2a480;
E_0x7f90e9f1cac0 .event edge, L_0x7f90e9f2a290;
L_0x7f90e9f2a1b0 .concat [ 2 4 0 0], v0x7f90e9f1da80_0, L_0x105e575a8;
L_0x7f90e9f2a340 .concat [ 2 1 0 0], v0x7f90e9f1da80_0, L_0x105e575f0;
S_0x7f90e9f1d2f0 .scope module, "and1" "andm" 2 44, 5 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f90e9f288e0 .functor AND 1, v0x7f90e9f1c750_0, v0x7f90e9f1dc90_0, C4<1>, C4<1>;
v0x7f90e9f1d4f0_0 .net "in1", 0 0, v0x7f90e9f1c750_0;  alias, 1 drivers
v0x7f90e9f1d580_0 .net "in2", 0 0, v0x7f90e9f1dc90_0;  alias, 1 drivers
v0x7f90e9f1d610_0 .net "out", 0 0, L_0x7f90e9f288e0;  alias, 1 drivers
S_0x7f90e9f1d710 .scope module, "con1" "control" 2 39, 6 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 3 "MemRead"
    .port_info 5 /OUTPUT 2 "MemToReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 3 "ALUOpImmmediate"
    .port_info 8 /OUTPUT 2 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 2 "RegWrite"
v0x7f90e9f1da80_0 .var "ALUOp", 0 1;
v0x7f90e9f1db30_0 .var "ALUOpImmmediate", 0 2;
v0x7f90e9f1dbe0_0 .var "ALUSrc", 0 0;
v0x7f90e9f1dc90_0 .var "Branch", 0 0;
v0x7f90e9f1dd40_0 .var "Jump", 0 0;
v0x7f90e9f1de10_0 .var "MemRead", 0 2;
v0x7f90e9f1deb0_0 .var "MemToReg", 0 1;
v0x7f90e9f1df60_0 .var "MemWrite", 0 1;
v0x7f90e9f1e010_0 .net "Opcode", 0 5, v0x7f90e9f26d70_0;  1 drivers
v0x7f90e9f1e120_0 .var "RegDst", 0 0;
v0x7f90e9f1e1c0_0 .var "RegWrite", 0 1;
E_0x7f90e9f1da30 .event edge, v0x7f90e9f1e010_0;
S_0x7f90e9f1e380 .scope module, "data1" "data_memory" 2 55, 7 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "writedata"
    .port_info 3 /INPUT 3 "MemRead"
    .port_info 4 /INPUT 2 "MemWrite"
    .port_info 5 /OUTPUT 32 "data"
v0x7f90e9f1e5c0_0 .net "MemRead", 0 2, v0x7f90e9f1de10_0;  alias, 1 drivers
v0x7f90e9f1e650_0 .net "MemWrite", 0 1, v0x7f90e9f1df60_0;  alias, 1 drivers
v0x7f90e9f1e700_0 .net "address", 0 31, v0x7f90e9f1c660_0;  alias, 1 drivers
v0x7f90e9f1e7d0_0 .net "clk", 0 0, v0x7f90e9f27030_0;  alias, 1 drivers
v0x7f90e9f1e880_0 .var "data", 0 31;
v0x7f90e9f1e950 .array "datamem", 0 2047, 0 7;
v0x7f90e9f1e9e0_0 .net "writedata", 0 31, v0x7f90e9f24890_0;  alias, 1 drivers
S_0x7f90e9f1eb10 .scope module, "in1" "InstructionMemory" 2 38, 8 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7f90e9f1ed10_0 .net "address", 0 31, v0x7f90e9f23fa0_0;  alias, 1 drivers
v0x7f90e9f1edd0_0 .net "clk", 0 0, v0x7f90e9f27030_0;  alias, 1 drivers
v0x7f90e9f1eeb0 .array "insmem", 0 2047, 0 7;
v0x7f90e9f1ef40_0 .var "instruction", 0 31;
S_0x7f90e9f1f000 .scope module, "mux1" "ins_mux_reg" 2 49, 9 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "RegDst"
    .port_info 3 /OUTPUT 5 "out"
v0x7f90e9f1f210_0 .net "RegDst", 0 0, v0x7f90e9f1e120_0;  alias, 1 drivers
v0x7f90e9f1f2d0_0 .net *"_s0", 31 0, L_0x7f90e9f29840;  1 drivers
L_0x105e57488 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1f370_0 .net *"_s11", 30 0, L_0x105e57488;  1 drivers
L_0x105e574d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1f430_0 .net/2u *"_s12", 31 0, L_0x105e574d0;  1 drivers
v0x7f90e9f1f4e0_0 .net *"_s14", 0 0, L_0x7f90e9f29cc0;  1 drivers
L_0x105e57518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1f5c0_0 .net/2u *"_s16", 4 0, L_0x105e57518;  1 drivers
v0x7f90e9f1f670_0 .net *"_s18", 4 0, L_0x7f90e9f29d60;  1 drivers
L_0x105e573f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1f720_0 .net *"_s3", 30 0, L_0x105e573f8;  1 drivers
L_0x105e57440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1f7d0_0 .net/2u *"_s4", 31 0, L_0x105e57440;  1 drivers
v0x7f90e9f1f8e0_0 .net *"_s6", 0 0, L_0x7f90e9f29920;  1 drivers
v0x7f90e9f1f980_0 .net *"_s8", 31 0, L_0x7f90e9f29a40;  1 drivers
v0x7f90e9f1fa30_0 .net "in1", 0 4, v0x7f90e9f27930_0;  1 drivers
v0x7f90e9f1fae0_0 .net "in2", 0 4, v0x7f90e9f28180_0;  1 drivers
v0x7f90e9f1fb90_0 .net "out", 0 4, L_0x7f90e9f29ec0;  alias, 1 drivers
L_0x7f90e9f29840 .concat [ 1 31 0 0], v0x7f90e9f1e120_0, L_0x105e573f8;
L_0x7f90e9f29920 .cmp/eq 32, L_0x7f90e9f29840, L_0x105e57440;
L_0x7f90e9f29a40 .concat [ 1 31 0 0], v0x7f90e9f1e120_0, L_0x105e57488;
L_0x7f90e9f29cc0 .cmp/eq 32, L_0x7f90e9f29a40, L_0x105e574d0;
L_0x7f90e9f29d60 .functor MUXZ 5, L_0x105e57518, v0x7f90e9f28180_0, L_0x7f90e9f29cc0, C4<>;
L_0x7f90e9f29ec0 .functor MUXZ 5, L_0x7f90e9f29d60, v0x7f90e9f27930_0, L_0x7f90e9f29920, C4<>;
S_0x7f90e9f1fca0 .scope module, "mux2" "reg_mux_alu" 2 53, 10 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7f90e9f1feb0_0 .net *"_s0", 31 0, L_0x7f90e9f2a550;  1 drivers
L_0x105e576c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1ff40_0 .net *"_s11", 30 0, L_0x105e576c8;  1 drivers
L_0x105e57710 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f1ffe0_0 .net/2u *"_s12", 31 0, L_0x105e57710;  1 drivers
v0x7f90e9f200a0_0 .net *"_s14", 0 0, L_0x7f90e9f2a930;  1 drivers
L_0x105e57758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f20140_0 .net/2u *"_s16", 31 0, L_0x105e57758;  1 drivers
v0x7f90e9f20230_0 .net *"_s18", 31 0, L_0x7f90e9f2aa50;  1 drivers
L_0x105e57638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f202e0_0 .net *"_s3", 30 0, L_0x105e57638;  1 drivers
L_0x105e57680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f20390_0 .net/2u *"_s4", 31 0, L_0x105e57680;  1 drivers
v0x7f90e9f20440_0 .net *"_s6", 0 0, L_0x7f90e9f2a670;  1 drivers
v0x7f90e9f20550_0 .net *"_s8", 31 0, L_0x7f90e9f2a7b0;  1 drivers
v0x7f90e9f205f0_0 .net "alusrc", 0 0, v0x7f90e9f1dbe0_0;  alias, 1 drivers
v0x7f90e9f206a0_0 .net "in1", 0 31, v0x7f90e9f24890_0;  alias, 1 drivers
v0x7f90e9f20730_0 .net "in2", 0 31, L_0x7f90e9f2a090;  alias, 1 drivers
v0x7f90e9f207c0_0 .net "out", 0 31, L_0x7f90e9f2aba0;  alias, 1 drivers
L_0x7f90e9f2a550 .concat [ 1 31 0 0], v0x7f90e9f1dbe0_0, L_0x105e57638;
L_0x7f90e9f2a670 .cmp/eq 32, L_0x7f90e9f2a550, L_0x105e57680;
L_0x7f90e9f2a7b0 .concat [ 1 31 0 0], v0x7f90e9f1dbe0_0, L_0x105e576c8;
L_0x7f90e9f2a930 .cmp/eq 32, L_0x7f90e9f2a7b0, L_0x105e57710;
L_0x7f90e9f2aa50 .functor MUXZ 32, L_0x105e57758, L_0x7f90e9f2a090, L_0x7f90e9f2a930, C4<>;
L_0x7f90e9f2aba0 .functor MUXZ 32, L_0x7f90e9f2aa50, v0x7f90e9f24890_0, L_0x7f90e9f2a670, C4<>;
S_0x7f90e9f208c0 .scope module, "mux3" "data_mux_reg" 2 56, 11 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 32 "aluout"
    .port_info 2 /INPUT 32 "lui"
    .port_info 3 /INPUT 32 "pcaddress"
    .port_info 4 /INPUT 2 "MemToReg"
    .port_info 5 /OUTPUT 32 "finalres"
v0x7f90e9f20bb0_0 .net "MemToReg", 0 1, v0x7f90e9f1deb0_0;  alias, 1 drivers
v0x7f90e9f20c60_0 .net *"_s0", 31 0, L_0x7f90e9f2ad40;  1 drivers
L_0x105e57830 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f20cf0_0 .net *"_s11", 29 0, L_0x105e57830;  1 drivers
L_0x105e57878 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f20d80_0 .net/2u *"_s12", 31 0, L_0x105e57878;  1 drivers
v0x7f90e9f20e30_0 .net *"_s14", 0 0, L_0x7f90e9f2b060;  1 drivers
v0x7f90e9f20f10_0 .net *"_s16", 31 0, L_0x7f90e9f2b180;  1 drivers
L_0x105e578c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f20fc0_0 .net *"_s19", 29 0, L_0x105e578c0;  1 drivers
L_0x105e57908 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f21070_0 .net/2u *"_s20", 31 0, L_0x105e57908;  1 drivers
v0x7f90e9f21120_0 .net *"_s22", 0 0, L_0x7f90e9f29bc0;  1 drivers
v0x7f90e9f21230_0 .net *"_s24", 31 0, L_0x7f90e9f2b4f0;  1 drivers
L_0x105e57950 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f212d0_0 .net *"_s27", 29 0, L_0x105e57950;  1 drivers
L_0x105e57998 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f21380_0 .net/2u *"_s28", 31 0, L_0x105e57998;  1 drivers
L_0x105e577a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f21430_0 .net *"_s3", 29 0, L_0x105e577a0;  1 drivers
v0x7f90e9f214e0_0 .net *"_s30", 0 0, L_0x7f90e9f2b610;  1 drivers
L_0x105e579e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f21580_0 .net/2u *"_s32", 31 0, L_0x105e579e0;  1 drivers
v0x7f90e9f21630_0 .net *"_s34", 31 0, L_0x7f90e9f2b730;  1 drivers
v0x7f90e9f216e0_0 .net *"_s36", 31 0, L_0x7f90e9f2b860;  1 drivers
v0x7f90e9f21870_0 .net *"_s38", 31 0, L_0x7f90e9f2b980;  1 drivers
L_0x105e577e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f21900_0 .net/2u *"_s4", 31 0, L_0x105e577e8;  1 drivers
v0x7f90e9f219b0_0 .net *"_s6", 0 0, L_0x7f90e9f2ade0;  1 drivers
v0x7f90e9f21a50_0 .net *"_s8", 31 0, L_0x7f90e9f2af00;  1 drivers
v0x7f90e9f21b00_0 .net "aluout", 0 31, v0x7f90e9f1c660_0;  alias, 1 drivers
v0x7f90e9f21be0_0 .net "data", 0 31, v0x7f90e9f1e880_0;  alias, 1 drivers
v0x7f90e9f21c70_0 .net "finalres", 0 31, L_0x7f90e9f2bbc0;  alias, 1 drivers
v0x7f90e9f21d00_0 .net "lui", 0 31, L_0x7f90e9f2a090;  alias, 1 drivers
v0x7f90e9f21d90_0 .net "pcaddress", 0 31, v0x7f90e9f23fa0_0;  alias, 1 drivers
L_0x7f90e9f2ad40 .concat [ 2 30 0 0], v0x7f90e9f1deb0_0, L_0x105e577a0;
L_0x7f90e9f2ade0 .cmp/eq 32, L_0x7f90e9f2ad40, L_0x105e577e8;
L_0x7f90e9f2af00 .concat [ 2 30 0 0], v0x7f90e9f1deb0_0, L_0x105e57830;
L_0x7f90e9f2b060 .cmp/eq 32, L_0x7f90e9f2af00, L_0x105e57878;
L_0x7f90e9f2b180 .concat [ 2 30 0 0], v0x7f90e9f1deb0_0, L_0x105e578c0;
L_0x7f90e9f29bc0 .cmp/eq 32, L_0x7f90e9f2b180, L_0x105e57908;
L_0x7f90e9f2b4f0 .concat [ 2 30 0 0], v0x7f90e9f1deb0_0, L_0x105e57950;
L_0x7f90e9f2b610 .cmp/eq 32, L_0x7f90e9f2b4f0, L_0x105e57998;
L_0x7f90e9f2b730 .functor MUXZ 32, L_0x105e579e0, v0x7f90e9f1e880_0, L_0x7f90e9f2b610, C4<>;
L_0x7f90e9f2b860 .functor MUXZ 32, L_0x7f90e9f2b730, v0x7f90e9f23fa0_0, L_0x7f90e9f29bc0, C4<>;
L_0x7f90e9f2b980 .functor MUXZ 32, L_0x7f90e9f2b860, L_0x7f90e9f2a090, L_0x7f90e9f2b060, C4<>;
L_0x7f90e9f2bbc0 .functor MUXZ 32, L_0x7f90e9f2b980, v0x7f90e9f1c660_0, L_0x7f90e9f2ade0, C4<>;
S_0x7f90e9f21e90 .scope module, "mux4" "control_mux_pc" 2 46, 12 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "jump"
    .port_info 3 /OUTPUT 32 "out"
v0x7f90e9f220c0_0 .net *"_s0", 31 0, L_0x7f90e9f291c0;  1 drivers
L_0x105e57320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f22180_0 .net *"_s11", 30 0, L_0x105e57320;  1 drivers
L_0x105e57368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f22220_0 .net/2u *"_s12", 31 0, L_0x105e57368;  1 drivers
v0x7f90e9f222c0_0 .net *"_s14", 0 0, L_0x7f90e9f294a0;  1 drivers
L_0x105e573b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f22360_0 .net/2u *"_s16", 31 0, L_0x105e573b0;  1 drivers
v0x7f90e9f22450_0 .net *"_s18", 31 0, L_0x7f90e9f295c0;  1 drivers
L_0x105e57290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f22500_0 .net *"_s3", 30 0, L_0x105e57290;  1 drivers
L_0x105e572d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f225b0_0 .net/2u *"_s4", 31 0, L_0x105e572d8;  1 drivers
v0x7f90e9f22660_0 .net *"_s6", 0 0, L_0x7f90e9f29260;  1 drivers
v0x7f90e9f22770_0 .net *"_s8", 31 0, L_0x7f90e9f29340;  1 drivers
v0x7f90e9f22810_0 .net "in1", 0 31, v0x7f90e9f25340_0;  alias, 1 drivers
v0x7f90e9f228c0_0 .net "in2", 0 31, L_0x7f90e9f28fe0;  alias, 1 drivers
v0x7f90e9f22970_0 .net "jump", 0 0, v0x7f90e9f1dd40_0;  alias, 1 drivers
v0x7f90e9f22a20_0 .net "out", 0 31, L_0x7f90e9f29760;  alias, 1 drivers
L_0x7f90e9f291c0 .concat [ 1 31 0 0], v0x7f90e9f1dd40_0, L_0x105e57290;
L_0x7f90e9f29260 .cmp/eq 32, L_0x7f90e9f291c0, L_0x105e572d8;
L_0x7f90e9f29340 .concat [ 1 31 0 0], v0x7f90e9f1dd40_0, L_0x105e57320;
L_0x7f90e9f294a0 .cmp/eq 32, L_0x7f90e9f29340, L_0x105e57368;
L_0x7f90e9f295c0 .functor MUXZ 32, L_0x105e573b0, L_0x7f90e9f28fe0, L_0x7f90e9f294a0, C4<>;
L_0x7f90e9f29760 .functor MUXZ 32, L_0x7f90e9f295c0, v0x7f90e9f25340_0, L_0x7f90e9f29260, C4<>;
S_0x7f90e9f22ae0 .scope module, "mux5" "rad1_mux_pc" 2 47, 13 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 6 "func"
    .port_info 3 /OUTPUT 32 "out"
v0x7f90e9f22d50_0 .net "func", 0 5, v0x7f90e9f27430_0;  alias, 1 drivers
v0x7f90e9f22e20_0 .net "in1", 0 31, L_0x7f90e9f29760;  alias, 1 drivers
v0x7f90e9f22ed0_0 .net "in2", 0 31, v0x7f90e9f247c0_0;  alias, 1 drivers
v0x7f90e9f22fa0_0 .var "out", 0 31;
E_0x7f90e9f22cf0 .event edge, v0x7f90e9f1d1e0_0, v0x7f90e9f1c4f0_0, v0x7f90e9f22a20_0;
S_0x7f90e9f23090 .scope module, "mux6" "pc4_mux_sl2add" 2 45, 14 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "opt"
    .port_info 3 /OUTPUT 32 "out"
v0x7f90e9f232a0_0 .net *"_s0", 31 0, L_0x7f90e9f28950;  1 drivers
L_0x105e571b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f23360_0 .net *"_s11", 30 0, L_0x105e571b8;  1 drivers
L_0x105e57200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f23410_0 .net/2u *"_s12", 31 0, L_0x105e57200;  1 drivers
v0x7f90e9f234d0_0 .net *"_s14", 0 0, L_0x7f90e9f28c90;  1 drivers
L_0x105e57248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f23570_0 .net/2u *"_s16", 31 0, L_0x105e57248;  1 drivers
v0x7f90e9f23660_0 .net *"_s18", 31 0, L_0x7f90e9f28e50;  1 drivers
L_0x105e57128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f23710_0 .net *"_s3", 30 0, L_0x105e57128;  1 drivers
L_0x105e57170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f237c0_0 .net/2u *"_s4", 31 0, L_0x105e57170;  1 drivers
v0x7f90e9f23870_0 .net *"_s6", 0 0, L_0x7f90e9f28a70;  1 drivers
v0x7f90e9f23980_0 .net *"_s8", 31 0, L_0x7f90e9f28b90;  1 drivers
v0x7f90e9f23a20_0 .net "in1", 0 31, v0x7f90e9f23fa0_0;  alias, 1 drivers
v0x7f90e9f23ac0_0 .net "in2", 0 31, L_0x7f90e9f28760;  alias, 1 drivers
v0x7f90e9f23b70_0 .net "opt", 0 0, L_0x7f90e9f288e0;  alias, 1 drivers
v0x7f90e9f23c00_0 .net "out", 0 31, L_0x7f90e9f28fe0;  alias, 1 drivers
L_0x7f90e9f28950 .concat [ 1 31 0 0], L_0x7f90e9f288e0, L_0x105e57128;
L_0x7f90e9f28a70 .cmp/eq 32, L_0x7f90e9f28950, L_0x105e57170;
L_0x7f90e9f28b90 .concat [ 1 31 0 0], L_0x7f90e9f288e0, L_0x105e571b8;
L_0x7f90e9f28c90 .cmp/eq 32, L_0x7f90e9f28b90, L_0x105e57200;
L_0x7f90e9f28e50 .functor MUXZ 32, L_0x105e57248, L_0x7f90e9f28760, L_0x7f90e9f28c90, C4<>;
L_0x7f90e9f28fe0 .functor MUXZ 32, L_0x7f90e9f28e50, v0x7f90e9f23fa0_0, L_0x7f90e9f28a70, C4<>;
S_0x7f90e9f23d00 .scope module, "pc1" "pc" 2 37, 15 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "out"
v0x7f90e9f23f00_0 .net "clk", 0 0, v0x7f90e9f27030_0;  alias, 1 drivers
v0x7f90e9f23fa0_0 .var "out", 0 31;
v0x7f90e9f24040_0 .net "reset", 0 0, v0x7f90e9f27b20_0;  1 drivers
S_0x7f90e9f24140 .scope module, "reg1" "reg_file" 2 52, 16 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readadd1"
    .port_info 2 /INPUT 5 "readadd2"
    .port_info 3 /INPUT 5 "writeadd"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 2 "RegWrite"
    .port_info 6 /OUTPUT 32 "readdata1"
    .port_info 7 /OUTPUT 32 "readdata2"
v0x7f90e9f243f0_0 .net "RegWrite", 0 1, v0x7f90e9f1e1c0_0;  alias, 1 drivers
v0x7f90e9f244a0_0 .net "clk", 0 0, v0x7f90e9f27030_0;  alias, 1 drivers
v0x7f90e9f245b0_0 .var "lui", 0 31;
v0x7f90e9f24660_0 .net "readadd1", 0 4, v0x7f90e9f278a0_0;  1 drivers
v0x7f90e9f246f0_0 .net "readadd2", 0 4, v0x7f90e9f27930_0;  alias, 1 drivers
v0x7f90e9f247c0_0 .var "readdata1", 0 31;
v0x7f90e9f24890_0 .var "readdata2", 0 31;
v0x7f90e9f24960 .array "regmem", 0 31, 0 31;
v0x7f90e9f249f0_0 .net "writeadd", 0 4, L_0x7f90e9f29ec0;  alias, 1 drivers
v0x7f90e9f24b00_0 .net "writedata", 0 31, L_0x7f90e9f2bbc0;  alias, 1 drivers
S_0x7f90e9f24c20 .scope module, "shift1" "pc_shift_left" 2 40, 17 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in"
    .port_info 1 /OUTPUT 28 "out"
L_0x105e57008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f24e10_0 .net/2u *"_s0", 0 0, L_0x105e57008;  1 drivers
L_0x105e57050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f24ed0_0 .net/2u *"_s2", 0 0, L_0x105e57050;  1 drivers
v0x7f90e9f24f70_0 .net "in", 0 25, v0x7f90e9f27c80_0;  1 drivers
v0x7f90e9f25000_0 .net "out", 0 27, L_0x7f90e9f28440;  alias, 1 drivers
L_0x7f90e9f28440 .concat [ 1 1 26 0], L_0x105e57050, L_0x105e57008, v0x7f90e9f27c80_0;
S_0x7f90e9f250e0 .scope module, "shift2" "shift_plus_pc" 2 41, 18 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "shiftin"
    .port_info 1 /INPUT 32 "pcin"
    .port_info 2 /OUTPUT 32 "jaddress"
v0x7f90e9f25340_0 .var "jaddress", 0 31;
v0x7f90e9f25410_0 .net "pcin", 0 31, v0x7f90e9f23fa0_0;  alias, 1 drivers
v0x7f90e9f25520_0 .net "shiftin", 0 27, L_0x7f90e9f28440;  alias, 1 drivers
E_0x7f90e9f25300 .event edge, v0x7f90e9f1ed10_0, v0x7f90e9f25000_0;
S_0x7f90e9f255f0 .scope module, "shift3" "immediate_shift_left" 2 42, 19 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x7f90e9f258d0_0 .net *"_s1", 29 0, L_0x7f90e9f285a0;  1 drivers
L_0x105e57098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f25980_0 .net/2u *"_s2", 0 0, L_0x105e57098;  1 drivers
L_0x105e570e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f25a20_0 .net/2u *"_s4", 0 0, L_0x105e570e0;  1 drivers
v0x7f90e9f25ab0_0 .net "in", 0 31, L_0x7f90e9f2a090;  alias, 1 drivers
v0x7f90e9f25b80_0 .net "out", 0 31, L_0x7f90e9f28640;  alias, 1 drivers
L_0x7f90e9f285a0 .part L_0x7f90e9f2a090, 0, 30;
L_0x7f90e9f28640 .concat [ 1 1 30 0], L_0x105e570e0, L_0x105e57098, L_0x7f90e9f285a0;
S_0x7f90e9f25c50 .scope module, "shift4" "pc_add_shift2" 2 43, 20 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x7f90e9f25e50_0 .net "in1", 0 31, v0x7f90e9f23fa0_0;  alias, 1 drivers
v0x7f90e9f25ef0_0 .net "in2", 0 31, L_0x7f90e9f28640;  alias, 1 drivers
v0x7f90e9f25fb0_0 .net "out", 0 31, L_0x7f90e9f28760;  alias, 1 drivers
L_0x7f90e9f28760 .arith/sum 32, v0x7f90e9f23fa0_0, L_0x7f90e9f28640;
S_0x7f90e9f260b0 .scope module, "sign1" "sign_extend" 2 50, 21 1 0, S_0x7f90e9f0c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "sign_in"
    .port_info 1 /OUTPUT 32 "sign_out"
L_0x7f90e9f29fe0 .functor BUFZ 16, v0x7f90e9f27330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f90e9f262a0_0 .net *"_s3", 15 0, L_0x7f90e9f29fe0;  1 drivers
L_0x105e57560 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f90e9f26360_0 .net/2u *"_s7", 15 0, L_0x105e57560;  1 drivers
v0x7f90e9f26400_0 .net "sign_in", 0 15, v0x7f90e9f27330_0;  1 drivers
v0x7f90e9f264b0_0 .net "sign_out", 0 31, L_0x7f90e9f2a090;  alias, 1 drivers
L_0x7f90e9f2a090 .concat8 [ 16 16 0 0], L_0x7f90e9f29fe0, L_0x105e57560;
    .scope S_0x7f90e9f23d00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90e9f23fa0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f90e9f23d00;
T_1 ;
    %wait E_0x7f90e9f0be20;
    %load/vec4 v0x7f90e9f24040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f90e9f23fa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f90e9f23fa0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90e9f23fa0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f90e9f1eb10;
T_2 ;
    %vpi_call 8 14 "$readmemb", "j_instructions_insmem.txt", v0x7f90e9f1eeb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f90e9f1eb10;
T_3 ;
    %wait E_0x7f90e9f099f0;
    %load/vec4 v0x7f90e9f1ed10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1eeb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1ef40_0, 4, 8;
    %load/vec4 v0x7f90e9f1ed10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1eeb0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1ef40_0, 4, 8;
    %load/vec4 v0x7f90e9f1ed10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1eeb0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1ef40_0, 4, 8;
    %ix/getv 4, v0x7f90e9f1ed10_0;
    %load/vec4a v0x7f90e9f1eeb0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1ef40_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f90e9f1d710;
T_4 ;
    %wait E_0x7f90e9f1da30;
    %load/vec4 v0x7f90e9f1e010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90e9f1de10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1deb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f90e9f1da80_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90e9f1db30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1df60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90e9f1e1c0_0, 0, 2;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f90e9f250e0;
T_5 ;
    %wait E_0x7f90e9f25300;
    %load/vec4 v0x7f90e9f25410_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f90e9f25340_0, 4, 5;
    %load/vec4 v0x7f90e9f25520_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f90e9f25340_0, 4, 5;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f90e9f22ae0;
T_6 ;
    %wait E_0x7f90e9f22cf0;
    %load/vec4 v0x7f90e9f22d50_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f90e9f22ed0_0;
    %store/vec4 v0x7f90e9f22fa0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f90e9f22e20_0;
    %store/vec4 v0x7f90e9f22fa0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f90e9f1c880;
T_7 ;
    %wait E_0x7f90e9f1cac0;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.0 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.2 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.4 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.6 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.8 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1d1e0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f90e9f1c880;
T_8 ;
    %wait E_0x7f90e9f1ca90;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1cc60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_8.0 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1cc60_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_8.2 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1cc60_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_8.4 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1cc60_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_8.6 ;
    %load/vec4 v0x7f90e9f1cbc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90e9f1cc60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f90e9f1caf0_0, 0, 4;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f90e9f24140;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x7f90e9f24140;
T_10 ;
    %wait E_0x7f90e9f099f0;
    %load/vec4 v0x7f90e9f24660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f24960, 4;
    %assign/vec4 v0x7f90e9f247c0_0, 0;
    %load/vec4 v0x7f90e9f246f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f24960, 4;
    %assign/vec4 v0x7f90e9f24890_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f90e9f24140;
T_11 ;
    %wait E_0x7f90e9f0be20;
    %load/vec4 v0x7f90e9f243f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7f90e9f24b00_0;
    %load/vec4 v0x7f90e9f249f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %vpi_call 16 54 "$writememb", "out.txt", v0x7f90e9f24960 {0 0 0};
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7f90e9f24b00_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f245b0_0, 4, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f245b0_0, 4, 16;
    %load/vec4 v0x7f90e9f245b0_0;
    %load/vec4 v0x7f90e9f249f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %vpi_call 16 60 "$writememb", "out.txt", v0x7f90e9f24960 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f90e9f24b00_0;
    %load/vec4 v0x7f90e9f249f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90e9f24960, 0, 4;
    %vpi_call 16 64 "$writememb", "out.txt", v0x7f90e9f24960 {0 0 0};
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f90e9f0c340;
T_12 ;
    %wait E_0x7f90e9f04b90;
    %load/vec4 v0x7f90e9f04cb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %add;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %sub;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %and;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %or;
    %inv;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %or;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x7f90e9f1c4f0_0;
    %load/vec4 v0x7f90e9f1c5b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f90e9f1c660_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f90e9f0c340;
T_13 ;
    %wait E_0x7f90e9f099f0;
    %load/vec4 v0x7f90e9f1c660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90e9f1c750_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1c750_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f90e9f0c340;
T_14 ;
    %wait E_0x7f90e9f0be20;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f90e9f1c660_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f1c750_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f90e9f1e380;
T_15 ;
    %vpi_call 7 12 "$readmemb", "datamem.txt", v0x7f90e9f1e950 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7f90e9f1e380;
T_16 ;
    %wait E_0x7f90e9f0be20;
    %load/vec4 v0x7f90e9f1e650_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7f90e9f1e700_0;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %vpi_call 7 22 "$writememb", "out2.txt", v0x7f90e9f1e950 {0 0 0};
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %vpi_call 7 27 "$writememb", "out2.txt", v0x7f90e9f1e950 {0 0 0};
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f90e9f1e9e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f90e9f1e950, 4, 0;
    %vpi_call 7 31 "$writememb", "out2.txt", v0x7f90e9f1e950 {0 0 0};
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f90e9f1e380;
T_17 ;
    %wait E_0x7f90e9f099f0;
    %load/vec4 v0x7f90e9f1e5c0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %ix/getv 4, v0x7f90e9f1e700_0;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %jmp T_17.4;
T_17.3 ;
    %ix/getv 4, v0x7f90e9f1e700_0;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %load/vec4 v0x7f90e9f1e700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f90e9f1e950, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f90e9f1e880_0, 4, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f90e9f0c1e0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90e9f27b20_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7f90e9f28180_0, 0, 5;
    %delay 30, 0;
    %load/vec4 v0x7f90e9f27b20_0;
    %nor/r;
    %store/vec4 v0x7f90e9f27b20_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7f90e9f0c1e0;
T_19 ;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7f90e9f26d70_0, 0;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0x7f90e9f27c80_0, 0;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f90e9f278a0_0, 0;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f90e9f27930_0, 0;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7f90e9f27430_0, 0;
    %load/vec4 v0x7f90e9f27550_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7f90e9f27330_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7f90e9f27030_0;
    %nor/r;
    %store/vec4 v0x7f90e9f27030_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f90e9f0c1e0;
T_20 ;
    %delay 20, 0;
    %load/vec4 v0x7f90e9f26d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %vpi_call 2 80 "$display", "JR readata 1 = %b ---- new pc = %b , time=%d", v0x7f90e9f27a00_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.1 ;
    %vpi_call 2 81 "$display", "J address = %b ---- new pc = %b , time=%d", v0x7f90e9f275e0_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.2 ;
    %vpi_call 2 82 "$display", "JAL old pc = %b ---- new pc = %b , time=%d", v0x7f90e9f28210_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.3 ;
    %vpi_call 2 83 "$display", "BEQ pc+imm = %b ---- new pc = %b , time=%d", v0x7f90e9f277d0_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.4 ;
    %vpi_call 2 84 "$display", "BNE pc+imm = %b ---- new pc = %b , time=%d", v0x7f90e9f277d0_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.5 ;
    %vpi_call 2 85 "$display", "BGEZ pc+imm = %b ---- new pc = %b , time=%d", v0x7f90e9f277d0_0, v0x7f90e9f274c0_0, $time {0 0 0};
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "j_instructions_tb.v";
    "alu.v";
    "alu_control.v";
    "and.v";
    "control.v";
    "data_memory.v";
    "ins_mem.v";
    "ins_mux_reg.v";
    "reg_mux_alu.v";
    "data_mux_reg.v";
    "control_mux_pc.v";
    "rad1_mux_pc.v";
    "pc4_mux_sl2add.v";
    "pc.v";
    "reg_file.v";
    "pc_shift_left.v";
    "shift_plus_pc.v";
    "immediate_shift_left.v";
    "pc_add_shift2.v";
    "sign_extend.v";
