{% extends "base.html"%}
{% load static %}

{% block title %}
  Parity Generator
{% endblock %}

{% block content%}
<section class="breadcrumbs" style="font-family:Montserrat;">
  <div class="container">

    <div class="d-flex justify-content-between align-items-center">
      <ol>
        <li><a href="/">Home</a></li>
        <li>Parity Generator</li>
      </ol>
    </div>

  </div>
</section>
<div class="row my-3" data-aos="fade-up">
  {% include "sidebar.html" %}
  <div id="page-content-wrapper" class="col-lg-7 border-left border-right mb-5">

    <div align="justify", class="container-fluid" style="font-family:Lora;">
      <h1 id="Intro" class="mt-4" style="font-family:Raleway;">Parity Generator</h1>
      <hr>
      <p>The parity generating technique is one of the most widely used error detection techniques for the data transmission.</p>
      <p>In digital systems, when binary data is transmitted and processed , data may be subjected to noise so that such noise can alter 0s to 1s and 1s to 0s , in the data.</p>
      <p>Hence, parity bit is added to the data in order to make the number of 1s either even or odd.</p>
      <p>Thus , it is used to detect errors during the transmission of binary data.</p>
      <p>The message containing the data bits along with the parity bit is transmitted from transmitter node to receiver node.</p>
      <p>At the receiving end, the number of 1s in the message is counted and if it doesn’t match with the transmitted one ,there’s some error in data.</p>
      <p>A parity generator is a combinational logic circuit that generates the parity bit in the transmitter.</p>
      <p>On the other hand, a circuit that checks the parity in the receiver is called parity checker.</p>
      <p>A combined circuit or devices of parity generators and parity checkers are commonly used in digital systems to detect the single bit errors in the transmitted data word.</p>
      <p>A limitation for the system is that it can only detect errors if an unwanted single bit change occurs.</p>
      
      <div class="text-center">
        <img class="img-fluid" src="{% static "img/gates/parity_gen.png"%}" alt="">
        <h5 class="text-center">Fig. Block Diagram of Parity Generator</h5>
    </div>
    <br>
    <p>Let’s understand how we make a truth table for parity generation and then implement it in Verilog HDL.</p>
    <hr>
    <br>
    <h3 id="TT1" class="font-weight-bold" style="font-size:1.25rem;">Even Parity Generator :</h3>
    <p><b>Truth Table</b></p>
    <table class="table table-bordered text-center m-auto">
        <thead class="thead-dark">
          <tr>
            <th colspan="3" class="border-right">Data Bits</th>
            <th>Parity Bit</th>
          </tr>
        </thead>
        <tbody>
          <tr><th>B<sub>2</sub></th><th>B<sub>1</sub></th><th>B<sub>0</sub></th><th>P<sub>e</sub></th></tr>
          <tr><th>0</th><th>0</th><th>0</th><th>0</th></tr>
          <tr><th>0</th><th>0</th><th>1</th><th>1</th></tr>
          <tr><th>0</th><th>1</th><th>0</th><th>1</th></tr>
          <tr><th>0</th><th>1</th><th>1</th><th>0</th></tr>
          <tr><th>1</th><th>0</th><th>0</th><th>1</th></tr>
          <tr><th>1</th><th>0</th><th>1</th><th>0</th></tr>
          <tr><th>1</th><th>1</th><th>0</th><th>0</th></tr>
          <tr><th>1</th><th>1</th><th>1</th><th>1</th></tr>
        </tbody>
  </table>
  <br>
  
  <p>The Boolean expression for parity bit in even parity generator can be written as :</p>
   <p>P<sub>e</sub> = B<sub>2</sub> &#8853 B<sub>1</sub> &#8853 B<sub>0</sub></p> 
  <br>
<h3 id="Code1" class="font-weight-bold" style="font-size:1.25rem;">Verilog Codes:</h3><br>
<p><b>Gate Level:</b></p>

<div>
<pre class="line-numbers"><code class="language-verilog">module even_parity_generator_gate(bin , pe);
    input [2:0]bin;
    output pe;
    
    xor X1(pe , bin[0] , bin[1] , bin[2] );
    
endmodule</code></pre>
</div>
<br>
<p><b>Dataflow Level:</b></p>
<div>
    <pre class="line-numbers"><code class="language-verilog">module even_parity_generator_dataflow( bin , pe);
    input [2:0]bin;
    output pe;
        
    assign pe = bin[0]^bin[1]^bin[2] ;
        
endmodule</code></pre>
    </div>
    <br>
    <p><b>Behavioural Level:</b></p>
    <div>
        <pre class="line-numbers"><code class="language-verilog">   module even_parity_generator_behavioural( bin , pe);
    input [2:0]bin;
    output reg pe;
            
    always@(bin)
        begin
            case(bin)
               3'b000 : pe = 0;
               3'b001 : pe = 1;
               3'b010 : pe = 1;
               3'b011 : pe = 0;
               3'b100 : pe = 1;
               3'b101 : pe = 0;
               3'b110 : pe = 0;
               3'b111 : pe = 1;
            endcase
        end
            
endmodule</code></pre>
        </div>
        <br>
        <p><b>Testbench Code:</b></p>
        <div>
            <pre class="line-numbers"><code class="language-verilog">module even_parity_generator_tb;
    reg [2:0]bin;
    wire pe;
    integer i;
    even_parity_generator_behavioural DUT(bin , pe);// The instantiation depends on the design file
    //So it can be either even_parity_generator_dataflow or even_parity_generator_gate
    initial
        begin
            for( i=0; i<8 ; i=i+1)
                begin
                    bin<=i ; #10 ;
                end
            $finish;
        end
endmodule</code></pre>
            </div>
            <br>
            <h3 id="Sim1" class="font-weight-bold" style="font-size:1.25rem;">Simulation Result:</h3>
            <div class="text-center">
                <img class="img-fluid" src="{% static "img/gates/parity_gens.jpg"%}" alt="">
            </div><br>
<hr>
<br>

<h3 id="TT2" class="font-weight-bold" style="font-size:1.25rem;">Odd Parity Generator :</h3>
    <p><b>Truth Table</b></p>
    <table class="table table-bordered text-center m-auto">
        <thead class="thead-dark">
          <tr>
            <th colspan="3" class="border-right">Data Bits</th>
            <th>Parity Bit</th>
          </tr>
        </thead>
        <tbody>
          <tr><th>B<sub>2</sub></th><th>B<sub>1</sub></th><th>B<sub>0</sub></th><th>P<sub>o</sub></th></tr>
          <tr><th>0</th><th>0</th><th>0</th><th>1</th></tr>
          <tr><th>0</th><th>0</th><th>1</th><th>0</th></tr>
          <tr><th>0</th><th>1</th><th>0</th><th>0</th></tr>
          <tr><th>0</th><th>1</th><th>1</th><th>1</th></tr>
          <tr><th>1</th><th>0</th><th>0</th><th>0</th></tr>
          <tr><th>1</th><th>0</th><th>1</th><th>1</th></tr>
          <tr><th>1</th><th>1</th><th>0</th><th>1</th></tr>
          <tr><th>1</th><th>1</th><th>1</th><th>0</th></tr>
        </tbody>
  </table>
  <br>
  
  <p>The Boolean expression for parity bit in odd parity generator can be written as :</p>
   <p>P<sub>o</sub> = (B<sub>2</sub> &#8853 B<sub>1</sub> &#8853 B<sub>0</sub>)' </p> 
  <br>
<h3 id="Code2" class="font-weight-bold" style="font-size:1.25rem;">Verilog Codes:</h3><br>
<p><b>Gate Level:</b></p>

<div>
<pre class="line-numbers"><code class="language-verilog">module odd_parity_generator_gate( bin , po);
    input [2:0]bin;
    output po;
    wire po_not;
    
    xor X1(po_not , bin[0] , bin[1] , bin[2] );
    not N1(po , po_not);
    
endmodule</code></pre>
</div>
<br>
<p><b>Dataflow Level:</b></p>
<div>
    <pre class="line-numbers"><code class="language-verilog">module odd_parity_generator_dataflow( bin , po);
    input [2:0]bin;
    output po;
        
    assign po = ~ ( bin[0]^bin[1]^bin[2] ) ;
        
endmodule</code></pre>
    </div>
    <br>
    <p><b>Behavioural Level:</b></p>
    <div>
        <pre class="line-numbers"><code class="language-verilog">module odd_parity_generator_behavioural( bin , po);
    input [2:0]bin;
    output reg po;
            
    always@(bin)
        begin
            case(bin)
               3'b000 : po = 1;
               3'b001 : po = 0;
               3'b010 : po = 0;
               3'b011 : po = 1;
               3'b100 : po = 0;
               3'b101 : po = 1;
               3'b110 : po = 1;
               3'b111 : po = 0;
            endcase
        end
            
endmodule</code></pre>
        </div>
        <br>
        <p><b>Testbench Code:</b></p>
        <div>
            <pre class="line-numbers"><code class="language-verilog">module odd_parity_generator_tb;
    reg [2:0]bin;
    wire po;
    integer i;
    odd_parity_generator_behavioural DUT(bin , po);// The instantiation depends on the design file
    //So it can be either odd_parity_generator_dataflow or odd_parity_generator_gate
    initial
        begin
            for( i=0; i<8 ; i=i+1)
                begin
                    bin<=i ; #10 ;
                end
            $finish;
        end
endmodule</code></pre>
            </div>
            <br>
            <h3 id="Sim2" class="font-weight-bold" style="font-size:1.25rem;">Simulation Result:</h3>
            <div class="text-center">
                <img class="img-fluid" src="{% static "img/gates/parity_gent.jpg"%}" alt="">
            </div>

    </div>
  </div>


  <div id="in-this-article" class="d-none col-lg-2 d-xl-block">
    <div class="sticky">
      <h2 class="in-this-article-heading">In this article</h2>
      <div class="list-group w-75">
        <a href="#Intro" class="list-group-item list-group-item-action bg-light">Intro</a>
        <a href="#TT1" class="list-group-item list-group-item-action bg-light">Even Parity Generator - Truth Table</a>
        <a href="#Code1" class="list-group-item list-group-item-action bg-light">Even Parity Generator - Verilog Codes</a>
        <a href="#Sim1" class="list-group-item list-group-item-action bg-light">Even Parity Generator - Simulation Result</a>
        <a href="#TT2" class="list-group-item list-group-item-action bg-light">Odd Parity Generator - Truth Table</a>
        <a href="#Code2" class="list-group-item list-group-item-action bg-light">Odd Parity Generator - Verilog Codes</a>
        <a href="#Sim2" class="list-group-item list-group-item-action bg-light">Odd Parity Generator - Simulation Result</a>
      </div>
    </div>
  </div>
</div>
<script>
  document.getElementById('parity_generator').classList.add('active')
</script>
{% endblock %}

