<!doctype html>
<html>
<head>
<title>QSPIDMA_DST_STS (QSPI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___qspi.html")>QSPI Module</a> &gt; QSPIDMA_DST_STS (QSPI) Register</p><h1>QSPIDMA_DST_STS (QSPI) Register</h1>
<h2>QSPIDMA_DST_STS (QSPI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>QSPIDMA_DST_STS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000808</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FF0F0808</span> (QSPI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">mixed<span class="tooltiptext2rr">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>General DST DMA Status</td></tr>
</table>
<p></p>
<h2>QSPIDMA_DST_STS (QSPI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:16</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td>DONE_CNT</td><td class="center">15:13</td><td class="tooltip3rr">wtc<span class="tooltiptext2rr">Readable, write a 1 to clear</span></td><td class="hex center">0x0</td><td>Number of completed DST DMA transfers that have not been acknowledged by software:<br/>000 - all finished transfers have been acknowledged;<br/>001 - one finished transfer is still outstanding;<br/>etc<br/>111 - seven or more finished transfers is still outstanding.<br/>A finished transfer is acknowledged by clearing the interrupt status flag 'DONE". This count is cleared by an explicit write of 3b111 to this field.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">12:5</td><td class="tooltip3rr grayback">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 4:1</td><td class="tooltip3rr grayback">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>BUSY</td><td class="center"> 0</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>BUSY=1: The QSPI DMA stream->memory channel is busy processing the current command and cannot accept a new command.<br/>BUSY=0: implies DMA is DONE with the transfer, the DST FIFO and any associated pipeline registers are empty. DMA may accept a new command.<br/>Note that, BUSY essentially indicates that the DMA still has remaining work to do. BUSY will reflect this status irrespective of whether the PAUSE_* is asserted or not.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>