<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.02.12.18:15:52"
 outputDirectory="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s1" kind="nios_custom_instruction" start="0">
   <property name="CIName" value="" />
   <property name="NPort" value="4" />
   <property name="clockCycle" value="0" />
   <property name="clockCycleType" value="COMBINATORIAL" />
   <property name="opcodeExtension" value="0" />
   <property name="opcodeExtensionLocked" value="true" />
   <property name="opcodeExtensionLockedValue" value="224" />
   <property name="operands" value="2" />
   <port name="s1_dataa" direction="input" role="dataa" width="32" />
   <port name="s1_datab" direction="input" role="datab" width="32" />
   <port name="s1_n" direction="input" role="n" width="4" />
   <port name="s1_result" direction="output" role="result" width="32" />
  </interface>
  <interface name="s2" kind="nios_custom_instruction" start="0">
   <property name="CIName" value="" />
   <property name="NPort" value="3" />
   <property name="clockCycle" value="1" />
   <property name="clockCycleType" value="VARIABLE" />
   <property name="opcodeExtension" value="0" />
   <property name="opcodeExtensionLocked" value="true" />
   <property name="opcodeExtensionLockedValue" value="248" />
   <property name="operands" value="2" />
   <port name="s2_clk" direction="input" role="clk" width="1" />
   <port name="s2_clk_en" direction="input" role="clk_en" width="1" />
   <port name="s2_dataa" direction="input" role="dataa" width="32" />
   <port name="s2_datab" direction="input" role="datab" width="32" />
   <port name="s2_n" direction="input" role="n" width="3" />
   <port name="s2_reset" direction="input" role="reset" width="1" />
   <port name="s2_reset_req" direction="input" role="reset_req" width="1" />
   <port name="s2_start" direction="input" role="start" width="1" />
   <port name="s2_done" direction="output" role="done" width="1" />
   <port name="s2_result" direction="output" role="result" width="32" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="floating_point:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1550006147,AUTO_UNIQUE_ID=(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios_custom_instr_floating_point_2:15.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,deviceFamily=Cyclone IV E,sqrtf_enabled=1(altera_nios_custom_instr_floating_point_2_combi:15.1:)(altera_nios_custom_instr_floating_point_2_multi:15.1:sqrtf_enabled=1))"
   instancePathKey="floating_point"
   kind="floating_point"
   version="1.0"
   name="floating_point">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1550006147" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/floating_point.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/floating_point_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:floating_point "floating_point"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="floating_point"><![CDATA["<b>floating_point</b>" reuses <b>altera_nios_custom_instr_floating_point_2</b> "<b>submodules/floating_point_nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:altera_nios_custom_instr_floating_point_2 "submodules/floating_point_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>floating_point</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="floating_point">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2:15.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,deviceFamily=Cyclone IV E,sqrtf_enabled=1(altera_nios_custom_instr_floating_point_2_combi:15.1:)(altera_nios_custom_instr_floating_point_2_multi:15.1:sqrtf_enabled=1)"
   instancePathKey="floating_point:.:nios_custom_instr_floating_point_2_0"
   kind="altera_nios_custom_instr_floating_point_2"
   version="15.1"
   name="floating_point_nios_custom_instr_floating_point_2_0">
  <parameter name="sqrtf_enabled" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/floating_point_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="floating_point"
     as="nios_custom_instr_floating_point_2_0" />
  <messages>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:altera_nios_custom_instr_floating_point_2 "submodules/floating_point_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>floating_point</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="floating_point">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_combi:15.1:"
   instancePathKey="floating_point:.:nios_custom_instr_floating_point_2_0:.:fpci_combi"
   kind="altera_nios_custom_instr_floating_point_2_combi"
   version="15.1"
   name="fpoint2_combi">
  <generatedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="floating_point_nios_custom_instr_floating_point_2_0"
     as="fpci_combi" />
  <messages>
   <message level="Debug" culprit="floating_point">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_multi:15.1:sqrtf_enabled=1"
   instancePathKey="floating_point:.:nios_custom_instr_floating_point_2_0:.:fpci_multi"
   kind="altera_nios_custom_instr_floating_point_2_multi"
   version="15.1"
   name="fpoint2_multi">
  <parameter name="sqrtf_enabled" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Emanuel-notebook/Desktop/FPGA proyecto final/2019-02-11/prototipo1/floating_point/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="floating_point_nios_custom_instr_floating_point_2_0"
     as="fpci_multi" />
  <messages>
   <message level="Debug" culprit="floating_point">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
</deploy>
