

================================================================
== Vivado HLS Report for 'compress'
================================================================
* Date:           Sat Jul 27 13:52:52 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        accelerating_blake2s
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.696 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1416|     1416| 14.160 us | 14.160 us |  1416|  1416|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_G_fu_554  |G      |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 2  |     1380|     1380|       138|          -|          -|    10|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     173|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     256|     537|    -|
|Memory           |        2|      -|      96|      20|    0|
|Multiplexer      |        -|      -|       -|     490|    -|
|Register         |        -|      -|     176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     528|    1220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+-------+-----+-----+-----+
    |   Instance   | Module| BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------+-------+---------+-------+-----+-----+-----+
    |grp_G_fu_554  |G      |        0|      0|  256|  537|    0|
    +--------------+-------+---------+-------+-----+-----+-----+
    |Total         |       |        0|      0|  256|  537|    0|
    +--------------+-------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |IV_V_U        |compress_IV_V        |        0|  32|   4|    0|     8|   32|     1|          256|
    |SIGMA_V_0_U   |compress_SIGMA_V_0   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_1_U   |compress_SIGMA_V_1   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_10_U  |compress_SIGMA_V_10  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_11_U  |compress_SIGMA_V_11  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_12_U  |compress_SIGMA_V_12  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_13_U  |compress_SIGMA_V_13  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_14_U  |compress_SIGMA_V_14  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_15_U  |compress_SIGMA_V_15  |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_2_U   |compress_SIGMA_V_2   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_3_U   |compress_SIGMA_V_3   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_4_U   |compress_SIGMA_V_4   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_5_U   |compress_SIGMA_V_5   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_6_U   |compress_SIGMA_V_6   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_7_U   |compress_SIGMA_V_7   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_8_U   |compress_SIGMA_V_8   |        0|   4|   1|    0|    10|    4|     1|           40|
    |SIGMA_V_9_U   |compress_SIGMA_V_9   |        0|   4|   1|    0|    10|    4|     1|           40|
    |v_V_U         |compress_v_V         |        2|   0|   0|    0|    16|   32|     1|          512|
    +--------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                     |        2|  96|  20|    0|   184|  128|    18|         1408|
    +--------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_635_p2          |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_733_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_599_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln20_fu_593_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_629_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln39_fu_727_p2    |   icmp   |      0|  0|  11|           4|           5|
    |h_V_d0                 |    xor   |      0|  0|  32|          32|          32|
    |xor_ln22_fu_611_p2     |    xor   |      0|  0|   5|           4|           5|
    |xor_ln40_fu_745_p2     |    xor   |      0|  0|   5|           4|           5|
    |xor_ln719_2_fu_756_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln719_fu_622_p2    |    xor   |      0|  0|  32|          32|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 173|         128|          98|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  117|         25|    1|         25|
    |grp_G_fu_554_a  |   27|          5|    4|         20|
    |grp_G_fu_554_b  |   27|          5|    4|         20|
    |grp_G_fu_554_c  |   27|          5|    5|         25|
    |grp_G_fu_554_d  |   27|          5|    5|         25|
    |h_V_address0    |   21|          4|    3|         12|
    |i1_0_reg_532    |    9|          2|    4|          8|
    |i2_0_reg_543    |    9|          2|    4|          8|
    |i_0_reg_520     |    9|          2|    4|          8|
    |m_V_address0    |   44|          9|    4|         36|
    |m_V_address1    |   44|          9|    4|         36|
    |v_V_address0    |   27|          5|    4|         20|
    |v_V_address1    |   27|          5|    4|         20|
    |v_V_ce0         |   15|          3|    1|          3|
    |v_V_ce1         |   15|          3|    1|          3|
    |v_V_d0          |   15|          3|   32|         96|
    |v_V_d1          |   15|          3|   32|         96|
    |v_V_we0         |   15|          3|    1|          3|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  490|         98|  117|        464|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |SIGMA_V_10_load_reg_936    |   4|   0|    4|          0|
    |SIGMA_V_11_load_reg_941    |   4|   0|    4|          0|
    |SIGMA_V_12_load_reg_946    |   4|   0|    4|          0|
    |SIGMA_V_13_load_reg_951    |   4|   0|    4|          0|
    |SIGMA_V_14_load_reg_956    |   4|   0|    4|          0|
    |SIGMA_V_15_load_reg_961    |   4|   0|    4|          0|
    |SIGMA_V_2_load_reg_896     |   4|   0|    4|          0|
    |SIGMA_V_3_load_reg_901     |   4|   0|    4|          0|
    |SIGMA_V_4_load_reg_906     |   4|   0|    4|          0|
    |SIGMA_V_5_load_reg_911     |   4|   0|    4|          0|
    |SIGMA_V_6_load_reg_916     |   4|   0|    4|          0|
    |SIGMA_V_7_load_reg_921     |   4|   0|    4|          0|
    |SIGMA_V_8_load_reg_926     |   4|   0|    4|          0|
    |SIGMA_V_9_load_reg_931     |   4|   0|    4|          0|
    |ap_CS_fsm                  |  24|   0|   24|          0|
    |grp_G_fu_554_ap_start_reg  |   1|   0|    1|          0|
    |h_V_addr_1_reg_1054        |   3|   0|    3|          0|
    |i1_0_reg_532               |   4|   0|    4|          0|
    |i2_0_reg_543               |   4|   0|    4|          0|
    |i_0_reg_520                |   4|   0|    4|          0|
    |i_1_reg_801                |   4|   0|    4|          0|
    |i_2_reg_1039               |   4|   0|    4|          0|
    |i_reg_772                  |   4|   0|    4|          0|
    |reg_583                    |  32|   0|   32|          0|
    |reg_588                    |  32|   0|   32|          0|
    |zext_ln21_reg_777          |   4|   0|   64|         60|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 176|   0|  236|         60|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   compress   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   compress   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   compress   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   compress   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   compress   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   compress   | return value |
|h_V_address0  | out |    3|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_we0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_d0        | out |   32|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |   32|  ap_memory |      h_V     |     array    |
|m_V_address0  | out |    4|  ap_memory |      m_V     |     array    |
|m_V_ce0       | out |    1|  ap_memory |      m_V     |     array    |
|m_V_q0        |  in |   32|  ap_memory |      m_V     |     array    |
|m_V_address1  | out |    4|  ap_memory |      m_V     |     array    |
|m_V_ce1       | out |    1|  ap_memory |      m_V     |     array    |
|m_V_q1        |  in |   32|  ap_memory |      m_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

