Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep  4 22:15:04 2024
| Host         : IPAA running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           22 |
| Yes          | No                    | No                     |             358 |          103 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             905 |          243 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                                                                      Enable Signal                                                                      |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                |                1 |              2 |         2.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              2 |         1.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              4 |         4.00 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/rst_ps7_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/rst_ps7_100M/U0/SEQ/seq_cnt_en                                                                                                                    | top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/start_K                                                                                                           | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/K_index_sig0                                                                                             |                1 |              6 |         6.00 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/sha256_ctrl_axi/U0/sha256_hw/rst                                                                                                         |                5 |              7 |         1.40 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                |                2 |              7 |         3.50 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                |                2 |              8 |         4.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                |                2 |              8 |         4.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                |                2 |             10 |         5.00 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/sha256_ctrl_axi/U0/sha256_hw/SR[0]                                                                                                       |                6 |             10 |         1.67 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                |                6 |             12 |         2.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                |                8 |             21 |         2.62 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                |               10 |             23 |         2.30 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                |                5 |             26 |         5.20 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                |                6 |             26 |         4.33 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                5 |             26 |         5.20 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                |                9 |             26 |         2.89 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/data_out[31]_i_2_n_0                                                                                                           | top_i/sha256_ctrl_axi/U0/data_out[31]_i_1_n_0                                                                                                  |               18 |             32 |         1.78 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/data_reg0                                                                                                                      | top_i/sha256_ctrl_axi/U0/sha256_hw/SR[0]                                                                                                       |               11 |             32 |         2.91 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                |                9 |             34 |         3.78 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                |               10 |             41 |         4.10 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                |               11 |             41 |         3.73 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/FSM_onehot_current_state_reg[5]_0[0]                                                                              | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/FSM_onehot_current_state_reg[6]_1[0]                                                                     |               21 |             64 |         3.05 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/E[0]                                                                                                              | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/SR[0]                                                                                                    |               17 |             64 |         3.76 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         |                                                                                                                                                |               36 |             96 |         2.67 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/en_delta                                                                                                          |                                                                                                                                                |               17 |            128 |         7.53 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/FSM_onehot_current_state_reg[4]_0[0]                                                                              | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/SR[0]                                                                                                    |               53 |            192 |         3.62 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/FSM_onehot_current_state_reg[4]_1[0]                                                                              | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/FSM_onehot_current_state_reg[6]_1[0]                                                                     |               42 |            192 |         4.57 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/en_delta                                                                                                          | top_i/sha256_ctrl_axi/U0/sha256_hw/rst                                                                                                         |               70 |            293 |         4.19 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


