

================================================================
== Vitis HLS Report for 'compute_near_Pipeline_VITIS_LOOP_64_7'
================================================================
* Date:           Thu May 15 15:29:24 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_near
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048579|  1048579|  5.243 ms|  5.243 ms|  1048579|  1048579|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_64_7  |  1048577|  1048577|         3|          1|          1|  1048576|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       51|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       59|      105|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_96_p2                 |         +|   0|  0|  28|          21|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_90_p2                |      icmp|   0|  0|  15|          21|          22|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          46|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   21|         42|
    |distStream_blk_n         |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |distStream_read_reg_133           |  32|   0|   32|          0|
    |i_fu_54                           |  21|   0|   21|          0|
    |icmp_ln64_reg_124                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  59|   0|   59|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_VITIS_LOOP_64_7|  return value|
|distStream_dout      |   in|   32|     ap_fifo|                             distStream|       pointer|
|distStream_empty_n   |   in|    1|     ap_fifo|                             distStream|       pointer|
|distStream_read      |  out|    1|     ap_fifo|                             distStream|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|sext_ln64            |   in|   62|     ap_none|                              sext_ln64|        scalar|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln64_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln64"   --->   Operation 7 'read' 'sext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln64_cast = sext i62 %sext_ln64_read"   --->   Operation 8 'sext' 'sext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distStream, void @empty_7, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i21 0, i21 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i21 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i21 %i_1, i21 1048576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 14 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.81ns)   --->   "%add_ln64 = add i21 %i_1, i21 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 15 'add' 'add_ln64' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc54.split, void %for.end56.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 16 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln64 = store i21 %add_ln64, i21 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 17 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.19ns)   --->   "%distStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %distStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:65]   --->   Operation 22 'read' 'distStream_read' <Predicate = (!icmp_ln64)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 23 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.65ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %distStream_read, i4 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:65]   --->   Operation 24 'write' 'write_ln65' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64]   --->   Operation 25 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
sext_ln64_read    (read             ) [ 0000]
sext_ln64_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln64         (icmp             ) [ 0110]
add_ln64          (add              ) [ 0000]
br_ln64           (br               ) [ 0000]
store_ln64        (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
gmem_addr         (getelementptr    ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
distStream_read   (read             ) [ 0101]
specloopname_ln64 (specloopname     ) [ 0000]
write_ln65        (write            ) [ 0000]
br_ln64           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln64">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="distStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln64_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln64_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="distStream_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distStream_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln65_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="1"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln64_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="21" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="21" slack="0"/>
<pin id="89" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln64_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="21" slack="0"/>
<pin id="92" dir="0" index="1" bw="21" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln64_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln64_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="21" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="gmem_addr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="21" slack="0"/>
<pin id="114" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="119" class="1005" name="sext_ln64_cast_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64_cast "/>
</bind>
</comp>

<comp id="124" class="1005" name="icmp_ln64_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="128" class="1005" name="gmem_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="133" class="1005" name="distStream_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="distStream_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="58" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="54" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="122"><net_src comp="78" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="127"><net_src comp="90" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="107" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="136"><net_src comp="64" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: compute_near_Pipeline_VITIS_LOOP_64_7 : gmem | {}
	Port: compute_near_Pipeline_VITIS_LOOP_64_7 : sext_ln64 | {1 }
	Port: compute_near_Pipeline_VITIS_LOOP_64_7 : distStream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		store_ln64 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln64_fu_96       |    0    |    28   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln64_fu_90      |    0    |    15   |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln64_read_read_fu_58 |    0    |    0    |
|          | distStream_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln65_write_fu_70   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln64_cast_fu_78    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    43   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|distStream_read_reg_133|   32   |
|   gmem_addr_reg_128   |   32   |
|       i_reg_112       |   21   |
|   icmp_ln64_reg_124   |    1   |
| sext_ln64_cast_reg_119|   64   |
+-----------------------+--------+
|         Total         |   150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   43   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   150  |    -   |
+-----------+--------+--------+
|   Total   |   150  |   43   |
+-----------+--------+--------+
