============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  01:20:27 pm
  Module:                 cas4
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1          10   23.465    gscl45nm 
AOI21X1         30   84.474    gscl45nm 
AOI22X1         10   32.851    gscl45nm 
BUFX2           50  117.325    gscl45nm 
INVX1          140  197.106    gscl45nm 
MUX2X1          80  300.352    gscl45nm 
NAND2X1          5    9.386    gscl45nm 
NOR2X1           5   11.732    gscl45nm 
OAI21X1         20   56.316    gscl45nm 
----------------------------------------
total          350  833.007             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter       140 197.106   23.7 
buffer          50 117.325   14.1 
logic          160 518.577   62.3 
----------------------------------
total          350 833.007  100.0 

