
---------- Begin Simulation Statistics ----------
final_tick                               2541858818500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188269                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   188268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.27                       # Real time elapsed on the host
host_tick_rate                              532029955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192959                       # Number of instructions simulated
sim_ops                                       4192959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011849                       # Number of seconds simulated
sim_ticks                                 11848973500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.028388                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384012                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852822                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2399                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78040                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805557                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226642                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64490                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26717                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192959                       # Number of instructions committed
system.cpu.committedOps                       4192959                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.648596                       # CPI: cycles per instruction
system.cpu.discardedOps                        191316                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606092                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450996                       # DTB hits
system.cpu.dtb.data_misses                       7692                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404834                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848792                       # DTB read hits
system.cpu.dtb.read_misses                       6826                       # DTB read misses
system.cpu.dtb.write_accesses                  201258                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602204                       # DTB write hits
system.cpu.dtb.write_misses                       866                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3380288                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661321                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16747302                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177035                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966552                       # ITB accesses
system.cpu.itb.fetch_acv                          605                       # ITB acv
system.cpu.itb.fetch_hits                      959613                       # ITB hits
system.cpu.itb.fetch_misses                      6939                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2673     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10944360000     92.33%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9217000      0.08%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17806500      0.15%     92.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881978500      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11853362000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946638                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8006036500     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3847325500     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23684330                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539778     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838582     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592106     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104787      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192959                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6937028                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22806454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22806454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22806454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22806454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116956.174359                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116956.174359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116956.174359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116956.174359                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13040491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13040491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13040491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13040491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66874.312821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66874.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66874.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66874.312821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22456957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22456957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116963.317708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116963.317708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12840994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12840994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66880.177083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66880.177083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277550                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539430516000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277550                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204847                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204847                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128146                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34825                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86579                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34185                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40871                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157445                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053089                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157000     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157445                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820803540                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375816000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462213500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470486663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377308634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847795296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470486663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470486663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188100682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188100682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188100682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470486663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377308634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035895979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166470750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406885                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121181                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2124                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011408000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762745500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13707.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32457.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.790866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.471965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.145017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34348     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24380     29.93%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9909     12.17%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4709      5.78%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2336      2.87%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1465      1.80%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      1.12%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          594      0.73%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2794      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.414065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.790592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1290     17.61%     17.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5545     75.68%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.19%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.13%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6529     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.43%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              448      6.11%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.57%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.71%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9391232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7618112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11848968500                       # Total gap between requests
system.mem_ctrls.avgGap                      42600.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4952448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7618112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417964307.203488945961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374613378.956413388252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642934343.637446761131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2521875500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240870000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291018181250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28951.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32078.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2401516.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313753020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166737120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559733160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308783880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180117820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7651793880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.776943                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    436835750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11016677750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267899940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142365630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487976160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312568380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108728740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247918560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7502324850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.162430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592880500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10860633000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11841773500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1645854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1645854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1645854                       # number of overall hits
system.cpu.icache.overall_hits::total         1645854                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87170                       # number of overall misses
system.cpu.icache.overall_misses::total         87170                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5374827500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5374827500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5374827500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5374827500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733024                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733024                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733024                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733024                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050299                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61659.143054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61659.143054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61659.143054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61659.143054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86579                       # number of writebacks
system.cpu.icache.writebacks::total             86579                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87170                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5287658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5287658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5287658500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5287658500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60659.154526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60659.154526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60659.154526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60659.154526                       # average overall mshr miss latency
system.cpu.icache.replacements                  86579                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1645854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1645854                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87170                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5374827500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5374827500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733024                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733024                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61659.143054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61659.143054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5287658500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5287658500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60659.154526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60659.154526                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.813667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668372                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.252594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.813667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3553217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3553217                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311827                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311827                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105658                       # number of overall misses
system.cpu.dcache.overall_misses::total        105658                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769197500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769197500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769197500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769197500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074539                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64067.060705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64067.060705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64067.060705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64067.060705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34649                       # number of writebacks
system.cpu.dcache.writebacks::total             34649                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388163500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388163500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63621.467821                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63621.467821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63621.467821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63621.467821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66940.976740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66940.976740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66735.820261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66735.820261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476772500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476772500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61564.126855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61564.126855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720799500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720799500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59329.730382                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59329.730382                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63966500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63966500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70995.005549                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70995.005549                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080612                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080612                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69995.005549                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69995.005549                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541858818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.486421                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.027720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.486421                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949401                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949401                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551498811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 543841                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751940                       # Number of bytes of host memory used
host_op_rate                                   543836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.16                       # Real time elapsed on the host
host_tick_rate                              520971277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7702941                       # Number of instructions simulated
sim_ops                                       7702941                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007379                       # Number of seconds simulated
sim_ticks                                  7379088000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.623121                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  180541                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               492970                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12268                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50742                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            450738                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28863                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          187224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           158361                       # Number of indirect misses.
system.cpu.branchPred.lookups                  603505                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   75956                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15440                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2768371                       # Number of instructions committed
system.cpu.committedOps                       2768371                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.279051                       # CPI: cycles per instruction
system.cpu.discardedOps                        206106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   346553                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       860953                       # DTB hits
system.cpu.dtb.data_misses                       1875                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   231292                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       531932                       # DTB read hits
system.cpu.dtb.read_misses                       1460                       # DTB read misses
system.cpu.dtb.write_accesses                  115261                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      329021                       # DTB write hits
system.cpu.dtb.write_misses                       415                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204726                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2245459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            660764                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           368993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10256533                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189428                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  570204                       # ITB accesses
system.cpu.itb.fetch_acv                          160                       # ITB acv
system.cpu.itb.fetch_hits                      568878                       # ITB hits
system.cpu.itb.fetch_misses                      1326                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.44%      3.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4320     82.62%     86.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.63%     89.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.90% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rti                      296      5.66%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.69% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.21%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5229                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7172                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1812     38.86%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.86%     39.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2804     60.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4663                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1809     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1809     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3665                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4970514000     67.33%     67.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71258000      0.97%     68.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8190500      0.11%     68.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2331995000     31.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7381957500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645150                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785975                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 251                      
system.cpu.kern.mode_good::user                   251                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               476                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 251                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.527311                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.690509                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5955291000     80.67%     80.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1426666500     19.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14614373                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107239      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1684859     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4442      0.16%     64.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.22%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466124     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293093     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                38961      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2768371                       # Class of committed instruction
system.cpu.quiesceCycles                       143803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4357840                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        227782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2978985396                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2978985396                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2978985396                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2978985396                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118129.328099                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118129.328099                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118129.328099                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118129.328099                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            56                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716670751                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716670751                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716670751                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716670751                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68073.231462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68073.231462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68073.231462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68073.231462                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7604968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7604968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115226.787879                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115226.787879                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4304968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4304968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65226.787879                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65226.787879                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971380428                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971380428                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118136.944497                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118136.944497                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712365783                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712365783                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68080.700660                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68080.700660                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79079                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38754                       # Transaction distribution
system.membus.trans_dist::WritebackClean        65982                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9097                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10336                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10336                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          65983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       197936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       197936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        67917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        70835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2319232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2321816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12376536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115308                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001466                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038256                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115139     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115308                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2512500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           656949632                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124427000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          350757000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4222144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1448704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5670848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4222144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4222144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2480256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2480256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           65971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38754                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572176941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196325616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768502557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572176941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572176941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      336119586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            336119586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      336119586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572176941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196325616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104622143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620894250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244618                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104671                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3517                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   931                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5454                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1319099500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2914537000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15502.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34252.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    343                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.347709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.294412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.488593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22143     40.38%     40.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16438     29.98%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7012     12.79%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3128      5.70%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1804      3.29%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          897      1.64%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          546      1.00%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          425      0.77%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2446      4.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.330879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.565310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.927191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1575     24.67%     24.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              46      0.72%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            112      1.75%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           650     10.18%     37.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3347     52.44%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           409      6.41%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           112      1.75%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55      0.86%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            32      0.50%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      0.30%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.110715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5938     93.03%     93.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           390      6.11%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            33      0.52%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5445760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  225088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6639424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5670848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6698944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7379088000                       # Total gap between requests
system.mem_ctrls.avgGap                      38178.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4003328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1442432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6639424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 542523412.107295632362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195475646.855004310608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899762138.627429366112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        65971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2113136000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    801401000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 185297525750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32031.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35403.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1770285.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            222025440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117978960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329054040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286186500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2983642770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        321382080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4842333870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.223895                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    808920250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6324867500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            169646400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90142635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           278581380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          255425040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3107671350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        216773760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4700304645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.976364                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    536052750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6597310750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               198500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131350396                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1497500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              705000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9563193000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       990424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           990424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       990424                       # number of overall hits
system.cpu.icache.overall_hits::total          990424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        65983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          65983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        65983                       # number of overall misses
system.cpu.icache.overall_misses::total         65983                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4332542500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4332542500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4332542500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4332542500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1056407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1056407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1056407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1056407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062460                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65661.496143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65661.496143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65661.496143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65661.496143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        65982                       # number of writebacks
system.cpu.icache.writebacks::total             65982                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        65983                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        65983                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        65983                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        65983                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4266559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4266559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4266559500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4266559500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64661.496143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64661.496143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64661.496143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64661.496143                       # average overall mshr miss latency
system.cpu.icache.replacements                  65982                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       990424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          990424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        65983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         65983                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4332542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4332542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1056407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1056407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65661.496143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65661.496143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        65983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        65983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4266559500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4266559500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64661.496143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64661.496143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998492                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1079423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             65982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.359356                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2178797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2178797                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       799269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           799269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       799269                       # number of overall hits
system.cpu.dcache.overall_hits::total          799269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33451                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33451                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33451                       # number of overall misses
system.cpu.dcache.overall_misses::total         33451                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2211875000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2211875000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2211875000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2211875000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       832720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       832720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       832720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       832720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040171                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040171                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66122.836388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66122.836388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66122.836388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66122.836388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13602                       # number of writebacks
system.cpu.dcache.writebacks::total             13602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1489010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1489010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1489010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1489010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67006.120061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67006.120061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67006.120061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67006.120061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95001.370802                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95001.370802                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    996272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    996272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       513694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       513694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72662.241995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72662.241995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    867885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    867885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73078.940721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73078.940721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189872.602740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189872.602740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1215603000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1215603000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319026                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319026                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61580.699088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61580.699088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621124500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621124500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60035.231007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60035.231007                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6563                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6563                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33783500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33783500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78933.411215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78933.411215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33277000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33277000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060935                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060935                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78115.023474                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78115.023474                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6859                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6859                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6859                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6859                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9639993000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              793898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22636                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.072363                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1715776                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1715776                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3081600854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760132                       # Number of bytes of host memory used
host_op_rate                                   376197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1757.19                       # Real time elapsed on the host
host_tick_rate                              301676032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   661048648                       # Number of instructions simulated
sim_ops                                     661048648                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.530102                       # Number of seconds simulated
sim_ticks                                530102043000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.285179                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15611093                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18304579                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2603040                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          18721415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             717774                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1490432                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           772658                       # Number of indirect misses.
system.cpu.branchPred.lookups                27111316                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3394124                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       221168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   653345707                       # Number of instructions committed
system.cpu.committedOps                     653345707                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.621769                       # CPI: cycles per instruction
system.cpu.discardedOps                       7893903                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                145675428                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    147073055                       # DTB hits
system.cpu.dtb.data_misses                       3665                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102922325                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    103555127                       # DTB read hits
system.cpu.dtb.read_misses                       3040                       # DTB read misses
system.cpu.dtb.write_accesses                42753103                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    43517928                       # DTB write hits
system.cpu.dtb.write_misses                       625                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              413276                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          488537471                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108380824                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         44693674                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       496654753                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616610                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                94209520                       # ITB accesses
system.cpu.itb.fetch_acv                          200                       # ITB acv
system.cpu.itb.fetch_hits                    94195115                       # ITB hits
system.cpu.itb.fetch_misses                     14405                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    66      0.46%      0.46% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.46% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11895     82.10%     82.56% # number of callpals executed
system.cpu.kern.callpal::rdps                    1226      8.46%     91.02% # number of callpals executed
system.cpu.kern.callpal::rti                     1077      7.43%     98.45% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.17%     98.62% # number of callpals executed
system.cpu.kern.callpal::rdunique                 200      1.38%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14489                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      30970                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3857     28.51%     28.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     543      4.01%     32.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9115     67.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13530                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3818     46.60%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      543      6.63%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3818     46.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8194                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             519908270000     98.18%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28432000      0.01%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               725905000      0.14%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8909367500      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         529571974500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.989889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.418870                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.605617                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1010                      
system.cpu.kern.mode_good::user                  1009                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1141                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1009                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.885188                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.938662                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18191856000      3.44%      3.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         511340608500     96.56%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39407000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       66                       # number of times the context was actually changed
system.cpu.numCycles                       1059576052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            42000037      6.43%      6.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               461311772     70.61%     77.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                4139495      0.63%     77.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                409340      0.06%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::MemRead              101841030     15.59%     93.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43466776      6.65%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9973      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7386      0.00%     99.98% # Class of committed instruction
system.cpu.op_class_0::IprAccess               159546      0.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                653345707                       # Class of committed instruction
system.cpu.quiesceCycles                       628034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       562921299                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4523790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9047514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033331993                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033331993                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033331993                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033331993                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117840.161866                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117840.161866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117840.161866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117840.161866                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             9                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169654574                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169654574                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169654574                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169654574                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67786.414025                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67786.414025                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67786.414025                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67786.414025                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4680485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4680485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 120012.435897                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120012.435897                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2730485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2730485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 70012.435897                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70012.435897                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028651508                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028651508                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117835.240939                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117835.240939                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166924089                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166924089                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67781.371341                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67781.371341                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4391957                       # Transaction distribution
system.membus.trans_dist::WriteReq               1093                       # Transaction distribution
system.membus.trans_dist::WriteResp              1093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188985                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4177018                       # Transaction distribution
system.membus.trans_dist::CleanEvict           157721                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114996                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4177018                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        214494                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12527637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12527637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       988357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       991433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13553582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    534439616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    534439616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     32078080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     32083849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               567625417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3454                       # Total snoops (count)
system.membus.snoopTraffic                     221056                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4525266                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032707                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4520420     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    4846      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4525266                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3168500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         26840688346                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1781014500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22055837250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      267110464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21084864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          288195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    267110464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     267110464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12095040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12095040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4173601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          329451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4503054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       188985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             188985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         503884993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39775104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543660338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    503884993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        503884993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22816437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22816437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22816437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        503884993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39775104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566476775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4337557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4069153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    327299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000644084500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       268156                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       268156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12985682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4072831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4503054                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4361324                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4503054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4361324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 106601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23767                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            721278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            153930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            128595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             84824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            431505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            178950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            225437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            176602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            243200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           321551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           394420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           223310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           629955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            702300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            148565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            436855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            175263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            227454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            175597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            258419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           162315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           301039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           392271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           216490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           625432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46146460000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21982265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            128579953750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10496.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29246.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        62                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3757189                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3553813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4503054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4361324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4263843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  128355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 258512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 268188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 269557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 268267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 268119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 270094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 268017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 268300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 268735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 268962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 268361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 268295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 268259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 268065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 268109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 268262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    203                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1423009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.813459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.125612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.391532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       325901     22.90%     22.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       322793     22.68%     45.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       192988     13.56%     59.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       125447      8.82%     67.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89804      6.31%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75870      5.33%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50007      3.51%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39357      2.77%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200842     14.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1423009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       268156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.395117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.113234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.195371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1808      0.67%      0.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          20167      7.52%      8.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        243082     90.65%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2058      0.77%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           505      0.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           213      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           100      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            57      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            35      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            27      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            24      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        268156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       268156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.624622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        247884     92.44%     92.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         19062      7.11%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1171      0.44%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        268156                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              281372992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6822464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               277603392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               288195456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            279124736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       530.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       523.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  530101964000                       # Total gap between requests
system.mem_ctrls.avgGap                      59801.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    260425792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20947136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    277603392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 491274831.778001666069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39515290.077838845551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 120.731472072444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 523679158.882245659828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4173601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       329451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4361324                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 117018567750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11561220750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       165250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12874715975250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28037.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35092.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     82625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2952020.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5065680060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2692484190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16388670480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11801255940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41845920480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188530377930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44796760800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311121149880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.908038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114601902250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17701320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 397798820750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5094568500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2707834965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15002003940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10840770720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41845920480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183973880010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48633811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       308098790295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.206570                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 124742135750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17701320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 387658587250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18309                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18309                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1107905                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1436000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1983000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89905993                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              695000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    529780043000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     91249942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         91249942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     91249942                       # number of overall hits
system.cpu.icache.overall_hits::total        91249942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4177017                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4177017                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4177017                       # number of overall misses
system.cpu.icache.overall_misses::total       4177017                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 260762920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 260762920500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 260762920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 260762920500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     95426959                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95426959                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     95426959                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95426959                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043772                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62428.024712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62428.024712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62428.024712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62428.024712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4177018                       # number of writebacks
system.cpu.icache.writebacks::total           4177018                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4177017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4177017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4177017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4177017                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 256585902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 256585902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 256585902500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 256585902500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043772                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043772                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61428.024473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61428.024473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61428.024473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61428.024473                       # average overall mshr miss latency
system.cpu.icache.replacements                4177018                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     91249942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        91249942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4177017                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4177017                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 260762920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 260762920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     95426959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95426959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62428.024712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62428.024712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4177017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4177017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 256585902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 256585902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61428.024473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61428.024473                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95435200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4177530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.844887                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         195030936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        195030936                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    142397169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        142397169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    142397169                       # number of overall hits
system.cpu.dcache.overall_hits::total       142397169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       448710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         448710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       448710                       # number of overall misses
system.cpu.dcache.overall_misses::total        448710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29893271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29893271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29893271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29893271000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    142845879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    142845879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    142845879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    142845879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66620.469791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66620.469791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66620.469791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66620.469791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       171769                       # number of writebacks
system.cpu.dcache.writebacks::total            171769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120645                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       328065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       328065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       328065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       328065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1538                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1538                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21934701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21934701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21934701500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21934701500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87641500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87641500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002297                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002297                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002297                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66860.840077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66860.840077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66860.840077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66860.840077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56984.070221                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56984.070221                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 329451                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     99146524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        99146524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       240915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        240915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16658730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16658730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99387439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99387439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69147.751282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69147.751282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       213065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       213065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14582716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14582716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87641500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87641500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68442.571516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68442.571516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196947.191011                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196947.191011                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43250645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43250645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       207795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       207795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13234540500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13234540500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43458440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43458440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63690.370317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63690.370317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       115000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       115000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1093                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1093                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7351985000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7351985000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63930.304348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63930.304348                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         9816                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9816                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.124119                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.124119                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77048.166786                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77048.166786                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    105722000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    105722000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.124030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.124030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76058.992806                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76058.992806                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530102043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           142811458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            330475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            432.139974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         286065993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        286065993                       # Number of data accesses

---------- End Simulation Statistics   ----------
