<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: Lcdc Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Lcdc Struct Reference<br/>
<small>
[<a class="el" href="group___a_t91_s_a_m9_g15__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___a_t91_s_a_m9_g15___l_c_d_c.html">LCD Controller</a>,&nbsp;<a class="el" href="group___a_t91_s_a_m9_g35__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___a_t91_s_a_m9_g35___l_c_d_c.html">LCD Controller</a>,&nbsp;<a class="el" href="group___a_t91_s_a_m9_x35__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___a_t91_s_a_m9_x35___l_c_d_c.html">LCD Controller</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Lcdc" -->
<p><a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m9_g15_8h_source.html">D:/release/sam9x5/trunk/build/sam9x25_softpack/libraries/libchip_sam9xx5/include/SAM9G15.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf446e1cc3b748fab63156369f352176"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG0" ref="adf446e1cc3b748fab63156369f352176" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#adf446e1cc3b748fab63156369f352176">LCDC_LCDCFG0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000000) LCD Controller Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac00de34fe3c189c17609cd47a6ca85f"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG1" ref="aac00de34fe3c189c17609cd47a6ca85f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aac00de34fe3c189c17609cd47a6ca85f">LCDC_LCDCFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000004) LCD Controller Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdb45d17aa621ffcdf89c348746d8d0c"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG2" ref="acdb45d17aa621ffcdf89c348746d8d0c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#acdb45d17aa621ffcdf89c348746d8d0c">LCDC_LCDCFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000008) LCD Controller Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a742ea75c301d560e81f8332a48d2819d"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG3" ref="a742ea75c301d560e81f8332a48d2819d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a742ea75c301d560e81f8332a48d2819d">LCDC_LCDCFG3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000000C) LCD Controller Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acef73679519bfdeb3fc06155148f4889"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG4" ref="acef73679519bfdeb3fc06155148f4889" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#acef73679519bfdeb3fc06155148f4889">LCDC_LCDCFG4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000010) LCD Controller Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc72690b9a6bd929c7179d6db919d6e6"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG5" ref="afc72690b9a6bd929c7179d6db919d6e6" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#afc72690b9a6bd929c7179d6db919d6e6">LCDC_LCDCFG5</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000014) LCD Controller Configuration Register 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a618e34e6163aadf3f0d67a853646864e"></a><!-- doxytag: member="Lcdc::LCDC_LCDCFG6" ref="a618e34e6163aadf3f0d67a853646864e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a618e34e6163aadf3f0d67a853646864e">LCDC_LCDCFG6</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000018) LCD Controller Configuration Register 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfdd96c885accd86efedd5987e46c836"></a><!-- doxytag: member="Lcdc::Reserved1" ref="adfdd96c885accd86efedd5987e46c836" args="[1]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac22e454a869e4548050e38c08c7c7b7c"></a><!-- doxytag: member="Lcdc::LCDC_LCDEN" ref="ac22e454a869e4548050e38c08c7c7b7c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac22e454a869e4548050e38c08c7c7b7c">LCDC_LCDEN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000020) LCD Controller Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d57953d041a0d860aa40f3ef22e0a25"></a><!-- doxytag: member="Lcdc::LCDC_LCDDIS" ref="a6d57953d041a0d860aa40f3ef22e0a25" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a6d57953d041a0d860aa40f3ef22e0a25">LCDC_LCDDIS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000024) LCD Controller Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a5c76b99c4086c1466ebec350e821be"></a><!-- doxytag: member="Lcdc::LCDC_LCDSR" ref="a1a5c76b99c4086c1466ebec350e821be" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a1a5c76b99c4086c1466ebec350e821be">LCDC_LCDSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000028) LCD Controller Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a637930ae2021976d1f6dd45c1051f3c6"></a><!-- doxytag: member="Lcdc::LCDC_LCDIER" ref="a637930ae2021976d1f6dd45c1051f3c6" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a637930ae2021976d1f6dd45c1051f3c6">LCDC_LCDIER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000002C) LCD Controller Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a209e7d356b6bd91e4b52f77842c3326f"></a><!-- doxytag: member="Lcdc::LCDC_LCDIDR" ref="a209e7d356b6bd91e4b52f77842c3326f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a209e7d356b6bd91e4b52f77842c3326f">LCDC_LCDIDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000030) LCD Controller Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c4bc4880ccd8058168c2c4052607046"></a><!-- doxytag: member="Lcdc::LCDC_LCDIMR" ref="a0c4bc4880ccd8058168c2c4052607046" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a0c4bc4880ccd8058168c2c4052607046">LCDC_LCDIMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000034) LCD Controller Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e8d934b6a7ae2fff99c7fbdc9927ac6"></a><!-- doxytag: member="Lcdc::LCDC_LCDISR" ref="a7e8d934b6a7ae2fff99c7fbdc9927ac6" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a7e8d934b6a7ae2fff99c7fbdc9927ac6">LCDC_LCDISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000038) LCD Controller Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeae2868343f1de1d0864f8f8e01627c9"></a><!-- doxytag: member="Lcdc::Reserved2" ref="aeae2868343f1de1d0864f8f8e01627c9" args="[1]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7509940cef5081ef98593b7aa29b73f"></a><!-- doxytag: member="Lcdc::LCDC_BASECHER" ref="ae7509940cef5081ef98593b7aa29b73f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ae7509940cef5081ef98593b7aa29b73f">LCDC_BASECHER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000040) Base Layer Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbc204d69928388cfe83bad6443635f6"></a><!-- doxytag: member="Lcdc::LCDC_BASECHDR" ref="acbc204d69928388cfe83bad6443635f6" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#acbc204d69928388cfe83bad6443635f6">LCDC_BASECHDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000044) Base Layer Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c0325b4df186769e15288528a0df151"></a><!-- doxytag: member="Lcdc::LCDC_BASECHSR" ref="a1c0325b4df186769e15288528a0df151" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a1c0325b4df186769e15288528a0df151">LCDC_BASECHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000048) Base Layer Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30209b11ff5c88017366d38faddfa537"></a><!-- doxytag: member="Lcdc::LCDC_BASEIER" ref="a30209b11ff5c88017366d38faddfa537" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a30209b11ff5c88017366d38faddfa537">LCDC_BASEIER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000004C) Base Layer Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb417f029738d3a5d2ee89582c462906"></a><!-- doxytag: member="Lcdc::LCDC_BASEIDR" ref="afb417f029738d3a5d2ee89582c462906" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#afb417f029738d3a5d2ee89582c462906">LCDC_BASEIDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000050) Base Layer Interrupt Disabled Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a32e1077a29b48bac8be3a7b5ba28ad"></a><!-- doxytag: member="Lcdc::LCDC_BASEIMR" ref="a3a32e1077a29b48bac8be3a7b5ba28ad" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a3a32e1077a29b48bac8be3a7b5ba28ad">LCDC_BASEIMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000054) Base Layer Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac8124b2e9e756f75caceff147fce7ba"></a><!-- doxytag: member="Lcdc::LCDC_BASEISR" ref="aac8124b2e9e756f75caceff147fce7ba" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aac8124b2e9e756f75caceff147fce7ba">LCDC_BASEISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000058) Base Layer Interrupt status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe21add28b4cf423a6a9d5cfadd211b8"></a><!-- doxytag: member="Lcdc::LCDC_BASEHEAD" ref="abe21add28b4cf423a6a9d5cfadd211b8" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#abe21add28b4cf423a6a9d5cfadd211b8">LCDC_BASEHEAD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000005C) Base Layer DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50c096dd5c9f1fa91616d681800e97a9"></a><!-- doxytag: member="Lcdc::LCDC_BASEADDR" ref="a50c096dd5c9f1fa91616d681800e97a9" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a50c096dd5c9f1fa91616d681800e97a9">LCDC_BASEADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000060) Base Layer DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcd1b75a9fa029cc91e778ce87bf311d"></a><!-- doxytag: member="Lcdc::LCDC_BASECTRL" ref="adcd1b75a9fa029cc91e778ce87bf311d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#adcd1b75a9fa029cc91e778ce87bf311d">LCDC_BASECTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000064) Base Layer DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fc7f870bb71c8fc87aae233e3b4e2a8"></a><!-- doxytag: member="Lcdc::LCDC_BASENEXT" ref="a4fc7f870bb71c8fc87aae233e3b4e2a8" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4fc7f870bb71c8fc87aae233e3b4e2a8">LCDC_BASENEXT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000068) Base Layer DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee52a36a2d428193d10c9d4097532b25"></a><!-- doxytag: member="Lcdc::LCDC_BASECFG0" ref="aee52a36a2d428193d10c9d4097532b25" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aee52a36a2d428193d10c9d4097532b25">LCDC_BASECFG0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000006C) Base Layer Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5170f11f2e6fdddb2e378b22a03c54c"></a><!-- doxytag: member="Lcdc::LCDC_BASECFG1" ref="ae5170f11f2e6fdddb2e378b22a03c54c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ae5170f11f2e6fdddb2e378b22a03c54c">LCDC_BASECFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000070) Base Layer Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec8435bb4c819779e88b96eced5c9925"></a><!-- doxytag: member="Lcdc::LCDC_BASECFG2" ref="aec8435bb4c819779e88b96eced5c9925" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aec8435bb4c819779e88b96eced5c9925">LCDC_BASECFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000074) Base Layer Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72050f0f74d375168c96e71ec2b6fb24"></a><!-- doxytag: member="Lcdc::LCDC_BASECFG3" ref="a72050f0f74d375168c96e71ec2b6fb24" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a72050f0f74d375168c96e71ec2b6fb24">LCDC_BASECFG3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000078) Base Layer Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea95b880de16bb22bb8328a2cc6d4e35"></a><!-- doxytag: member="Lcdc::LCDC_BASECFG4" ref="aea95b880de16bb22bb8328a2cc6d4e35" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aea95b880de16bb22bb8328a2cc6d4e35">LCDC_BASECFG4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000007C) Base Layer Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe3c0ca44dc83546c21a7952177d65c"></a><!-- doxytag: member="Lcdc::Reserved3" ref="afbe3c0ca44dc83546c21a7952177d65c" args="[32]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [32]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71eeae7544aeb95c1eb75a282d617227"></a><!-- doxytag: member="Lcdc::LCDC_OVRCHER1" ref="a71eeae7544aeb95c1eb75a282d617227" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a71eeae7544aeb95c1eb75a282d617227">LCDC_OVRCHER1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000100) Overlay 1 Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa092531a371d099d744cb41ecb9e4be3"></a><!-- doxytag: member="Lcdc::LCDC_OVRCHDR1" ref="aa092531a371d099d744cb41ecb9e4be3" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aa092531a371d099d744cb41ecb9e4be3">LCDC_OVRCHDR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000104) Overlay 1 Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af08fb9e477183a0a43093e0d1d40d0e1"></a><!-- doxytag: member="Lcdc::LCDC_OVRCHSR1" ref="af08fb9e477183a0a43093e0d1d40d0e1" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#af08fb9e477183a0a43093e0d1d40d0e1">LCDC_OVRCHSR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000108) Overlay 1 Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e5e84120d436e6bf04ec76fb5e1b983"></a><!-- doxytag: member="Lcdc::LCDC_OVRIER1" ref="a0e5e84120d436e6bf04ec76fb5e1b983" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a0e5e84120d436e6bf04ec76fb5e1b983">LCDC_OVRIER1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000010C) Overlay 1 Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe9c6285af53f4a5e26d84309a8e6b31"></a><!-- doxytag: member="Lcdc::LCDC_OVRIDR1" ref="abe9c6285af53f4a5e26d84309a8e6b31" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#abe9c6285af53f4a5e26d84309a8e6b31">LCDC_OVRIDR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000110) Overlay 1 Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab6fc9fe797b4087c1b4ad41ce04bacb"></a><!-- doxytag: member="Lcdc::LCDC_OVRIMR1" ref="aab6fc9fe797b4087c1b4ad41ce04bacb" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aab6fc9fe797b4087c1b4ad41ce04bacb">LCDC_OVRIMR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000114) Overlay 1 Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ef6990bcbcb3705b16170d4f1a04549"></a><!-- doxytag: member="Lcdc::LCDC_OVRISR1" ref="a5ef6990bcbcb3705b16170d4f1a04549" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a5ef6990bcbcb3705b16170d4f1a04549">LCDC_OVRISR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000118) Overlay 1 Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab47ef8534d8eff9c80a194103fb1aebd"></a><!-- doxytag: member="Lcdc::LCDC_OVRHEAD1" ref="ab47ef8534d8eff9c80a194103fb1aebd" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ab47ef8534d8eff9c80a194103fb1aebd">LCDC_OVRHEAD1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000011C) Overlay 1 DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29001144e1d9441bec2aa801dd3601ff"></a><!-- doxytag: member="Lcdc::LCDC_OVRADDR1" ref="a29001144e1d9441bec2aa801dd3601ff" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a29001144e1d9441bec2aa801dd3601ff">LCDC_OVRADDR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000120) Overlay 1 DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf9661a1d39ca03709182895223e7d7a"></a><!-- doxytag: member="Lcdc::LCDC_OVRCTRL1" ref="adf9661a1d39ca03709182895223e7d7a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#adf9661a1d39ca03709182895223e7d7a">LCDC_OVRCTRL1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000124) Overlay1 DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1793731ccb7f4a274a5740698a81231"></a><!-- doxytag: member="Lcdc::LCDC_OVRNEXT1" ref="ab1793731ccb7f4a274a5740698a81231" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ab1793731ccb7f4a274a5740698a81231">LCDC_OVRNEXT1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000128) Overlay1 DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30255261885a521c8306586410ce637e"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG0" ref="a30255261885a521c8306586410ce637e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a30255261885a521c8306586410ce637e">LCDC_OVR1CFG0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000012C) Overlay 1 Configuration 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2668dccf817e4a0ee6644b359d0b64d"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG1" ref="ac2668dccf817e4a0ee6644b359d0b64d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac2668dccf817e4a0ee6644b359d0b64d">LCDC_OVR1CFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000130) Overlay 1 Configuration 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6f1d5463673a1b6a4bf795852b71109"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG2" ref="ac6f1d5463673a1b6a4bf795852b71109" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac6f1d5463673a1b6a4bf795852b71109">LCDC_OVR1CFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000134) Overlay 1 Configuration 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff27befcc1436b28d00671b1bafb12ca"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG3" ref="aff27befcc1436b28d00671b1bafb12ca" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aff27befcc1436b28d00671b1bafb12ca">LCDC_OVR1CFG3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000138) Overlay 1 Configuration 3 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accb2a62fb88cf7ab491308bb5d819f24"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG4" ref="accb2a62fb88cf7ab491308bb5d819f24" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#accb2a62fb88cf7ab491308bb5d819f24">LCDC_OVR1CFG4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000013C) Overlay 1 Configuration 4 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38684091deda8b4f0b507caae18bb3dc"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG5" ref="a38684091deda8b4f0b507caae18bb3dc" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a38684091deda8b4f0b507caae18bb3dc">LCDC_OVR1CFG5</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000140) Overlay 1 Configuration 5 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11cdea5244ed88c612511f173ddccc35"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG6" ref="a11cdea5244ed88c612511f173ddccc35" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a11cdea5244ed88c612511f173ddccc35">LCDC_OVR1CFG6</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000144) Overlay 1 Configuration 6 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8c9d7cec01dc8849eaa61e2927aa340"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG7" ref="ad8c9d7cec01dc8849eaa61e2927aa340" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ad8c9d7cec01dc8849eaa61e2927aa340">LCDC_OVR1CFG7</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000148) Overlay 1 Configuration 7 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b418791892143e2d14b93a4a41a6238"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG8" ref="a3b418791892143e2d14b93a4a41a6238" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a3b418791892143e2d14b93a4a41a6238">LCDC_OVR1CFG8</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000014C) Overlay 1 Configuration 8 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8709b4f7e0d07a2b99bf967d8103cad"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CFG9" ref="af8709b4f7e0d07a2b99bf967d8103cad" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#af8709b4f7e0d07a2b99bf967d8103cad">LCDC_OVR1CFG9</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000150) Overlay 1 Configuration 9 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a852a52b2aab16778f88f55ccbed6a47c"></a><!-- doxytag: member="Lcdc::Reserved4" ref="a852a52b2aab16778f88f55ccbed6a47c" args="[75]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [75]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0624440737c6957fa4fef437dc9e7aab"></a><!-- doxytag: member="Lcdc::LCDC_HEOCHER" ref="a0624440737c6957fa4fef437dc9e7aab" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a0624440737c6957fa4fef437dc9e7aab">LCDC_HEOCHER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000280) High End Overlay Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02cc4f9e9610ad7dd40cacf3018338ba"></a><!-- doxytag: member="Lcdc::LCDC_HEOCHDR" ref="a02cc4f9e9610ad7dd40cacf3018338ba" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a02cc4f9e9610ad7dd40cacf3018338ba">LCDC_HEOCHDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000284) High End Overlay Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a086cb1e372012a97fd4e6db5e315471b"></a><!-- doxytag: member="Lcdc::LCDC_HEOCHSR" ref="a086cb1e372012a97fd4e6db5e315471b" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a086cb1e372012a97fd4e6db5e315471b">LCDC_HEOCHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000288) High End Overlay Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08f9e0da5548aecc8b3ed8182bbf2212"></a><!-- doxytag: member="Lcdc::LCDC_HEOIER" ref="a08f9e0da5548aecc8b3ed8182bbf2212" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a08f9e0da5548aecc8b3ed8182bbf2212">LCDC_HEOIER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000028C) High End Overlay Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac199902141393420743ea8d7a215155e"></a><!-- doxytag: member="Lcdc::LCDC_HEOIDR" ref="ac199902141393420743ea8d7a215155e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac199902141393420743ea8d7a215155e">LCDC_HEOIDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000290) High End Overlay Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a614a407e01f1404a35846e6c81b5c299"></a><!-- doxytag: member="Lcdc::LCDC_HEOIMR" ref="a614a407e01f1404a35846e6c81b5c299" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a614a407e01f1404a35846e6c81b5c299">LCDC_HEOIMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000294) High End Overlay Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d20968129504d5789158906a2dbb5db"></a><!-- doxytag: member="Lcdc::LCDC_HEOISR" ref="a1d20968129504d5789158906a2dbb5db" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a1d20968129504d5789158906a2dbb5db">LCDC_HEOISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000298) High End Overlay Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb86a48587f9398aac21aed7c954f1ac"></a><!-- doxytag: member="Lcdc::LCDC_HEOHEAD" ref="abb86a48587f9398aac21aed7c954f1ac" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#abb86a48587f9398aac21aed7c954f1ac">LCDC_HEOHEAD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000029C) High End Overlay DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accbc35689bc6c1a8467a5f816e61ea48"></a><!-- doxytag: member="Lcdc::LCDC_HEOADDR" ref="accbc35689bc6c1a8467a5f816e61ea48" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#accbc35689bc6c1a8467a5f816e61ea48">LCDC_HEOADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002A0) High End Overlay DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31fa243d9eddb007abdab718b99183c1"></a><!-- doxytag: member="Lcdc::LCDC_HEOCTRL" ref="a31fa243d9eddb007abdab718b99183c1" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a31fa243d9eddb007abdab718b99183c1">LCDC_HEOCTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002A4) High End Overlay DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d3e0396ef2f2858d90226de1d3489c"></a><!-- doxytag: member="Lcdc::LCDC_HEONEXT" ref="a01d3e0396ef2f2858d90226de1d3489c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a01d3e0396ef2f2858d90226de1d3489c">LCDC_HEONEXT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002A8) High End Overlay DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50f844bd64292f3debddf74892681f8a"></a><!-- doxytag: member="Lcdc::LCDC_HEOUHEAD" ref="a50f844bd64292f3debddf74892681f8a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a50f844bd64292f3debddf74892681f8a">LCDC_HEOUHEAD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002AC) High End Overlay U DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f62a2afce4da0818272c12a714f091e"></a><!-- doxytag: member="Lcdc::LCDC_HEOUADDR" ref="a4f62a2afce4da0818272c12a714f091e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4f62a2afce4da0818272c12a714f091e">LCDC_HEOUADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002B0) High End Overlay U DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08223aeed374ac4031c4f97a5a1c5052"></a><!-- doxytag: member="Lcdc::LCDC_HEOUCTRL" ref="a08223aeed374ac4031c4f97a5a1c5052" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a08223aeed374ac4031c4f97a5a1c5052">LCDC_HEOUCTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002B4) High End Overlay U DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65ab0b4e962456961502fbbc50821e6a"></a><!-- doxytag: member="Lcdc::LCDC_HEOUNEXT" ref="a65ab0b4e962456961502fbbc50821e6a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a65ab0b4e962456961502fbbc50821e6a">LCDC_HEOUNEXT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002B8) High End Overlay U DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a675a29f2c95e11deaf1511d99d905f5f"></a><!-- doxytag: member="Lcdc::LCDC_HEOVHEAD" ref="a675a29f2c95e11deaf1511d99d905f5f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a675a29f2c95e11deaf1511d99d905f5f">LCDC_HEOVHEAD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002BC) High End Overlay V DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20043790c43e18de2f8ad155814a1e30"></a><!-- doxytag: member="Lcdc::LCDC_HEOVADDR" ref="a20043790c43e18de2f8ad155814a1e30" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a20043790c43e18de2f8ad155814a1e30">LCDC_HEOVADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002C0) High End Overlay V DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cfb5a56b521b396b0fc9927b1f195d7"></a><!-- doxytag: member="Lcdc::LCDC_HEOVCTRL" ref="a1cfb5a56b521b396b0fc9927b1f195d7" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a1cfb5a56b521b396b0fc9927b1f195d7">LCDC_HEOVCTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002C4) High End Overlay V DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac666998202ce76f7cc7147b32aa29c29"></a><!-- doxytag: member="Lcdc::LCDC_HEOVNEXT" ref="ac666998202ce76f7cc7147b32aa29c29" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac666998202ce76f7cc7147b32aa29c29">LCDC_HEOVNEXT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002C8) High End Overlay VDMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4836c282d778049d82397cf8b0965b08"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG0" ref="a4836c282d778049d82397cf8b0965b08" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4836c282d778049d82397cf8b0965b08">LCDC_HEOCFG0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002CC) High End Overlay Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b5fc3c3eced99f8849ad2879ca610d1"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG1" ref="a1b5fc3c3eced99f8849ad2879ca610d1" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a1b5fc3c3eced99f8849ad2879ca610d1">LCDC_HEOCFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002D0) High End Overlay Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3acf59c3fbb2edab5bb48e0c82f67fb0"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG2" ref="a3acf59c3fbb2edab5bb48e0c82f67fb0" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a3acf59c3fbb2edab5bb48e0c82f67fb0">LCDC_HEOCFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002D4) High End Overlay Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b32c019f53686577202f129be3e917f"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG3" ref="a7b32c019f53686577202f129be3e917f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a7b32c019f53686577202f129be3e917f">LCDC_HEOCFG3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002D8) High End Overlay Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae2a79187c35f550050cf34af72dd9f3"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG4" ref="aae2a79187c35f550050cf34af72dd9f3" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aae2a79187c35f550050cf34af72dd9f3">LCDC_HEOCFG4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002DC) High End Overlay Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55290be1f660a0f351652721ac9285ce"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG5" ref="a55290be1f660a0f351652721ac9285ce" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a55290be1f660a0f351652721ac9285ce">LCDC_HEOCFG5</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002E0) High End Overlay Configuration Register 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cc2d995df2228fe555198d1d5867dac"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG6" ref="a5cc2d995df2228fe555198d1d5867dac" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a5cc2d995df2228fe555198d1d5867dac">LCDC_HEOCFG6</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002E4) High End Overlay Configuration Register 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a799edd892d59b4632d897678c8326b82"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG7" ref="a799edd892d59b4632d897678c8326b82" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a799edd892d59b4632d897678c8326b82">LCDC_HEOCFG7</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002E8) High End Overlay Configuration Register 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a368244cc826855e5fb9c339dcfd649e8"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG8" ref="a368244cc826855e5fb9c339dcfd649e8" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a368244cc826855e5fb9c339dcfd649e8">LCDC_HEOCFG8</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002EC) High End Overlay Configuration Register 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4ef43867d24175b34f1e30dfd1f2f7a"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG9" ref="ae4ef43867d24175b34f1e30dfd1f2f7a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ae4ef43867d24175b34f1e30dfd1f2f7a">LCDC_HEOCFG9</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002F0) High End Overlay Configuration Register 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24371289d0e1d5357faa9ae5f83b53c"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG10" ref="ae24371289d0e1d5357faa9ae5f83b53c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ae24371289d0e1d5357faa9ae5f83b53c">LCDC_HEOCFG10</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002F4) High End Overlay Configuration Register 10 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b6e530655758220616f9dfc30e0d87e"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG11" ref="a9b6e530655758220616f9dfc30e0d87e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a9b6e530655758220616f9dfc30e0d87e">LCDC_HEOCFG11</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002F8) High End Overlay Configuration Register 11 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66fb71cbd74e70b54f1502b43bf10e71"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG12" ref="a66fb71cbd74e70b54f1502b43bf10e71" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a66fb71cbd74e70b54f1502b43bf10e71">LCDC_HEOCFG12</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x000002FC) High End Overlay Configuration Register 12 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77fb5e7e2b1d8cd3a21f49d29633e65a"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG13" ref="a77fb5e7e2b1d8cd3a21f49d29633e65a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a77fb5e7e2b1d8cd3a21f49d29633e65a">LCDC_HEOCFG13</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000300) High End Overlay Configuration Register 13 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5cbbdeebd60e6648ee3bbf26ab8595c"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG14" ref="ac5cbbdeebd60e6648ee3bbf26ab8595c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac5cbbdeebd60e6648ee3bbf26ab8595c">LCDC_HEOCFG14</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000304) High End Overlay Configuration Register 14 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3de0ac626942c0f576d781f4163f8901"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG15" ref="a3de0ac626942c0f576d781f4163f8901" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a3de0ac626942c0f576d781f4163f8901">LCDC_HEOCFG15</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000308) High End Overlay Configuration Register 15 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73c925575c73e9ff2608a87225204504"></a><!-- doxytag: member="Lcdc::LCDC_HEOCFG16" ref="a73c925575c73e9ff2608a87225204504" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a73c925575c73e9ff2608a87225204504">LCDC_HEOCFG16</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000030C) High End Overlay Configuration Register 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88cc10b969738ddc7ac31fff5bb876e0"></a><!-- doxytag: member="Lcdc::Reserved5" ref="a88cc10b969738ddc7ac31fff5bb876e0" args="[12]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35bb6e2f732429018eaa3014667eeb13"></a><!-- doxytag: member="Lcdc::LCDC_HCRCHER" ref="a35bb6e2f732429018eaa3014667eeb13" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a35bb6e2f732429018eaa3014667eeb13">LCDC_HCRCHER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000340) Hardware Cursor Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d5c5acd5f2d00bd4194b434bb227b03"></a><!-- doxytag: member="Lcdc::LCDC_HCRCHDR" ref="a6d5c5acd5f2d00bd4194b434bb227b03" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a6d5c5acd5f2d00bd4194b434bb227b03">LCDC_HCRCHDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000344) Hardware Cursor Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3451c88adfc6a660c1174c381da38f0"></a><!-- doxytag: member="Lcdc::LCDC_HCRCHSR" ref="ac3451c88adfc6a660c1174c381da38f0" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ac3451c88adfc6a660c1174c381da38f0">LCDC_HCRCHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000348) Hardware Cursor Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17dd519d5c0b2ad2a3a4091717d20db6"></a><!-- doxytag: member="Lcdc::LCDC_HCRIER" ref="a17dd519d5c0b2ad2a3a4091717d20db6" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a17dd519d5c0b2ad2a3a4091717d20db6">LCDC_HCRIER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000034C) Hardware Cursor Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dc3ddd849b61b279ba39e4d2371775d"></a><!-- doxytag: member="Lcdc::LCDC_HCRIDR" ref="a4dc3ddd849b61b279ba39e4d2371775d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4dc3ddd849b61b279ba39e4d2371775d">LCDC_HCRIDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000350) Hardware Cursor Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fc42bb7b2a4105cfe0b3ff8ac6acac5"></a><!-- doxytag: member="Lcdc::LCDC_HCRIMR" ref="a7fc42bb7b2a4105cfe0b3ff8ac6acac5" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a7fc42bb7b2a4105cfe0b3ff8ac6acac5">LCDC_HCRIMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000354) Hardware Cursor Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cb3770edbeeb1f7507e1b895ed2a52e"></a><!-- doxytag: member="Lcdc::LCDC_HCRISR" ref="a2cb3770edbeeb1f7507e1b895ed2a52e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a2cb3770edbeeb1f7507e1b895ed2a52e">LCDC_HCRISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000358) Hardware Cursor Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bd92d22ec3146046b86bee1f0b077be"></a><!-- doxytag: member="Lcdc::LCDC_HCRHEAD" ref="a4bd92d22ec3146046b86bee1f0b077be" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4bd92d22ec3146046b86bee1f0b077be">LCDC_HCRHEAD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000035C) Hardware Cursor DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85e80b634312e55199e3eddf721c63e1"></a><!-- doxytag: member="Lcdc::LCDC_HCRADDR" ref="a85e80b634312e55199e3eddf721c63e1" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a85e80b634312e55199e3eddf721c63e1">LCDC_HCRADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000360) Hardware cursor DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6531057c48929dc0b0bac47f272723ab"></a><!-- doxytag: member="Lcdc::LCDC_HCRCTRL" ref="a6531057c48929dc0b0bac47f272723ab" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a6531057c48929dc0b0bac47f272723ab">LCDC_HCRCTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000364) Hardware Cursor DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc6c96315bb28e84727c0c7cbce26f4b"></a><!-- doxytag: member="Lcdc::LCDC_HCRNEXT" ref="adc6c96315bb28e84727c0c7cbce26f4b" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#adc6c96315bb28e84727c0c7cbce26f4b">LCDC_HCRNEXT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000368) Hardware Cursor DMA NExt Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e9678102585c98934438cd60b9574a4"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG0" ref="a0e9678102585c98934438cd60b9574a4" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a0e9678102585c98934438cd60b9574a4">LCDC_HCRCFG0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000036C) Hardware Cursor Configuration 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a058c96f89befb91aa13d139b9b906a00"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG1" ref="a058c96f89befb91aa13d139b9b906a00" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a058c96f89befb91aa13d139b9b906a00">LCDC_HCRCFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000370) Hardware Cursor Configuration 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae3858e228f04346253eb75ebb93dd8d"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG2" ref="aae3858e228f04346253eb75ebb93dd8d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aae3858e228f04346253eb75ebb93dd8d">LCDC_HCRCFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000374) Hardware Cursor Configuration 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bb3fe8e18f9ee1bc0856b3f85b57f9c"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG3" ref="a9bb3fe8e18f9ee1bc0856b3f85b57f9c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a9bb3fe8e18f9ee1bc0856b3f85b57f9c">LCDC_HCRCFG3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000378) Hardware Cursor Configuration 3 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55c8d59eaf91d84fb5b9c7a375687bcb"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG4" ref="a55c8d59eaf91d84fb5b9c7a375687bcb" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a55c8d59eaf91d84fb5b9c7a375687bcb">LCDC_HCRCFG4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000037C) Hardware Cursor Configuration 4 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a828db62c204d136c832f73c036808a44"></a><!-- doxytag: member="Lcdc::Reserved6" ref="a828db62c204d136c832f73c036808a44" args="[1]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44d298be3bfe4bb64f474676402f2087"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG6" ref="a44d298be3bfe4bb64f474676402f2087" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a44d298be3bfe4bb64f474676402f2087">LCDC_HCRCFG6</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000384) Hardware Cursor Configuration 6 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2c6851751aa981e9728b1435e70fb3a"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG7" ref="af2c6851751aa981e9728b1435e70fb3a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#af2c6851751aa981e9728b1435e70fb3a">LCDC_HCRCFG7</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000388) Hardware Cursor Configuration 7 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26791f21a4f78404feb12d9bf0352d31"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG8" ref="a26791f21a4f78404feb12d9bf0352d31" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a26791f21a4f78404feb12d9bf0352d31">LCDC_HCRCFG8</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x0000038C) Hardware Cursor Configuration 8 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2609842b408017cf7f806c68c66a548"></a><!-- doxytag: member="Lcdc::LCDC_HCRCFG9" ref="ab2609842b408017cf7f806c68c66a548" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#ab2609842b408017cf7f806c68c66a548">LCDC_HCRCFG9</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x00000390) Hardware Cursor Configuration 9 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a40a5b839582dcc2225b9cd922ca043"></a><!-- doxytag: member="Lcdc::Reserved7" ref="a4a40a5b839582dcc2225b9cd922ca043" args="[27]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [27]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a847ae27e5c233cd0c86b5212703367e0"></a><!-- doxytag: member="Lcdc::LCDC_BASECLUT" ref="a847ae27e5c233cd0c86b5212703367e0" args="[256]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a847ae27e5c233cd0c86b5212703367e0">LCDC_BASECLUT</a> [256]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x400) Base CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30fd41652ff77056119c0cc7dfd5322d"></a><!-- doxytag: member="Lcdc::LCDC_OVR1CLUT" ref="a30fd41652ff77056119c0cc7dfd5322d" args="[256]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a30fd41652ff77056119c0cc7dfd5322d">LCDC_OVR1CLUT</a> [256]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x800) Overlay 1 CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7d728bfc84a46d498d9ea770b18c143"></a><!-- doxytag: member="Lcdc::Reserved8" ref="ab7d728bfc84a46d498d9ea770b18c143" args="[256]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [256]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdd4676bae3133671116c40206efb2ad"></a><!-- doxytag: member="Lcdc::LCDC_HEOCLUT" ref="abdd4676bae3133671116c40206efb2ad" args="[256]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#abdd4676bae3133671116c40206efb2ad">LCDC_HEOCLUT</a> [256]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1000) High End Overlay CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f8519c0edbea5928c7b7ca8e040dec7"></a><!-- doxytag: member="Lcdc::LCDC_HCRCLUT" ref="a4f8519c0edbea5928c7b7ca8e040dec7" args="[256]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4f8519c0edbea5928c7b7ca8e040dec7">LCDC_HCRCLUT</a> [256]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1400) Hardware Cursor CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e25a2751e79c7962480efd3669ff91f"></a><!-- doxytag: member="Lcdc::Reserved9" ref="a4e25a2751e79c7962480efd3669ff91f" args="[507]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [507]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbd4aabaa528436371ac6ddb26a3b1fd"></a><!-- doxytag: member="Lcdc::LCDC_ADDRSIZE" ref="adbd4aabaa528436371ac6ddb26a3b1fd" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#adbd4aabaa528436371ac6ddb26a3b1fd">LCDC_ADDRSIZE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1FEC) Address Size Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa24fa880de0fdfbaa6b017ee7edc214f"></a><!-- doxytag: member="Lcdc::LCDC_IPNAME" ref="aa24fa880de0fdfbaa6b017ee7edc214f" args="[2]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aa24fa880de0fdfbaa6b017ee7edc214f">LCDC_IPNAME</a> [2]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1FF0) IP Name1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecb9a4e132e9af7e189a26946d784255"></a><!-- doxytag: member="Lcdc::LCDC_FEATURES" ref="aecb9a4e132e9af7e189a26946d784255" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#aecb9a4e132e9af7e189a26946d784255">LCDC_FEATURES</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1FF8) Features Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c10e07fc511c5b129baa509c2804597"></a><!-- doxytag: member="Lcdc::LCDC_VERSION" ref="a4c10e07fc511c5b129baa509c2804597" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_lcdc.html#a4c10e07fc511c5b129baa509c2804597">LCDC_VERSION</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> Offset: 0x1FFC) Version Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m9_g15_8h_source.html#l01966">1966</a> of file <a class="el" href="_s_a_m9_g15_8h_source.html">SAM9G15.h</a>.</p>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>libraries/libchip_sam9xx5/include/<a class="el" href="_s_a_m9_g15_8h_source.html">SAM9G15.h</a></li>
<li>libraries/libchip_sam9xx5/include/<a class="el" href="_s_a_m9_g35_8h_source.html">SAM9G35.h</a></li>
<li>libraries/libchip_sam9xx5/include/<a class="el" href="_s_a_m9_x35_8h_source.html">SAM9X35.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
