Analysis & Synthesis report for FPGA_Sound
Sat Sep  3 07:07:51 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_b011:auto_generated
 15. Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_c011:auto_generated
 16. Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_d011:auto_generated
 17. Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_e011:auto_generated
 18. Parameter Settings for User Entity Instance: Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter
 19. Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter
 20. Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter
 21. Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter
 22. Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter
 23. Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter
 24. Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter
 25. Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter
 26. Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PWMCounter
 27. Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter
 28. Parameter Settings for User Entity Instance: Sound_Square_Scale:SquareScale|counterLdInc:PreScale_Counter
 29. Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr
 30. Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr
 31. Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal
 32. Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr
 33. Parameter Settings for User Entity Instance: ROM_Player:Player|counterLdInc:Note1Hz_Counter
 34. Parameter Settings for User Entity Instance: ROM_Player:Player|counterLdInc:Note_Counter
 35. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr
 36. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr
 37. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal
 38. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Note_Ctr
 39. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Sine_Ctr
 40. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|OutReg_Nbits:RegHoldTableVal
 41. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Note_Ctr
 42. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Sine_Ctr
 43. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|OutReg_Nbits:RegHoldTableVal
 44. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Note_Ctr
 45. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Sine_Ctr
 46. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|OutReg_Nbits:RegHoldTableVal
 47. Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr
 48. Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0
 49. Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0
 50. Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0
 51. Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "ROM_Player:Player|counterLdInc:Note_Counter"
 54. Port Connectivity Checks: "ROM_Player:Player|counterLdInc:Note1Hz_Counter"
 55. Port Connectivity Checks: "Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr"
 56. Port Connectivity Checks: "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr"
 57. Port Connectivity Checks: "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr"
 58. Port Connectivity Checks: "Sound_Square_Scale:SquareScale|counterLdInc:PreScale_Counter"
 59. Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter"
 60. Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PWMCounter"
 61. Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter"
 62. Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter"
 63. Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter"
 64. Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter"
 65. Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter"
 66. Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter"
 67. Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter"
 68. Port Connectivity Checks: "Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep  3 07:07:51 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; FPGA_Sound                                  ;
; Top-level Entity Name              ; FPGA_Sound                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 751                                         ;
;     Total combinational functions  ; 751                                         ;
;     Dedicated logic registers      ; 219                                         ;
; Total registers                    ; 219                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YU256C8G    ;                    ;
; Top-level entity name                                            ; FPGA_Sound         ; FPGA_Sound         ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; PolySound/PolySound_Sine_Scale.vhd          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd          ;         ;
; ScaleSine/ScaleSineGen.vhd                  ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd                  ;         ;
; MiddleCSine/SineTable_256.vhd               ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd               ;         ;
; Registers/OutReg_Nbits.vhd                  ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd                  ;         ;
; ScaleSquare/SoundTable01.VHD                ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD                ;         ;
; ScaleSquare/Sound_Square_Scale.vhd          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd          ;         ;
; MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd ;         ;
; MiddleCSine/Sound_PWM_Middle_C.vhd          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd          ;         ;
; MiddleCSquare/Sound_SQWave_Middle_C.vhd     ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd     ;         ;
; Counters/CounterLdCnt.vhd                   ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd                   ;         ;
; FPGA_Sound.vhd                              ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd                              ;         ;
; MiddleCTriangle/Sound_Triangle_Middle_C.vhd ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd ;         ;
; Counters/CounterUpDnLdCnt.vhd               ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd               ;         ;
; ScaleSine/NoteSineCounterTable.vhd          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd          ;         ;
; ScaleSine/Sound_Sine_Scale.vhd              ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd              ;         ;
; PWM_Counter.vhd                             ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd                             ;         ;
; Music/VHDL/JesusLovesMe.vhd                 ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Music/VHDL/JesusLovesMe.vhd                 ;         ;
; ROM_Player/ROM_Player.vhd                   ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd                   ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal211.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                               ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_b011.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_b011.tdf                      ;         ;
; db/altsyncram_c011.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_c011.tdf                      ;         ;
; db/altsyncram_d011.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_d011.tdf                      ;         ;
; db/altsyncram_e011.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_e011.tdf                      ;         ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 751            ;
;                                             ;                ;
; Total combinational functions               ; 751            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 394            ;
;     -- 3 input functions                    ; 138            ;
;     -- <=2 input functions                  ; 219            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 508            ;
;     -- arithmetic mode                      ; 243            ;
;                                             ;                ;
; Total registers                             ; 219            ;
;     -- Dedicated logic registers            ; 219            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 10             ;
; Total memory bits                           ; 8192           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; i_clk_50~input ;
; Maximum fan-out                             ; 251            ;
; Total fan-out                               ; 3369           ;
; Average fan-out                             ; 3.30           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name             ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |FPGA_Sound                                     ; 751 (1)             ; 219 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 10   ; 0            ; |FPGA_Sound                                                                                                                                         ; FPGA_Sound              ; work         ;
;    |PolySound_Sine_Scale:PolySound|             ; 316 (79)            ; 108 (2)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound                                                                                                          ; PolySound_Sine_Scale    ; work         ;
;       |PWM_Counter:PWM|                         ; 13 (3)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|PWM_Counter:PWM                                                                                          ; PWM_Counter             ; work         ;
;          |counterLdInc:PWM_Ctr|                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr                                                                     ; counterLdInc            ; work         ;
;       |ScaleSineGen:sineCounterL1|              ; 63 (11)             ; 24 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1                                                                               ; ScaleSineGen            ; work         ;
;          |NoteSineCounterTable:NoteScalerTable| ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|NoteSineCounterTable:NoteScalerTable                                          ; NoteSineCounterTable    ; work         ;
;          |SineTable_256:SineTblROM|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM                                                      ; SineTable_256           ; work         ;
;             |altsyncram:Mux6_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0                                ; altsyncram              ; work         ;
;                |altsyncram_b011:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_b011:auto_generated ; altsyncram_b011         ; work         ;
;          |counterLdInc:Note_Ctr|                ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr                                                         ; counterLdInc            ; work         ;
;          |counterLdInc:Sine_Ctr|                ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr                                                         ; counterLdInc            ; work         ;
;       |ScaleSineGen:sineCounterL2|              ; 82 (12)             ; 24 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2                                                                               ; ScaleSineGen            ; work         ;
;          |NoteSineCounterTable:NoteScalerTable| ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|NoteSineCounterTable:NoteScalerTable                                          ; NoteSineCounterTable    ; work         ;
;          |SineTable_256:SineTblROM|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM                                                      ; SineTable_256           ; work         ;
;             |altsyncram:Mux6_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0                                ; altsyncram              ; work         ;
;                |altsyncram_c011:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_c011:auto_generated ; altsyncram_c011         ; work         ;
;          |counterLdInc:Note_Ctr|                ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Note_Ctr                                                         ; counterLdInc            ; work         ;
;          |counterLdInc:Sine_Ctr|                ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Sine_Ctr                                                         ; counterLdInc            ; work         ;
;       |ScaleSineGen:sineCounterR1|              ; 34 (10)             ; 24 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1                                                                               ; ScaleSineGen            ; work         ;
;          |SineTable_256:SineTblROM|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM                                                      ; SineTable_256           ; work         ;
;             |altsyncram:Mux6_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0                                ; altsyncram              ; work         ;
;                |altsyncram_d011:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_d011:auto_generated ; altsyncram_d011         ; work         ;
;          |counterLdInc:Note_Ctr|                ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Note_Ctr                                                         ; counterLdInc            ; work         ;
;          |counterLdInc:Sine_Ctr|                ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Sine_Ctr                                                         ; counterLdInc            ; work         ;
;       |ScaleSineGen:sineCounterR2|              ; 45 (10)             ; 24 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2                                                                               ; ScaleSineGen            ; work         ;
;          |NoteSineCounterTable:NoteScalerTable| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|NoteSineCounterTable:NoteScalerTable                                          ; NoteSineCounterTable    ; work         ;
;          |SineTable_256:SineTblROM|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM                                                      ; SineTable_256           ; work         ;
;             |altsyncram:Mux6_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0                                ; altsyncram              ; work         ;
;                |altsyncram_e011:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_e011:auto_generated ; altsyncram_e011         ; work         ;
;          |counterLdInc:Note_Ctr|                ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Note_Ctr                                                         ; counterLdInc            ; work         ;
;          |counterLdInc:Sine_Ctr|                ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Sine_Ctr                                                         ; counterLdInc            ; work         ;
;    |ROM_Player:Player|                          ; 105 (13)            ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|ROM_Player:Player                                                                                                                       ; ROM_Player              ; work         ;
;       |JesusLovesMe:Music_Score|                ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|ROM_Player:Player|JesusLovesMe:Music_Score                                                                                              ; JesusLovesMe            ; work         ;
;       |counterLdInc:Note1Hz_Counter|            ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|ROM_Player:Player|counterLdInc:Note1Hz_Counter                                                                                          ; counterLdInc            ; work         ;
;       |counterLdInc:Note_Counter|               ; 12 (12)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|ROM_Player:Player|counterLdInc:Note_Counter                                                                                             ; counterLdInc            ; work         ;
;    |Sound_PWM_Middle_C:SineWCounter|            ; 161 (13)            ; 19 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_PWM_Middle_C:SineWCounter                                                                                                         ; Sound_PWM_Middle_C      ; work         ;
;       |SineTable_256:SineWaveROM|               ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_PWM_Middle_C:SineWCounter|SineTable_256:SineWaveROM                                                                               ; SineTable_256           ; work         ;
;       |counterLdInc:PWMCounter|                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter                                                                                 ; counterLdInc            ; work         ;
;       |counterLdInc:PreScale_Counter|           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter                                                                           ; counterLdInc            ; work         ;
;       |counterLdInc:ROMAddrCounter|             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter                                                                             ; counterLdInc            ; work         ;
;    |Sound_SQWave_Middle_C:SQWCounter|           ; 43 (14)             ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter                                                                                                        ; Sound_SQWave_Middle_C   ; work         ;
;       |counterLdInc:SquareWaveCounter|          ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter                                                                         ; counterLdInc            ; work         ;
;    |Sound_Sawtooth_Middle_C:SawWCounter|        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Sawtooth_Middle_C:SawWCounter                                                                                                     ; Sound_Sawtooth_Middle_C ; work         ;
;    |Sound_Sine_Scale:SineScale|                 ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Sine_Scale:SineScale                                                                                                              ; Sound_Sine_Scale        ; work         ;
;    |Sound_Square_Scale:SquareScale|             ; 71 (9)              ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Square_Scale:SquareScale                                                                                                          ; Sound_Square_Scale      ; work         ;
;       |SoundTable01:NoteSquareSoundTable|       ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Square_Scale:SquareScale|SoundTable01:NoteSquareSoundTable                                                                        ; SoundTable01            ; work         ;
;       |counterLdInc:PreScale_Counter|           ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Square_Scale:SquareScale|counterLdInc:PreScale_Counter                                                                            ; counterLdInc            ; work         ;
;    |Sound_Triangle_Middle_C:TriangleMiddleC|    ; 36 (19)             ; 17 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Triangle_Middle_C:TriangleMiddleC                                                                                                 ; Sound_Triangle_Middle_C ; work         ;
;       |CounterUpDnLdCnt:RampCounter|            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter                                                                    ; CounterUpDnLdCnt        ; work         ;
;       |counterLdInc:PWMCounter|                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Sound|Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PWMCounter                                                                         ; counterLdInc            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+
; Name                                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_b011:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; FPGA_Sound.FPGA_Sound0.rtl.mif ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_c011:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; FPGA_Sound.FPGA_Sound1.rtl.mif ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_d011:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; FPGA_Sound.FPGA_Sound2.rtl.mif ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_e011:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; FPGA_Sound.FPGA_Sound3.rtl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+--------------------------------------------------------+---------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------+------------------------+
; Sound_SQWave_Middle_C:SQWCounter|w_SQWave              ; GND                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[8] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[7] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[6] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[5] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[4] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[3] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[2] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[1] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[8] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[7] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[6] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[5] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[4] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[3] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[2] ; VCC                 ; yes                    ;
; PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[1] ; VCC                 ; yes                    ;
; Sound_Triangle_Middle_C:TriangleMiddleC|w_Up           ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 18     ;                     ;                        ;
+--------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[7]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[7]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[6]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[6]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[5]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[5]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[4]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[4]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[3]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[3]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[2]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[2]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[1]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[1]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter|Pre_Q[0]                      ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter|Pre_Q[0]                                ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[7]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[6]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[5]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[4]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[3]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[2]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[1]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]                            ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter|Pre_Q[0]                     ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]                            ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[9]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[9]                    ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[7] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[7] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[6] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[6] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[2] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[2] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[0] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[0] ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[8]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[8]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[7]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[7]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[6]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[6]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[5]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[5]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[4]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[4]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[3]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[3]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[2]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[2]                    ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter|Pre_Q[1]                ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter|Pre_Q[1]                          ;
; Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter|Pre_Q[0]                ; Merged with Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter|Pre_Q[0]                          ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[1]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[1]                    ;
; Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[0]                  ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[0]                    ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[7]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[7]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[6]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[6]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[5]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[5]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[4]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[4]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[3]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[3]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[2]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[2]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[1]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[1]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr|Pre_Q[0]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr|Pre_Q[0]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[15]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[15]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[14]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[14]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[13]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[13]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[12]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[12]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[11]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[11]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[10]       ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[10]       ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[9]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[9]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[8]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[8]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[7]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[7]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[6]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[6]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[5]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[5]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[4]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[4]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[3]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[3]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[2]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[2]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[1]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[1]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr|Pre_Q[0]        ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr|Pre_Q[0]        ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[5] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[5] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[4] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[4] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[3] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[3] ;
; Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal|Q_tmp[1] ; Merged with PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[1] ;
; Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter|Pre_Q[0]            ; Merged with PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr|Pre_Q[0]                    ;
; Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter|Pre_Q[1]            ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 62                                                    ;                                                                                                             ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 219   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; Register Name                                                                                      ; Megafunction                                                                                  ; Type ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal|Q_tmp[0..7] ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|Mux6_rtl_0 ; ROM  ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|OutReg_Nbits:RegHoldTableVal|Q_tmp[0..7] ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|Mux6_rtl_0 ; ROM  ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|OutReg_Nbits:RegHoldTableVal|Q_tmp[0..7] ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|Mux6_rtl_0 ; ROM  ;
; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|OutReg_Nbits:RegHoldTableVal|Q_tmp[0..7] ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|Mux6_rtl_0 ; ROM  ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_Sound|ROM_Player:Player|counterLdInc:Note_Counter|Pre_Q[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|w_SineSampleLatchedL[8] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_Sound|PolySound_Sine_Scale:PolySound|w_SineSampleLatchedR[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_b011:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_c011:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_d011:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0|altsyncram_e011:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PWMCounter ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Square_Scale:SquareScale|counterLdInc:PreScale_Counter ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Player:Player|counterLdInc:Note1Hz_Counter ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Player:Player|counterLdInc:Note_Counter ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Note_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|counterLdInc:Sine_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|OutReg_Nbits:RegHoldTableVal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Note_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|counterLdInc:Sine_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|OutReg_Nbits:RegHoldTableVal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Note_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|counterLdInc:Sine_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|OutReg_Nbits:RegHoldTableVal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Note_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|counterLdInc:Sine_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|OutReg_Nbits:RegHoldTableVal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PolySound_Sine_Scale:PolySound|PWM_Counter:PWM|counterLdInc:PWM_Ctr ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                              ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_B                            ; 1                              ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; INIT_FILE                          ; FPGA_Sound.FPGA_Sound0.rtl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_b011                ; Untyped                                                                             ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                              ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_B                            ; 1                              ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; INIT_FILE                          ; FPGA_Sound.FPGA_Sound1.rtl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_c011                ; Untyped                                                                             ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                              ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_B                            ; 1                              ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; INIT_FILE                          ; FPGA_Sound.FPGA_Sound2.rtl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d011                ; Untyped                                                                             ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                              ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_B                            ; 1                              ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                             ;
; INIT_FILE                          ; FPGA_Sound.FPGA_Sound3.rtl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_e011                ; Untyped                                                                             ;
+------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                        ;
; Entity Instance                           ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_Player:Player|counterLdInc:Note_Counter" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                              ;
+----------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_Player:Player|counterLdInc:Note1Hz_Counter" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                 ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                 ;
+----------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                  ;
; i_load   ; Input ; Info     ; Stuck at GND                                                  ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Sine_Ctr" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                            ;
; i_load   ; Input ; Info     ; Stuck at GND                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                            ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Square_Scale:SquareScale|counterLdInc:PreScale_Counter" ;
+-------+-------+----------+---------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                       ;
+-------+-------+----------+---------------------------------------------------------------+
; i_inc ; Input ; Info     ; Stuck at VCC                                                  ;
+-------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter" ;
+----------+-------+----------+--------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                            ;
+----------+-------+----------+--------------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                       ;
; i_load   ; Input ; Info     ; Stuck at GND                                                       ;
+----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PWMCounter" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                  ;
; i_load   ; Input ; Info     ; Stuck at GND                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Triangle_Middle_C:TriangleMiddleC|counterLdInc:PreScale_Counter" ;
+----------+-------+----------+---------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                             ;
+----------+-------+----------+---------------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                        ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                        ;
+----------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:RampCounter" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                               ;
; i_load   ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PWMCounter" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                              ;
; i_load   ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Sawtooth_Middle_C:SawWCounter|counterLdInc:PreScale_Counter" ;
+----------+-------+----------+-----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                         ;
+----------+-------+----------+-----------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                    ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                    ;
+----------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:ROMAddrCounter" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                              ;
; i_load   ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                          ;
; i_load   ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; i_datain ; Input ; Info     ; Stuck at GND                                                  ;
; i_inc    ; Input ; Info     ; Stuck at VCC                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 219                         ;
;     ENA               ; 57                          ;
;     SCLR              ; 90                          ;
;     SLD               ; 21                          ;
;     plain             ; 51                          ;
; cycloneiii_lcell_comb ; 751                         ;
;     arith             ; 243                         ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 72                          ;
;     normal            ; 508                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 394                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 4.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Sep  3 07:07:29 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file polysound/polysound_sine_scale.vhd
    Info (12022): Found design unit 1: PolySound_Sine_Scale-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 50
    Info (12023): Found entity 1: PolySound_Sine_Scale File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file scalesine/scalesinegen.vhd
    Info (12022): Found design unit 1: ScaleSineGen-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd Line: 35
    Info (12023): Found entity 1: ScaleSineGen File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file middlecsine/sinetable_256.vhd
    Info (12022): Found design unit 1: SineTable_256-behavior File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd Line: 18
    Info (12023): Found entity 1: SineTable_256 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file registers/outreg_nbits.vhd
    Info (12022): Found design unit 1: OutReg_Nbits-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd Line: 22
    Info (12023): Found entity 1: OutReg_Nbits File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file scalesquare/soundtable01.vhd
    Info (12022): Found design unit 1: SoundTable01-behavior File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD Line: 25
    Info (12023): Found entity 1: SoundTable01 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file scalesquare/sound_square_scale.vhd
    Info (12022): Found design unit 1: Sound_Square_Scale-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd Line: 31
    Info (12023): Found entity 1: Sound_Square_Scale File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file middlecsawtooth/sound_sawtooth_middle_c.vhd
    Info (12022): Found design unit 1: Sound_Sawtooth_Middle_C-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd Line: 30
    Info (12023): Found entity 1: Sound_Sawtooth_Middle_C File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file middlecsine/sound_pwm_middle_c.vhd
    Info (12022): Found design unit 1: Sound_PWM_Middle_C-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd Line: 32
    Info (12023): Found entity 1: Sound_PWM_Middle_C File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd
    Info (12022): Found design unit 1: Sound_SQWave_Middle_C-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd Line: 32
    Info (12023): Found entity 1: Sound_SQWave_Middle_C File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd
    Info (12022): Found design unit 1: counterLdInc-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd Line: 24
    Info (12023): Found entity 1: counterLdInc File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd Line: 11
Warning (12019): Can't analyze file -- file Debounce.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file fpga_sound.vhd
    Info (12022): Found design unit 1: FPGA_Sound-struct File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 39
    Info (12023): Found entity 1: FPGA_Sound File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file middlectriangle/sound_triangle_middle_c.vhd
    Info (12022): Found design unit 1: Sound_Triangle_Middle_C-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd Line: 30
    Info (12023): Found entity 1: Sound_Triangle_Middle_C File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file counters/counterupdnldcnt.vhd
    Info (12022): Found design unit 1: CounterUpDnLdCnt-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd Line: 25
    Info (12023): Found entity 1: CounterUpDnLdCnt File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file notestepper.vhd
    Info (12022): Found design unit 1: NoteStepper-struct File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd Line: 21
    Info (12023): Found entity 1: NoteStepper File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file scalesine/notesinecountertable.vhd
    Info (12022): Found design unit 1: NoteSineCounterTable-behavior File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd Line: 21
    Info (12023): Found entity 1: NoteSineCounterTable File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file scalesine/sound_sine_scale.vhd
    Info (12022): Found design unit 1: Sound_Sine_Scale-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd Line: 43
    Info (12023): Found entity 1: Sound_Sine_Scale File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file pwm_counter.vhd
    Info (12022): Found design unit 1: PWM_Counter-behv File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd Line: 29
    Info (12023): Found entity 1: PWM_Counter File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file music/vhdl/jesuslovesme.vhd
    Info (12022): Found design unit 1: JesusLovesMe-behavior File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Music/VHDL/JesusLovesMe.vhd Line: 19
    Info (12023): Found entity 1: JesusLovesMe File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Music/VHDL/JesusLovesMe.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rom_player/rom_player.vhd
    Info (12022): Found design unit 1: ROM_Player-struct File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd Line: 23
    Info (12023): Found entity 1: ROM_Player File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd Line: 13
Info (12127): Elaborating entity "FPGA_Sound" for the top level hierarchy
Info (12128): Elaborating entity "Sound_SQWave_Middle_C" for hierarchy "Sound_SQWave_Middle_C:SQWCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 68
Info (10041): Inferred latch for "w_SQWave" at Sound_SQWave_Middle_C.vhd(54) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd Line: 54
Info (12128): Elaborating entity "counterLdInc" for hierarchy "Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd Line: 40
Info (12128): Elaborating entity "Sound_PWM_Middle_C" for hierarchy "Sound_PWM_Middle_C:SineWCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 76
Info (12128): Elaborating entity "SineTable_256" for hierarchy "Sound_PWM_Middle_C:SineWCounter|SineTable_256:SineWaveROM" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd Line: 48
Info (12128): Elaborating entity "counterLdInc" for hierarchy "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PreScale_Counter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd Line: 58
Info (12128): Elaborating entity "counterLdInc" for hierarchy "Sound_PWM_Middle_C:SineWCounter|counterLdInc:PWMCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd Line: 70
Info (12128): Elaborating entity "Sound_Sawtooth_Middle_C" for hierarchy "Sound_Sawtooth_Middle_C:SawWCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 84
Info (12128): Elaborating entity "Sound_Triangle_Middle_C" for hierarchy "Sound_Triangle_Middle_C:TriangleMiddleC" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 92
Info (10041): Inferred latch for "w_Up" at Sound_Triangle_Middle_C.vhd(84) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd Line: 84
Info (12128): Elaborating entity "CounterUpDnLdCnt" for hierarchy "Sound_Triangle_Middle_C:TriangleMiddleC|CounterUpDnLdCnt:RampCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd Line: 87
Info (12128): Elaborating entity "Sound_Square_Scale" for hierarchy "Sound_Square_Scale:SquareScale" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 100
Info (12128): Elaborating entity "SoundTable01" for hierarchy "Sound_Square_Scale:SquareScale|SoundTable01:NoteSquareSoundTable" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd Line: 42
Info (12128): Elaborating entity "Sound_Sine_Scale" for hierarchy "Sound_Sine_Scale:SineScale" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 109
Info (12128): Elaborating entity "ScaleSineGen" for hierarchy "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd Line: 53
Info (12128): Elaborating entity "NoteSineCounterTable" for hierarchy "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|NoteSineCounterTable:NoteScalerTable" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd Line: 46
Info (12128): Elaborating entity "counterLdInc" for hierarchy "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|counterLdInc:Note_Ctr" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd Line: 53
Info (12128): Elaborating entity "OutReg_Nbits" for hierarchy "Sound_Sine_Scale:SineScale|ScaleSineGen:sineCounter|OutReg_Nbits:RegHoldTableVal" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd Line: 82
Info (12128): Elaborating entity "PWM_Counter" for hierarchy "Sound_Sine_Scale:SineScale|PWM_Counter:PWM" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd Line: 61
Info (12128): Elaborating entity "counterLdInc" for hierarchy "Sound_Sine_Scale:SineScale|PWM_Counter:PWM|counterLdInc:PWM_Ctr" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd Line: 39
Info (12128): Elaborating entity "ROM_Player" for hierarchy "ROM_Player:Player" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 153
Info (12128): Elaborating entity "counterLdInc" for hierarchy "ROM_Player:Player|counterLdInc:Note1Hz_Counter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd Line: 40
Info (12128): Elaborating entity "counterLdInc" for hierarchy "ROM_Player:Player|counterLdInc:Note_Counter" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd Line: 53
Info (12128): Elaborating entity "JesusLovesMe" for hierarchy "ROM_Player:Player|JesusLovesMe:Music_Score" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd Line: 63
Info (12128): Elaborating entity "PolySound_Sine_Scale" for hierarchy "PolySound_Sine_Scale:PolySound" File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd Line: 162
Info (10041): Inferred latch for "w_SineSampleLatchedR[1]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[2]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[3]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[4]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[5]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[6]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[7]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedR[8]" at PolySound_Sine_Scale.vhd(144) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 144
Info (10041): Inferred latch for "w_SineSampleLatchedL[1]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[2]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[3]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[4]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[5]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[6]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[7]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (10041): Inferred latch for "w_SineSampleLatchedL[8]" at PolySound_Sine_Scale.vhd(120) File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd Line: 120
Info (19000): Inferred 4 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound3.rtl.mif
Info (12130): Elaborated megafunction instantiation "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FPGA_Sound.FPGA_Sound0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b011.tdf
    Info (12023): Found entity 1: altsyncram_b011 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_b011.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterL2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FPGA_Sound.FPGA_Sound1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c011.tdf
    Info (12023): Found entity 1: altsyncram_c011 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_c011.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR1|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FPGA_Sound.FPGA_Sound2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d011.tdf
    Info (12023): Found entity 1: altsyncram_d011 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_d011.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "PolySound_Sine_Scale:PolySound|ScaleSineGen:sineCounterR2|SineTable_256:SineTblROM|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FPGA_Sound.FPGA_Sound3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e011.tdf
    Info (12023): Found entity 1: altsyncram_e011 File: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_e011.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 793 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 751 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sat Sep  3 07:07:51 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:45


