static T_1 F_1 ( T_2 * V_1 , int V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_4 * V_4 ;\r\nV_4 = F_2 ( F_3 () , V_1 , V_2 , 4 , V_5 ) ;\r\nreturn ( sscanf ( V_4 , L_1 , V_3 ) == 1 ) ;\r\n}\r\nstatic T_5\r\nF_4 ( T_6 * T_7 V_6 , T_2 * V_1 , int V_2 , void * T_8 V_6 )\r\n{\r\nT_3 V_7 ;\r\nif ( ! F_1 ( V_1 , V_2 , & V_7 ) )\r\nreturn 0 ;\r\nif ( V_7 == 0 ) {\r\nreturn 4 ;\r\n}\r\nreturn V_7 ;\r\n}\r\nstatic int\r\nF_5 ( T_2 * V_1 , T_6 * T_7 , T_9 * V_8 , void * T_8 V_6 )\r\n{\r\nT_9 * V_9 ;\r\nT_10 * V_10 ;\r\nint V_2 = 0 ;\r\nT_3 V_7 ;\r\nF_6 ( T_7 -> V_11 , V_12 , V_13 ) ;\r\nF_6 ( T_7 -> V_11 , V_14 , V_15 ) ;\r\nV_10 = F_7 ( V_8 , V_16 , V_1 , V_2 , - 1 , V_17 ) ;\r\nV_9 = F_8 ( V_10 , V_18 ) ;\r\nif ( ! F_1 ( V_1 , 0 , & V_7 ) )\r\nreturn 0 ;\r\nif ( V_7 == 0 ) {\r\nF_9 ( V_9 , V_19 , V_1 , V_2 ,\r\n4 , V_7 ) ;\r\nreturn 4 ;\r\n}\r\nif ( V_9 )\r\n{\r\nF_9 ( V_9 , V_20 , V_1 , V_2 ,\r\n4 , V_7 ) ;\r\nF_7 ( V_9 , V_21 , V_1 , V_2 + 4 ,\r\nV_7 - 4 , V_17 ) ;\r\n}\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nstatic int\r\nF_11 ( T_2 * V_1 , T_6 * T_7 , T_9 * V_8 , void * T_8 )\r\n{\r\nF_12 ( V_1 , T_7 , V_8 , V_22 , 4 , F_4 ,\r\nF_5 , T_8 ) ;\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nvoid\r\nF_13 ( void )\r\n{\r\nstatic T_11 V_23 [] = {\r\n{ & V_20 ,\r\n{ L_2 , L_3 , V_24 , V_25 , NULL , 0x0 , NULL , V_26 } ,\r\n} ,\r\n{ & V_21 ,\r\n{ L_4 , L_5 , V_27 , V_28 , NULL , 0x0 , NULL , V_26 } ,\r\n} ,\r\n{ & V_19 ,\r\n{ L_6 , L_7 , V_24 , V_25 , NULL , 0x0 , NULL , V_26 } ,\r\n} ,\r\n} ;\r\nstatic T_12 * V_29 [] = {\r\n& V_18 ,\r\n} ;\r\nT_13 * V_30 ;\r\nV_16 = F_14 ( V_15 , V_13 , V_31 ) ;\r\nF_15 ( V_16 , V_23 , F_16 ( V_23 ) ) ;\r\nF_17 ( V_29 , F_16 ( V_29 ) ) ;\r\nV_32 = F_18 ( V_31 , F_11 , V_16 ) ;\r\nV_30 = F_19 ( V_16 , NULL ) ;\r\nF_20 ( V_30 , L_8 ,\r\nL_9 ,\r\nL_10\r\nL_11 ,\r\n& V_22 ) ;\r\n}\r\nvoid\r\nF_21 ( void )\r\n{\r\nF_22 ( L_12 , V_33 , V_32 ) ;\r\n}
