$date
	Sat Aug 08 22:15:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) inA1 $end
$var reg 1 * inA2 $end
$var reg 1 + inA3 $end
$var reg 1 , inA4 $end
$var reg 1 - inA5 $end
$var reg 1 . inA6 $end
$var reg 1 / inA7 $end
$var reg 1 0 inA8 $end
$var reg 1 1 inB1 $end
$var reg 1 2 inB2 $end
$var reg 1 3 inB3 $end
$var reg 1 4 inB4 $end
$var reg 1 5 inB5 $end
$var reg 1 6 inB6 $end
$var reg 1 7 inB7 $end
$var reg 1 8 inB8 $end
$var reg 1 9 inC1 $end
$var reg 1 : inC2 $end
$var reg 1 ; inC3 $end
$var reg 1 < inC4 $end
$var reg 1 = inC5 $end
$var reg 1 > inC6 $end
$var reg 1 ? inC7 $end
$var reg 1 @ inC8 $end
$var reg 1 A inD3 $end
$var reg 1 B inD4 $end
$var reg 1 C inD5 $end
$var reg 1 D inD7 $end
$scope module E1 $end
$var wire 1 ) A $end
$var wire 1 1 B $end
$var wire 1 9 C $end
$var wire 1 ( Y1 $end
$var wire 1 E out01 $end
$var wire 1 F out02 $end
$var wire 1 G out03 $end
$var wire 1 H outAN $end
$var wire 1 I outBN $end
$var wire 1 J outCN $end
$upscope $end
$scope module E2 $end
$var wire 1 * A $end
$var wire 1 2 B $end
$var wire 1 : C $end
$var wire 1 ' Y2 $end
$upscope $end
$scope module E3 $end
$var wire 1 + A $end
$var wire 1 3 B $end
$var wire 1 ; C $end
$var wire 1 A D $end
$var wire 1 & Y3 $end
$upscope $end
$scope module E4 $end
$var wire 1 , A $end
$var wire 1 4 B $end
$var wire 1 < C $end
$var wire 1 B D $end
$var wire 1 % Y4 $end
$var wire 1 K out01 $end
$var wire 1 L out02 $end
$var wire 1 M out03 $end
$var wire 1 N outAN $end
$var wire 1 O outBN $end
$var wire 1 P outCN $end
$var wire 1 Q outDN $end
$upscope $end
$scope module E5 $end
$var wire 1 - A $end
$var wire 1 5 B $end
$var wire 1 = C $end
$var wire 1 C D $end
$var wire 1 $ Y5 $end
$upscope $end
$scope module E6 $end
$var wire 1 . A $end
$var wire 1 6 B $end
$var wire 1 > C $end
$var wire 1 # Y6 $end
$var wire 1 R outAN $end
$var wire 1 S outBN $end
$var wire 1 T outCN $end
$upscope $end
$scope module E7 $end
$var wire 1 / A $end
$var wire 1 7 B $end
$var wire 1 ? C $end
$var wire 1 D D $end
$var wire 1 " Y7 $end
$upscope $end
$scope module E8 $end
$var wire 1 0 A $end
$var wire 1 8 B $end
$var wire 1 @ C $end
$var wire 1 ! Y8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
1J
1I
1H
0G
0F
1E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
09
x8
x7
x6
x5
x4
x3
x2
01
x0
x/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0E
0J
19
#2
1(
1E
1J
0I
09
11
#3
0(
0E
0J
19
#4
1(
1G
1J
1I
0H
09
01
1)
#5
0J
1F
19
#6
0(
0G
1J
0F
0I
09
11
#7
1(
0J
1F
19
#9
1'
0:
02
0*
#10
1:
#11
0'
0:
12
#12
1:
#13
1'
0:
02
1*
#14
1:
#15
0'
0:
12
#16
1:
#18
1&
0A
0;
03
0+
#19
0&
1A
#20
0A
1;
#21
1&
1A
#22
0&
0A
0;
13
#23
1&
1A
#24
0A
1;
#25
0&
1A
#26
0A
0;
03
1+
#27
1&
1A
#28
0A
1;
#29
0&
1A
#30
1&
0A
0;
13
#31
0&
1A
#32
0A
1;
#33
1&
1A
#35
0%
1Q
1P
1O
1N
0K
0L
0M
0B
0<
04
0,
#36
0Q
1B
#37
1Q
0P
0B
1<
#38
0Q
1B
#39
1Q
1P
0O
0B
0<
14
#40
0Q
1B
#41
1Q
0P
0B
1<
#42
0Q
1B
#43
1%
1L
1Q
1P
1O
0N
0B
0<
04
1,
#44
0%
0L
0Q
1B
#45
1Q
0P
0B
1<
#46
0Q
1B
#47
1L
1%
1Q
1P
0O
1K
0B
0<
14
#48
0L
0Q
1B
#49
1Q
0P
1M
0B
1<
#50
0Q
1B
#52
1$
0C
0=
05
0-
#53
0$
1C
#54
0C
1=
#55
1C
#56
0C
0=
15
#57
1C
#58
0C
1=
#59
1C
#60
1$
0C
0=
05
1-
#61
1C
#62
0C
1=
#63
1C
#64
1$
0C
0=
15
#65
1C
#66
0C
1=
#67
0$
1C
#70
1T
1#
1S
1R
0>
06
0.
#71
0T
1>
#72
1T
0#
0S
0>
16
#73
0T
1#
1>
#74
1T
1S
0R
0>
06
1.
#75
0T
1>
#76
1T
0#
0S
0>
16
#77
0T
1#
1>
#87
0"
0D
0?
07
0/
#88
1"
1D
#89
0"
0D
1?
#90
1D
#91
1"
0D
0?
17
#92
1D
#93
0D
1?
#94
1D
#95
0"
0D
0?
07
1/
#96
1"
1D
#97
0"
0D
1?
#98
1"
1D
#99
0D
0?
17
#100
1D
#101
0D
1?
#102
1D
#104
1!
0@
08
00
#105
0!
1@
#106
1!
0@
18
#107
1@
#108
0!
0@
08
10
#109
1@
#110
1!
0@
18
#111
1@
#125
