Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 11:04:56 2023
| Host         : DESKTOP-3CA2G8O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OscopeWithZynq_wrapper_timing_summary_routed.rpt -pb OscopeWithZynq_wrapper_timing_summary_routed.pb -rpx OscopeWithZynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OscopeWithZynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               2           
TIMING-16  Warning           Large setup violation                                      68          
TIMING-18  Warning           Missing input or output delay                              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.067     -674.813                    110                 3273        0.025        0.000                      0                 3273        0.540        0.000                       0                  1460  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                 ------------         ----------      --------------
OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                                                                  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0                                                                                                  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0                                                                                                  {0.000 40.000}       80.000          12.500          
clk_fpga_0                                                                                                            {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                        1.321        0.000                      0                  320        0.153        0.000                      0                  320        5.757        0.000                       0                   225  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                   20.000        0.000                       0                     3  
clk_fpga_0                                                                                                                 12.605        0.000                      0                 2870        0.025        0.000                      0                 2870        9.020        0.000                       0                  1221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          clk_out1_clk_wiz_0      -13.067     -454.323                     68                   68        0.181        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_out1_clk_wiz_0       -5.357     -220.489                     42                   42        0.131        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_fpga_0                              
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_fpga_0          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
  To Clock:  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 5.982ns (50.534%)  route 5.856ns (49.466%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.974 - 13.474 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.718     1.718    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.600 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.558     4.158    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     7.999 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[20]
                         net (fo=6, routed)           1.570     9.569    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/P[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.693 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_i_9__0/O
                         net (fo=4, routed)           0.638    10.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.455 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    10.455    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/S[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.856 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.856    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.013 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           0.958    11.971    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CO[0]
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.329    12.300 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5/O
                         net (fo=3, routed)           1.132    13.432    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    13.556 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_1/O
                         net (fo=1, routed)           0.000    13.556    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/D[1]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500    14.974    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/C
                         clock pessimism              0.105    15.079    
                         clock uncertainty           -0.234    14.845    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.032    14.877    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 5.982ns (51.131%)  route 5.717ns (48.869%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.973 - 13.474 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.718     1.718    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.600 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.558     4.158    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     7.999 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[20]
                         net (fo=6, routed)           1.570     9.569    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/P[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.693 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_i_9__0/O
                         net (fo=4, routed)           0.638    10.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.455 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    10.455    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/S[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.856 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.856    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.013 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           0.958    11.971    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CO[0]
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.329    12.300 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5/O
                         net (fo=3, routed)           0.994    13.294    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.418 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/green[0]_i_1/O
                         net (fo=1, routed)           0.000    13.418    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]_0
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499    14.973    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/C
                         clock pessimism              0.105    15.078    
                         clock uncertainty           -0.234    14.844    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.031    14.875    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 5.982ns (51.142%)  route 5.715ns (48.858%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.974 - 13.474 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.718     1.718    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.600 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.558     4.158    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     7.999 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[20]
                         net (fo=6, routed)           1.570     9.569    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/P[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.693 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_i_9__0/O
                         net (fo=4, routed)           0.638    10.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.455 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    10.455    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/S[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.856 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.856    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.013 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           0.809    11.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CO[0]
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.329    12.151 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_2/O
                         net (fo=2, routed)           1.140    13.291    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_2_n_0
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.124    13.415 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    13.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]_1[0]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500    14.974    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/C
                         clock pessimism              0.105    15.079    
                         clock uncertainty           -0.234    14.845    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.031    14.876    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.728ns  (logic 6.011ns (51.252%)  route 5.717ns (48.748%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.973 - 13.474 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.718     1.718    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.600 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.558     4.158    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     7.999 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[20]
                         net (fo=6, routed)           1.570     9.569    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/P[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.693 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_i_9__0/O
                         net (fo=4, routed)           0.638    10.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.455 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    10.455    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/S[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.856 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.856    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.013 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           0.958    11.971    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CO[0]
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.329    12.300 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5/O
                         net (fo=3, routed)           0.994    13.294    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_5_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.153    13.447 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/green[6]_i_1/O
                         net (fo=1, routed)           0.000    13.447    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]_1
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499    14.973    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/C
                         clock pessimism              0.105    15.078    
                         clock uncertainty           -0.234    14.844    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.075    14.919    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.525ns  (logic 5.982ns (51.904%)  route 5.543ns (48.096%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.974 - 13.474 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.718     1.718    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.600 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.558     4.158    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     7.999 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[20]
                         net (fo=6, routed)           1.570     9.569    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/P[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.693 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_i_9__0/O
                         net (fo=4, routed)           0.638    10.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.455 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    10.455    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/S[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.856 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.856    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.013 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           0.809    11.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CO[0]
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.329    12.151 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_2/O
                         net (fo=2, routed)           0.969    13.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_2_n_0
    SLICE_X14Y41         LUT4 (Prop_lut4_I1_O)        0.124    13.244 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_1/O
                         net (fo=1, routed)           0.000    13.244    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]_1[1]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500    14.974    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/C
                         clock pessimism              0.105    15.079    
                         clock uncertainty           -0.234    14.845    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.031    14.876    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.192ns  (logic 5.960ns (53.252%)  route 5.232ns (46.748%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 14.972 - 13.474 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.722     1.722    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.604 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.526     4.131    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/doutb[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[19])
                                                      3.841     7.972 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG/P[19]
                         net (fo=10, routed)          1.429     9.400    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/P[1]
    SLICE_X9Y38          LUT4 (Prop_lut4_I2_O)        0.124     9.524 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/ltOp_carry_i_9/O
                         net (fo=4, routed)           0.436     9.960    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.124    10.084 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    10.084    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/S[3]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.460    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/ltOp_carry_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.617 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1PixelCompare/ltOp_carry__0/CO[1]
                         net (fo=2, routed)           1.134    11.751    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/green_reg[6]_1[0]
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.332    12.083 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_3/O
                         net (fo=4, routed)           0.707    12.790    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_3_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124    12.914 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[0]_i_1/O
                         net (fo=1, routed)           0.000    12.914    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/D[0]
    SLICE_X15Y38         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.498    14.972    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X15Y38         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[0]/C
                         clock pessimism              0.105    15.077    
                         clock uncertainty           -0.234    14.843    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.029    14.872    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 1.196ns (13.136%)  route 7.909ns (86.864%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 14.962 - 13.474 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.662     1.662    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDCE (Prop_fdce_C_Q)         0.419     2.081 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/Q
                         net (fo=8, routed)           3.226     5.307    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.606 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.954     6.560    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5_n_0
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.152     6.712 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           2.889     9.601    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2_n_0
    SLICE_X20Y46         LUT4 (Prop_lut4_I1_O)        0.326     9.927 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.840    10.767    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[7]_i_1_n_0
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489    14.962    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/C
                         clock pessimism              0.138    15.101    
                         clock uncertainty           -0.234    14.867    
    SLICE_X21Y54         FDCE (Setup_fdce_C_D)       -0.093    14.774    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.196ns (13.315%)  route 7.786ns (86.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 14.962 - 13.474 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.662     1.662    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDCE (Prop_fdce_C_Q)         0.419     2.081 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/Q
                         net (fo=8, routed)           3.226     5.307    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.606 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.954     6.560    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5_n_0
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.152     6.712 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           2.861     9.572    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2_n_0
    SLICE_X20Y46         LUT4 (Prop_lut4_I1_O)        0.326     9.898 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.746    10.644    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[6]_i_1_n_0
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489    14.962    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/C
                         clock pessimism              0.138    15.101    
                         clock uncertainty           -0.234    14.867    
    SLICE_X21Y54         FDCE (Setup_fdce_C_D)       -0.062    14.805    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 1.196ns (13.571%)  route 7.617ns (86.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 14.962 - 13.474 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.662     1.662    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDCE (Prop_fdce_C_Q)         0.419     2.081 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/Q
                         net (fo=8, routed)           3.226     5.307    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.606 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.954     6.560    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5_n_0
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.152     6.712 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           2.717     9.429    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2_n_0
    SLICE_X21Y47         LUT4 (Prop_lut4_I1_O)        0.326     9.755 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.720    10.475    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[2]_i_1_n_0
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489    14.962    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/C
                         clock pessimism              0.138    15.101    
                         clock uncertainty           -0.234    14.867    
    SLICE_X21Y54         FDCE (Setup_fdce_C_D)       -0.047    14.820    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 1.196ns (13.565%)  route 7.621ns (86.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 14.962 - 13.474 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.662     1.662    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDCE (Prop_fdce_C_Q)         0.419     2.081 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/Q
                         net (fo=8, routed)           3.226     5.307    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.606 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5/O
                         net (fo=6, routed)           0.954     6.560    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]_i_5_n_0
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.152     6.712 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           2.764     9.476    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[9]_i_2_n_0
    SLICE_X22Y47         LUT4 (Prop_lut4_I1_O)        0.326     9.802 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.677    10.479    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout[0]_i_1_n_0
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487    14.961    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489    14.962    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/C
                         clock pessimism              0.141    15.104    
                         clock uncertainty           -0.234    14.870    
    SLICE_X20Y53         FDCE (Setup_fdce_C_D)       -0.013    14.857    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555     0.555    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X17Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[4]/Q
                         net (fo=16, routed)          0.101     0.796    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[4]
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.841 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.841    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/plusOp[8]
    SLICE_X16Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.821     0.821    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X16Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[8]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X16Y30         FDRE (Hold_fdre_C_D)         0.121     0.689    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.586     0.586    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X37Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.081     0.807    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/p_0_in2_in
    SLICE_X36Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.852 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.852    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_6
    SLICE_X36Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.853     0.853    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X36Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.092     0.691    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.348%)  route 0.151ns (51.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.582     0.582    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X43Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.151     0.873    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X38Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.847     0.847    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[0]/C
                         clock pessimism             -0.233     0.614    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.059     0.673    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.684%)  route 0.132ns (48.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.559     0.559    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X33Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.132     0.831    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X32Y16         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824     0.824    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X32Y16         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[0]/C
                         clock pessimism             -0.252     0.572    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.059     0.631    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.582     0.582    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X41Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.119     0.842    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/n1d[1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.887    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_1
    SLICE_X40Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.849     0.849    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X40Y28         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.091     0.686    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.586     0.586    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X36Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.132     0.859    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/p_0_in1_in
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.048     0.907 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.907    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_7
    SLICE_X37Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.853     0.853    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X37Y15         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[7]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.105     0.704    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.556     0.556    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/Q
                         net (fo=15, routed)          0.116     0.836    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]
    SLICE_X21Y34         LUT5 (Prop_lut5_I3_O)        0.048     0.884 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/plusOp__0[4]
    SLICE_X21Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824     0.824    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[4]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.107     0.676    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555     0.555    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X17Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[0]/Q
                         net (fo=18, routed)          0.085     0.767    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[0]
    SLICE_X17Y30         LUT2 (Prop_lut2_I0_O)        0.099     0.866 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/plusOp[1]
    SLICE_X17Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.821     0.821    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X17Y30         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[1]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.091     0.646    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.556     0.556    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/Q
                         net (fo=15, routed)          0.116     0.836    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.881 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.881    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/plusOp__0[3]
    SLICE_X21Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824     0.824    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[3]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.091     0.660    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.559     0.559    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X18Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[0]/Q
                         net (fo=18, routed)          0.144     0.844    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[0]
    SLICE_X19Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.889 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.889    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/plusOp__0[1]
    SLICE_X19Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X19Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[1]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.091     0.663    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y8      OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y7      OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y1    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y18     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y17     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y24     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y23     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y20     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y19     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y22     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y21     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y21     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y21     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y21     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y29     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y2    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y24     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y23     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y20     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y19     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y22     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y21     OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.605ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.734ns (27.047%)  route 4.677ns (72.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.790     8.701    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.853 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.631     9.484    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.490    22.682    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X18Y53         FDRE (Setup_fdre_C_CE)      -0.407    22.089    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.605ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.734ns (27.047%)  route 4.677ns (72.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.790     8.701    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.853 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.631     9.484    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.490    22.682    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X18Y53         FDRE (Setup_fdre_C_CE)      -0.407    22.089    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.605ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.734ns (27.047%)  route 4.677ns (72.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.790     8.701    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.853 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.631     9.484    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.490    22.682    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X18Y53         FDRE (Setup_fdre_C_CE)      -0.407    22.089    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.605ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.734ns (27.047%)  route 4.677ns (72.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.790     8.701    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.853 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.631     9.484    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.490    22.682    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y53         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X18Y53         FDRE (Setup_fdre_C_CE)      -0.407    22.089    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.734ns (26.964%)  route 4.697ns (73.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.789     8.700    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.852 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.651     9.504    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y52         FDRE (Setup_fdre_C_CE)      -0.377    22.127    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 12.623    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.734ns (26.964%)  route 4.697ns (73.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.789     8.700    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.152     8.852 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.651     9.504    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y52         FDRE (Setup_fdre_C_CE)      -0.377    22.127    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 12.623    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.735ns (27.300%)  route 4.620ns (72.700%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.605     8.516    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.153     8.669 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.759     9.428    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.372    22.132    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         22.132    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 12.704    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.735ns (27.300%)  route 4.620ns (72.700%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.605     8.516    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.153     8.669 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.759     9.428    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.372    22.132    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         22.132    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 12.704    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.735ns (27.300%)  route 4.620ns (72.700%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.605     8.516    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.153     8.669 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.759     9.428    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.372    22.132    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         22.132    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 12.704    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.735ns (27.300%)  route 4.620ns (72.700%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.765     3.073    OscopeWithZynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.764     6.171    OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     6.295 r  OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.493     6.787    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.605     8.516    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.153     8.669 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.759     9.428    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.498    22.690    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.372    22.132    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         22.132    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 12.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.584     0.925    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.219     1.284    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.327 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.854     1.224    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.298ns (69.409%)  route 0.131ns (30.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.564     0.905    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/s00_axi_aclk
    SLICE_X19Y49         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]/Q
                         net (fo=2, routed)           0.131     1.164    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/duty_compare/Q[0]
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.170     1.334 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/duty_compare/gtOp_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.334    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/gtOp
    SLICE_X20Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.830     1.200    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.129     1.300    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.141%)  route 0.177ns (43.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.584     0.925    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.177     1.230    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.329 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.329    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.854     1.224    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.651%)  route 0.233ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.563     0.904    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.233     1.278    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]_1[7]
    SLICE_X16Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[7]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.064     1.236    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.584     0.925    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.105     1.170    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y42          SRLC32E                                      r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.852     1.222    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.341%)  route 0.258ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.563     0.904    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.258     1.302    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]_1[0]
    SLICE_X16Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.075     1.247    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.275%)  route 0.234ns (55.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.564     0.905    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.234     1.280    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X13Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.325 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.325    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X13Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.834     1.204    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y52         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.091     1.266    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.302%)  route 0.258ns (64.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.563     0.904    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.258     1.303    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[8]_1[2]
    SLICE_X19Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/s00_axi_aclk
    SLICE_X19Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.545%)  route 0.253ns (57.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.584     0.925    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.253     1.318    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.364 r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.364    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.854     1.224    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.263%)  route 0.176ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.563     0.904    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y46         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=1, routed)           0.176     1.228    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/counter_inst/axi_rdata_reg[7][4]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.098     1.326 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/counter_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.326    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X17Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X10Y52   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X11Y54   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X11Y52   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y54   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y54   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y52   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y55   OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y44   OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y44   OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44    OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y44   OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y44   OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack      -13.067ns,  Total Violation     -454.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.067ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        10.831ns  (logic 5.567ns (51.399%)  route 5.264ns (48.601%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 661.711 - 660.211 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 662.988 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.680   662.988    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456   663.444 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=24, routed)          0.609   664.053    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1_0[15]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841   667.894 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[21]
                         net (fo=33, routed)          1.296   669.190    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/P[5]
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124   669.314 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10/O
                         net (fo=6, routed)           0.642   669.956    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124   670.080 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_5/O
                         net (fo=5, routed)           0.675   670.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124   670.879 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.476   671.355    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red[6]_i_38[1]
    SLICE_X11Y41         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   671.800 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           1.235   673.035    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_1[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.329   673.364 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1/O
                         net (fo=5, routed)           0.331   673.695    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124   673.819 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_1/O
                         net (fo=1, routed)           0.000   673.819    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/D[1]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500   661.711    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]/C
                         clock pessimism              0.000   661.711    
                         clock uncertainty           -0.991   660.720    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.032   660.752    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red_reg[6]
  -------------------------------------------------------------------
                         required time                        660.752    
                         arrival time                        -673.819    
  -------------------------------------------------------------------
                         slack                                -13.067    

Slack (VIOLATED) :        -13.065ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        10.828ns  (logic 5.567ns (51.413%)  route 5.261ns (48.587%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 661.711 - 660.211 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 662.988 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.680   662.988    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456   663.444 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=24, routed)          0.609   664.053    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1_0[15]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841   667.894 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[21]
                         net (fo=33, routed)          1.296   669.190    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/P[5]
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124   669.314 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10/O
                         net (fo=6, routed)           0.642   669.956    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124   670.080 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_5/O
                         net (fo=5, routed)           0.675   670.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124   670.879 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.476   671.355    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red[6]_i_38[1]
    SLICE_X11Y41         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   671.800 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           1.235   673.035    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_1[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.329   673.364 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1/O
                         net (fo=5, routed)           0.328   673.692    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out
    SLICE_X14Y41         LUT4 (Prop_lut4_I3_O)        0.124   673.816 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[6]_i_1/O
                         net (fo=1, routed)           0.000   673.816    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]_1[1]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500   661.711    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]/C
                         clock pessimism              0.000   661.711    
                         clock uncertainty           -0.991   660.720    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.031   660.751    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]
  -------------------------------------------------------------------
                         required time                        660.751    
                         arrival time                        -673.816    
  -------------------------------------------------------------------
                         slack                                -13.065    

Slack (VIOLATED) :        -13.065ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        10.828ns  (logic 5.567ns (51.414%)  route 5.261ns (48.586%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 661.711 - 660.211 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 662.988 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.680   662.988    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456   663.444 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=24, routed)          0.609   664.053    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1_0[15]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841   667.894 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[21]
                         net (fo=33, routed)          1.296   669.190    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/P[5]
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124   669.314 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10/O
                         net (fo=6, routed)           0.642   669.956    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124   670.080 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_5/O
                         net (fo=5, routed)           0.675   670.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124   670.879 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.476   671.355    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red[6]_i_38[1]
    SLICE_X11Y41         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   671.800 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           1.235   673.035    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_1[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.329   673.364 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1/O
                         net (fo=5, routed)           0.328   673.692    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124   673.816 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/blue[0]_i_1/O
                         net (fo=1, routed)           0.000   673.816    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[6]_1[0]
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.500   661.711    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X14Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]/C
                         clock pessimism              0.000   661.711    
                         clock uncertainty           -0.991   660.720    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.031   660.751    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/blue_reg[0]
  -------------------------------------------------------------------
                         required time                        660.751    
                         arrival time                        -673.816    
  -------------------------------------------------------------------
                         slack                                -13.065    

Slack (VIOLATED) :        -13.013ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        10.775ns  (logic 5.567ns (51.668%)  route 5.208ns (48.332%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 661.710 - 660.211 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 662.988 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.680   662.988    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456   663.444 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=24, routed)          0.609   664.053    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1_0[15]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841   667.894 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[21]
                         net (fo=33, routed)          1.296   669.190    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/P[5]
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124   669.314 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10/O
                         net (fo=6, routed)           0.642   669.956    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124   670.080 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_5/O
                         net (fo=5, routed)           0.675   670.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124   670.879 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.476   671.355    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red[6]_i_38[1]
    SLICE_X11Y41         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   671.800 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           1.235   673.035    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_1[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.329   673.364 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1/O
                         net (fo=5, routed)           0.275   673.638    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out
    SLICE_X15Y40         LUT4 (Prop_lut4_I2_O)        0.124   673.763 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/green[0]_i_1/O
                         net (fo=1, routed)           0.000   673.763    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]_0
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499   661.710    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]/C
                         clock pessimism              0.000   661.710    
                         clock uncertainty           -0.991   660.719    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.031   660.750    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[0]
  -------------------------------------------------------------------
                         required time                        660.750    
                         arrival time                        -673.763    
  -------------------------------------------------------------------
                         slack                                -13.013    

Slack (VIOLATED) :        -12.965ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        10.771ns  (logic 5.563ns (51.650%)  route 5.208ns (48.350%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 661.710 - 660.211 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 662.988 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.680   662.988    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456   663.444 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=24, routed)          0.609   664.053    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1_0[15]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841   667.894 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[21]
                         net (fo=33, routed)          1.296   669.190    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/P[5]
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124   669.314 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10/O
                         net (fo=6, routed)           0.642   669.956    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_10_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124   670.080 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0_i_5/O
                         net (fo=5, routed)           0.675   670.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124   670.879 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/leqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.476   671.355    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/red[6]_i_38[1]
    SLICE_X11Y41         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   671.800 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           1.235   673.035    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_1[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.329   673.364 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1/O
                         net (fo=5, routed)           0.275   673.638    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.120   673.758 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/green[6]_i_1/O
                         net (fo=1, routed)           0.000   673.758    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]_1
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499   661.710    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CLK
    SLICE_X15Y40         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]/C
                         clock pessimism              0.000   661.710    
                         clock uncertainty           -0.991   660.719    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.075   660.794    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/green_reg[6]
  -------------------------------------------------------------------
                         required time                        660.794    
                         arrival time                        -673.758    
  -------------------------------------------------------------------
                         slack                                -12.965    

Slack (VIOLATED) :        -7.695ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.643ns  (logic 0.580ns (12.492%)  route 4.063ns (87.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 661.759 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.975   667.614    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.549   661.759    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.000   661.759    
                         clock uncertainty           -0.991   660.768    
    OLOGIC_X0Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.919    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        659.919    
                         arrival time                        -667.614    
  -------------------------------------------------------------------
                         slack                                 -7.695    

Slack (VIOLATED) :        -7.680ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.624ns  (logic 0.580ns (12.543%)  route 4.044ns (87.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 661.755 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.956   667.595    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.545   661.755    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.755    
                         clock uncertainty           -0.991   660.764    
    OLOGIC_X0Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.915    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.915    
                         arrival time                        -667.595    
  -------------------------------------------------------------------
                         slack                                 -7.680    

Slack (VIOLATED) :        -7.649ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.597ns  (logic 0.580ns (12.618%)  route 4.017ns (87.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 661.759 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.928   667.568    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.549   661.759    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.759    
                         clock uncertainty           -0.991   660.768    
    OLOGIC_X0Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.919    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.919    
                         arrival time                        -667.568    
  -------------------------------------------------------------------
                         slack                                 -7.649    

Slack (VIOLATED) :        -7.467ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.412ns  (logic 0.580ns (13.146%)  route 3.832ns (86.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 661.756 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.744   667.383    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.546   661.756    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.756    
                         clock uncertainty           -0.991   660.765    
    OLOGIC_X0Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.916    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.916    
                         arrival time                        -667.383    
  -------------------------------------------------------------------
                         slack                                 -7.467    

Slack (VIOLATED) :        -7.341ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.284ns  (logic 0.580ns (13.540%)  route 3.704ns (86.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 661.753 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.615   667.255    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.543   661.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.753    
                         clock uncertainty           -0.991   660.762    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.913    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.913    
                         arrival time                        -667.255    
  -------------------------------------------------------------------
                         slack                                 -7.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.231%)  route 0.893ns (82.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.519     1.979    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     1.798    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.231%)  route 0.893ns (82.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.519     1.979    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     1.798    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.571%)  route 0.936ns (83.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.562     2.022    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X16Y31         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822     0.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X16Y31         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[10]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.991     1.813    
    SLICE_X16Y31         FDRE (Hold_fdre_C_R)         0.009     1.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.571%)  route 0.936ns (83.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.562     2.022    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X16Y31         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822     0.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X16Y31         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[9]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.991     1.813    
    SLICE_X16Y31         FDRE (Hold_fdre_C_R)         0.009     1.822    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelHorz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[5]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[6]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[7]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.501%)  route 0.941ns (83.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.374     1.415    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/s00_axi_aresetn
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         0.567     2.027    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.825     0.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y36         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[8]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.991     1.816    
    SLICE_X20Y36         FDRE (Hold_fdre_C_R)         0.009     1.825    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           42  Failing Endpoints,  Worst Slack       -5.357ns,  Total Violation     -220.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.357ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.690ns  (logic 0.580ns (21.563%)  route 2.110ns (78.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 661.700 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.021   665.661    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X19Y55         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.490   661.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X19Y55         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[8]/C
                         clock pessimism              0.000   661.700    
                         clock uncertainty           -0.991   660.709    
    SLICE_X19Y55         FDCE (Recov_fdce_C_CLR)     -0.405   660.304    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        660.304    
                         arrival time                        -665.661    
  -------------------------------------------------------------------
                         slack                                 -5.357    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[0]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.725%)  route 2.090ns (78.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.001   665.641    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X21Y54         FDCE (Recov_fdce_C_CLR)     -0.405   660.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        660.303    
                         arrival time                        -665.641    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.315ns  (required time - arrival time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.551%)  route 2.111ns (78.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 661.699 - 660.211 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 662.971 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663   662.971    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456   663.427 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.088   664.515    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124   664.639 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          1.023   665.662    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X20Y54         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487   661.698    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.489   661.699    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X20Y54         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[0]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.991   660.708    
    SLICE_X20Y54         FDCE (Recov_fdce_C_CLR)     -0.361   660.347    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        660.347    
                         arrival time                        -665.662    
  -------------------------------------------------------------------
                         slack                                 -5.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.885%)  route 0.799ns (81.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.363     1.884    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X20Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X20Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.353%)  route 0.775ns (80.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.861    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.728    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.353%)  route 0.775ns (80.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X21Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.436     1.477    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/peripheral_aresetn[0]_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.522 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.861    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.991     1.820    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.728    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.132    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.124ns (7.172%)  route 1.605ns (92.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.605     1.605    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.729 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.729    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.491     2.683    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.045ns (5.632%)  route 0.754ns (94.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.754     0.754    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.799 r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.799    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y51         FDRE                                         r  OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.073ns  (logic 4.625ns (41.770%)  route 6.448ns (58.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.673     2.981    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          1.611     5.048    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[3]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0_i_4/O
                         net (fo=9, routed)           1.103     6.303    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[20]_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.326     6.629 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0_i_2/O
                         net (fo=35, routed)          1.013     7.642    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[18]_0
    SLICE_X20Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.766 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0/O
                         net (fo=1, routed)           2.721    10.487    an7606convst_ext_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    14.054 r  an7606convst_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.054    an7606convst_ext_0
    R14                                                               r  an7606convst_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.682ns (43.522%)  route 6.076ns (56.478%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.673     2.981    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          1.611     5.048    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[3]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0_i_4/O
                         net (fo=9, routed)           0.825     6.025    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[20]_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.326     6.351 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606cs_ext_INST_0_i_1/O
                         net (fo=14, routed)          0.846     7.197    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.321 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606cs_ext_INST_0/O
                         net (fo=1, routed)           2.794    10.115    an7606cs_ext_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624    13.739 r  an7606cs_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.739    an7606cs_ext_0
    V15                                                               r  an7606cs_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.673ns (44.422%)  route 5.847ns (55.578%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.673     2.981    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          1.611     5.048    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[3]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0_i_4/O
                         net (fo=9, routed)           0.825     6.025    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[20]_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.326     6.351 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606cs_ext_INST_0_i_1/O
                         net (fo=14, routed)          0.804     7.155    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.279 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606rd_ext_INST_0/O
                         net (fo=1, routed)           2.606     9.886    an7606rd_ext_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    13.500 r  an7606rd_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.500    an7606rd_ext_0
    Y17                                                               r  an7606rd_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.029ns (52.432%)  route 3.656ns (47.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.675     2.983    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/Q
                         net (fo=1, routed)           3.656     7.157    pwmSignal_ext_0_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    10.668 r  pwmSignal_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.668    pwmSignal_ext_0
    F17                                                               r  pwmSignal_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.040ns (56.189%)  route 3.150ns (43.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.663     2.971    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/Q
                         net (fo=1, routed)           3.150     6.639    pwmSignal_ext_1_OBUF
    F20                  OBUF (Prop_obuf_I_O)         3.522    10.161 r  pwmSignal_ext_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.161    pwmSignal_ext_1
    F20                                                               r  pwmSignal_ext_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.078ns (59.701%)  route 2.753ns (40.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.672     2.980    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           2.753     6.189    an7606reset_ext_0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622     9.810 r  an7606reset_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.810    an7606reset_ext_0
    Y16                                                               r  an7606reset_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            forcedModeOut_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 3.977ns (60.205%)  route 2.629ns (39.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.673     2.981    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/Q
                         net (fo=7, routed)           2.629     6.066    forcedModeOut_ext_0_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     9.587 r  forcedModeOut_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.587    forcedModeOut_ext_0
    J16                                                               r  forcedModeOut_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            forcedModeOut_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.363ns (61.906%)  route 0.839ns (38.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.560     0.901    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/forcedMode_reg/Q
                         net (fo=7, routed)           0.839     1.880    forcedModeOut_ext_0_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.103 r  forcedModeOut_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.103    forcedModeOut_ext_0
    J16                                                               r  forcedModeOut_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.463ns (62.690%)  route 0.871ns (37.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.871     1.911    an7606reset_ext_0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.233 r  an7606reset_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    an7606reset_ext_0
    Y16                                                               r  an7606reset_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.501ns (63.265%)  route 0.872ns (36.735%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/Q
                         net (fo=8, routed)           0.077     1.118    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg_n_0_[8]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.163 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606rd_ext_INST_0/O
                         net (fo=1, routed)           0.794     1.957    an7606rd_ext_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.272 r  an7606rd_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    an7606rd_ext_0
    Y17                                                               r  an7606rd_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.454ns (61.001%)  route 0.929ns (38.999%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.081     1.121    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[2]
    SLICE_X20Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.166 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606convst_ext_INST_0/O
                         net (fo=1, routed)           0.849     2.015    an7606convst_ext_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.283 r  an7606convst_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.283    an7606convst_ext_0
    R14                                                               r  an7606convst_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.387ns (56.704%)  route 1.059ns (43.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/Q
                         net (fo=1, routed)           1.059     2.122    pwmSignal_ext_1_OBUF
    F20                  OBUF (Prop_obuf_I_O)         1.223     3.345 r  pwmSignal_ext_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.345    pwmSignal_ext_1
    F20                                                               r  pwmSignal_ext_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.510ns (60.587%)  route 0.982ns (39.413%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.559     0.900    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[8]/Q
                         net (fo=8, routed)           0.079     1.120    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg_n_0_[8]
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.165 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/an7606cs_ext_INST_0/O
                         net (fo=1, routed)           0.903     2.068    an7606cs_ext_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.392 r  an7606cs_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.392    an7606cs_ext_0
    V15                                                               r  an7606cs_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.376ns (51.493%)  route 1.297ns (48.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.564     0.905    OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/pwmSignal_reg/Q
                         net (fo=1, routed)           1.297     2.365    pwmSignal_ext_0_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.577 r  pwmSignal_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.577    pwmSignal_ext_0
    F17                                                               r  pwmSignal_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.874     4.113 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.113    tmdsDataN_ext_0[0]
    W20                                                               r  tmdsDataN_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.873     4.112 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.112    tmdsDataP_ext_0[0]
    V20                                                               r  tmdsDataP_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.878     4.111 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.111    tmdsDataN_ext_0[2]
    P20                                                               r  tmdsDataN_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.877     4.110 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.110    tmdsDataP_ext_0[2]
    N20                                                               r  tmdsDataP_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.107 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.107    tmdsClkN_ext_0
    P19                                                               r  tmdsClkN_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.106 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.106    tmdsClkP_ext_0
    N18                                                               r  tmdsClkP_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 2.338ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.866     4.102 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.102    tmdsDataN_ext_0[1]
    U20                                                               r  tmdsDataN_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 2.337ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677     1.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.865     4.101 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.101    tmdsDataP_ext_0[1]
    T20                                                               r  tmdsDataP_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.991ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     0.814     1.568 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.568    tmdsDataP_ext_0[1]
    T20                                                               r  tmdsDataP_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.992ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    0.815     1.569 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.569    tmdsDataN_ext_0[1]
    U20                                                               r  tmdsDataN_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.576 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.576    tmdsClkP_ext_0
    N18                                                               r  tmdsClkP_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     0.821     1.577 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.577    tmdsDataP_ext_0[0]
    V20                                                               r  tmdsDataP_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.577 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.577    tmdsClkN_ext_0
    P19                                                               r  tmdsClkN_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    0.822     1.578 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.578    tmdsDataN_ext_0[0]
    W20                                                               r  tmdsDataN_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 1.003ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     0.826     1.578 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    tmdsDataP_ext_0[2]
    N20                                                               r  tmdsDataP_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    0.827     1.579 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    tmdsDataN_ext_0[2]
    P20                                                               r  tmdsDataN_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 f  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.677    41.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538    38.139 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    39.899    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    40.000 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    41.677    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.571ns (21.899%)  route 5.602ns (78.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.271     7.173    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/SR[0]
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.507     2.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[5]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.571ns (21.899%)  route 5.602ns (78.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.271     7.173    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/SR[0]
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.507     2.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.571ns (21.899%)  route 5.602ns (78.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.271     7.173    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/SR[0]
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.507     2.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg2/q_reg[7]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg2/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.571ns (22.013%)  route 5.565ns (77.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.234     7.136    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg2/SR[0]
    SLICE_X15Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg2/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.500     2.693    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg2/s00_axi_aclk
    SLICE_X15Y41         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg2/q_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 1.571ns (22.043%)  route 5.555ns (77.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.224     7.126    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/SR[0]
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.504     2.696    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[3]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 1.571ns (22.043%)  route 5.555ns (77.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.224     7.126    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/SR[0]
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.504     2.696    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[4]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 1.571ns (22.043%)  route 5.555ns (77.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.224     7.126    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/SR[0]
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.504     2.696    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[5]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 1.571ns (22.043%)  route 5.555ns (77.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.224     7.126    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/SR[0]
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.504     2.696    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1WrCounter/tmp_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.571ns (22.359%)  route 5.455ns (77.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.123     7.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/SR[0]
    SLICE_X12Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.507     2.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[11]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.571ns (22.359%)  route 5.455ns (77.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         2.123     7.026    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/SR[0]
    SLICE_X12Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.507     2.700    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606data_ext_0[8]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.279ns (24.856%)  route 0.843ns (75.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  an7606data_ext_0[8] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[8]
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  an7606data_ext_0_IBUF[8]_inst/O
                         net (fo=4, routed)           0.843     1.122    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/an7606data_ext[8]
    SLICE_X17Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[8]/C

Slack:                    inf
  Source:                 an7606data_ext_0[9]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.276ns (23.633%)  route 0.892ns (76.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  an7606data_ext_0[9] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  an7606data_ext_0_IBUF[9]_inst/O
                         net (fo=4, routed)           0.892     1.168    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/an7606data_ext[9]
    SLICE_X18Y43         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[9]/C

Slack:                    inf
  Source:                 an7606data_ext_0[11]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.287ns (24.328%)  route 0.893ns (75.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  an7606data_ext_0[11] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[11]
    U13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_ext_0_IBUF[11]_inst/O
                         net (fo=4, routed)           0.893     1.180    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/an7606data_ext[11]
    SLICE_X18Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/s00_axi_aclk
    SLICE_X18Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[11]/C

Slack:                    inf
  Source:                 an7606data_ext_0[13]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.300ns (25.118%)  route 0.894ns (74.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  an7606data_ext_0[13] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[13]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  an7606data_ext_0_IBUF[13]_inst/O
                         net (fo=4, routed)           0.894     1.194    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/an7606data_ext[13]
    SLICE_X18Y43         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[13]/C

Slack:                    inf
  Source:                 an7606data_ext_0[14]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.318ns (26.372%)  route 0.888ns (73.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  an7606data_ext_0[14] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[14]
    U12                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  an7606data_ext_0_IBUF[14]_inst/O
                         net (fo=4, routed)           0.888     1.207    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/an7606data_ext[14]
    SLICE_X18Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/s00_axi_aclk
    SLICE_X18Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[14]/C

Slack:                    inf
  Source:                 btn_ext_0[0]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/previous_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.245ns (20.184%)  route 0.968ns (79.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btn_ext_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_ext_0[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_ext_0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.968     1.212    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/btn_ext[0]
    SLICE_X21Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/previous_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.830     1.200    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/previous_reg[0]/C

Slack:                    inf
  Source:                 an7606data_ext_0[13]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.300ns (24.743%)  route 0.912ns (75.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  an7606data_ext_0[13] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[13]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  an7606data_ext_0_IBUF[13]_inst/O
                         net (fo=4, routed)           0.912     1.212    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/an7606data_ext[13]
    SLICE_X17Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[13]/C

Slack:                    inf
  Source:                 an7606data_ext_0[10]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.287ns (23.526%)  route 0.931ns (76.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  an7606data_ext_0[10] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_ext_0_IBUF[10]_inst/O
                         net (fo=4, routed)           0.931     1.218    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/an7606data_ext[10]
    SLICE_X14Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[10]/C

Slack:                    inf
  Source:                 an7606data_ext_0[9]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.276ns (21.963%)  route 0.981ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  an7606data_ext_0[9] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  an7606data_ext_0_IBUF[9]_inst/O
                         net (fo=4, routed)           0.981     1.257    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/an7606data_ext[9]
    SLICE_X15Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.830     1.200    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch2TriggerReg1/q_reg[9]/C

Slack:                    inf
  Source:                 an7606data_ext_0[15]
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.309ns (24.552%)  route 0.949ns (75.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  an7606data_ext_0[15] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[15]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  an7606data_ext_0_IBUF[15]_inst/O
                         net (fo=4, routed)           0.949     1.258    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/an7606data_ext[15]
    SLICE_X14Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.831     1.201    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ch1TriggerReg1/q_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.571ns (20.615%)  route 6.049ns (79.385%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.075     4.521    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/enb_ext_1_IBUF_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.124     4.645 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.975     7.620    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.549     1.549    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.601ns  (logic 1.571ns (20.666%)  route 6.030ns (79.334%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.075     4.521    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/enb_ext_1_IBUF_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.124     4.645 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.956     7.601    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.545     1.545    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.571ns (20.741%)  route 6.003ns (79.259%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.075     4.521    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/enb_ext_1_IBUF_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.124     4.645 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.928     7.574    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.549     1.549    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.389ns  (logic 1.571ns (21.259%)  route 5.818ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.075     4.521    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/enb_ext_1_IBUF_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.124     4.645 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.744     7.389    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.546     1.546    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.695ns (23.120%)  route 5.636ns (76.880%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         1.613     6.516    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.691     7.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.494     1.494    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.695ns (23.120%)  route 5.636ns (76.880%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         1.613     6.516    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.691     7.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.494     1.494    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[7]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.695ns (23.120%)  route 5.636ns (76.880%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         1.613     6.516    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.691     7.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.494     1.494    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.695ns (23.120%)  route 5.636ns (76.880%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         1.613     6.516    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.691     7.331    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.494     1.494    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X21Y35         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.261ns  (logic 1.571ns (21.635%)  route 5.690ns (78.365%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.075     4.521    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/enb_ext_1_IBUF_alias
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.124     4.645 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          2.615     7.261    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.543     1.543    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 enb_ext_1
                            (input port)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.250ns  (logic 1.695ns (23.379%)  route 5.555ns (76.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  enb_ext_1 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_1
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  enb_ext_1_IBUF_inst/O
                         net (fo=19, routed)          3.332     4.779    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/resetn_ext
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.903 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/forcedMode_i_1/O
                         net (fo=182, routed)         1.613     6.516    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.610     7.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        1.487     1.487    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         1.493     1.493    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/CLK
    SLICE_X20Y34         FDRE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[4]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[7]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[8]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.339     1.633    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]
    SLICE_X21Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.829    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk
    SLICE_X21Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.045ns (2.716%)  route 1.612ns (97.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.362     1.657    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X19Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.830     0.830    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X19Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.045ns (2.716%)  route 1.612ns (97.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.250     1.250    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/pix_clk_locked
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.295 f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp/O
                         net (fo=50, routed)          0.362     1.657    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/AR[0]
    SLICE_X19Y53         FDCE                                         f  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OscopeWithZynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1222, routed)        0.812     0.812    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=223, routed)         0.830     0.830    OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/pix_clk
    SLICE_X19Y53         FDCE                                         r  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[2]/C





