Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 9AA5BBB1DD7
	for <lists+qemu-devel@lfdr.de>; Wed, 01 Oct 2025 23:38:01 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v44Sx-0003Kf-Hj; Wed, 01 Oct 2025 17:34:29 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v44Sv-0003KK-PW
 for qemu-devel@nongnu.org; Wed, 01 Oct 2025 17:34:25 -0400
Received: from mail-pf1-x42e.google.com ([2607:f8b0:4864:20::42e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v44Sm-0001pn-AD
 for qemu-devel@nongnu.org; Wed, 01 Oct 2025 17:34:25 -0400
Received: by mail-pf1-x42e.google.com with SMTP id
 d2e1a72fcca58-7811a5ec5b6so1313039b3a.1
 for <qemu-devel@nongnu.org>; Wed, 01 Oct 2025 14:34:14 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1759354451; x=1759959251; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:to:subject:user-agent:mime-version:date:message-id:from
 :to:cc:subject:date:message-id:reply-to;
 bh=YPpeJ5YIUX5lKd84GGk7FsGv1OwuRD3RC23LCRsYslg=;
 b=sIEeeNvcyKzcCV0CnRdzq8Zr1kN2YMUKYFF7V9UOvnyYkAFzygBrYWkpCHpMqAAoqG
 jVEUYVxH2Gea8gDyEAHxu1kG3nu36a8YN9JEwOUnXQ9d9pXynTxL5lTnJtf4yr4eIAuk
 ySoZMezSv38LmNh3CNkrhY8x2pAFBMbXGbrlOUuGz8Eszz5JtMADWPHdFqNwJebXIHsw
 8/dNRFWZ9ioV1oXZyoMnOdEnA8HpLHqwzImTVxgHfDc6cJNoWt0l97uX5uLTrHgmUvBU
 sj9b8aa7HZNB6ByHAmB4g0mv486eQ75WgffLs5NjPt74NQXronLqDtlDL9L86o7AK/bs
 0HBg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1759354451; x=1759959251;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=YPpeJ5YIUX5lKd84GGk7FsGv1OwuRD3RC23LCRsYslg=;
 b=Ft0vkSp+PBztG2uaK0HNzJb7iheEIa77tPNrFSQBiJ0SgwuM7J/eCvYom+LOHgAwSv
 ZLRgwPS8EqaezzzUX9TMdPOF9FZm5SHx7p+sWThoZRA5gJYPn/wCgSugLjPSwqWfoZbJ
 06x25y+7qDI2pN2RcByqLji489fyWdrrf08YIoNl/z2Md9N4xEtH9jNkhlLhKSH46arU
 frl04AiDZYZzhsl/KzTLrq3+qLfLA17N4cUrnJ9VJzCg1kHtjBhPQ1dZJTUrprB489ym
 SdoAa0+LU5zWmNUzekE9JFZR1FsTCj6t3d2AGQFrdVEQ1fI3w6yn6h0xLl3VSncBaBVF
 vh5Q==
X-Forwarded-Encrypted: i=1;
 AJvYcCX8gCNA9cAQ8nyyCnH9bBuupsJ2rBhqAmIi/cgnOcABWXuY5zY5KMNAOpYSlg9nuK+32lWjCfKAGEgV@nongnu.org
X-Gm-Message-State: AOJu0Ywf4aHWDexPOAa3saxGA8wfuA0NsfdC/nDL2EXPMQSbaQpAvpVY
 mJaiBFlOQLupyo+nzP+NC05aPall37dv2hLtMgXJsB76/BxyFPg3NaCj6TZdv83Zyig=
X-Gm-Gg: ASbGnctcqknvwYRADz6BRpiLbgVga1+/XrC/b6iCgqZYPY84rxA/K2LMxVu6jUseafJ
 eVlj6NGc3qZwrkhkD41gOHVqIc3N8LPUy5hWqCjs97UbgAxAcctg49LQWGSqjTdrE9ZCcZYqyS4
 D2NQz4ZP/1vAlhj05TQceK4bk8oYFzKMyfC2IMhab4qo1DGPar2+0xOer/90um8oP57YKP8KSLU
 oin6MfP1azdd0aRF2OPsP8HrjjEbWmk2XPMpO7MRw387YdO1zVC8/TNazfQP8Eg0K2v9M8ZHXMj
 tTUx3nS6SfuxUWhFzncEhghmyzzuHA/MaauK5rGZJs/coYgxNFE6a/1O89xUr4ZA1YKrkEv9kB1
 aStzG3V5VcO7svzYu2uXBrvbr13ymd72WaTk6M3vLqI6tp2Uu09n2y9JTcnO1DhC3jEPkuww=
X-Google-Smtp-Source: AGHT+IFeKUoK3R+qASWhDW73rWaM4aVikiRMkfhXcS9n0gBsMDEFy8jIWSEV5l8tze8HekerhEN2Ng==
X-Received: by 2002:a05:6a20:12d6:b0:2cf:afc1:cc3c with SMTP id
 adf61e73a8af0-32a22b27964mr1201636637.16.1759354450648; 
 Wed, 01 Oct 2025 14:34:10 -0700 (PDT)
Received: from [192.168.0.4] ([71.212.157.132])
 by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-78b02094847sm607279b3a.89.2025.10.01.14.34.09
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 01 Oct 2025 14:34:10 -0700 (PDT)
Message-ID: <60631203-626f-4628-8a40-226bd45d1c8e@linaro.org>
Date: Wed, 1 Oct 2025 14:34:08 -0700
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH RFC V6 24/24] tcg: Defer TB flush for 'lazy realized'
 vCPUs on first region alloc
To: salil.mehta@opnsrc.net, qemu-devel@nongnu.org, qemu-arm@nongnu.org,
 mst@redhat.com
References: <20251001010127.3092631-1-salil.mehta@opnsrc.net>
 <20251001010127.3092631-25-salil.mehta@opnsrc.net>
From: Richard Henderson <richard.henderson@linaro.org>
Content-Language: en-US
In-Reply-To: <20251001010127.3092631-25-salil.mehta@opnsrc.net>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42e;
 envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 T_SPF_TEMPERROR=0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 9/30/25 18:01, salil.mehta@opnsrc.net wrote:
> From: Salil Mehta <salil.mehta@huawei.com>
> 
> The TCG code cache is split into regions shared by vCPUs under MTTCG. For
> cold-boot (early realized) vCPUs, regions are sized/allocated during bring-up.
> However, when a vCPU is *lazy_realized* (administratively "disabled" at boot
> and realized later on demand), its TCGContext may fail the very first code
> region allocation if the shared TB cache is saturated by already-running
> vCPUs.
> 
> Flushing the TB cache is the right remediation, but `tb_flush()` must be
> performed from the safe execution context (cpu_exec_loop()/tb_gen_code()).
> This patch wires a deferred flush:
> 
>    * In `tcg_region_initial_alloc__locked()`, treat an initial allocation
>      failure for a lazily realized vCPU as non-fatal: set `s->tbflush_pend`
>      and return.
> 
>    * In `tcg_tb_alloc()`, if `s->tbflush_pend` is observed, clear it and
>      return NULL so the caller performs a synchronous `tb_flush()` and then
>      retries allocation.
> 
> This avoids hangs observed when a newly realized vCPU cannot obtain its first
> region under TB-cache pressure, while keeping the flush at a safe point.
> 
> No change for cold-boot vCPUs and when accel ops is KVM.
> 
> In earlier series, this patch was with below named,
> 'tcg: Update tcg_register_thread() leg to handle region alloc for hotplugged vCPU'


I don't see why you need two different booleans for this. 	
It seems to me that you could create the cpu in a state for which the first call to 
tcg_tb_alloc() sees highwater state, and everything after that happens per usual 
allocating a new region, and possibly flushing the full buffer.

What is the testcase for this?


r~

