Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/ocm2.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/ocm2 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/ocm2.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/ocm2 --family=Agilex --part=AGFB014R24B2E2V
Info: ocm2: "Transforming system: ocm2"
Info: ocm2: "Naming system components in system: ocm2"
Info: ocm2: "Processing generation queue"
Info: ocm2: "Generating: ocm2"
Info: ocm2: "Generating: ocm2_altera_avalon_onchip_memory2_1936_hqjdmoa"
Info: ocm2: Starting RTL generation for module 'ocm2_altera_avalon_onchip_memory2_1936_hqjdmoa'
Info: ocm2:   Generation command is [exec /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ocm2_altera_avalon_onchip_memory2_1936_hqjdmoa --dir=/tmp/alt9704_7444448482948254145.dir/0002_ocm2_gen/ --quartus_dir=/home/wisig321/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9704_7444448482948254145.dir/0002_ocm2_gen//ocm2_altera_avalon_onchip_memory2_1936_hqjdmoa_component_configuration.pl  --do_build_sim=0  ]
Info: ocm2: Done RTL generation for module 'ocm2_altera_avalon_onchip_memory2_1936_hqjdmoa'
Info: ocm2: Done "ocm2" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
