<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Design Guidelines for</p>
    <p>High Performance RDMA Systems</p>
    <p>Anuj Kalia (CMU) Michael Kaminsky (Intel Labs)</p>
    <p>David Andersen (CMU)</p>
  </div>
  <div class="page">
    <p>RDMA is cheap (and fast!)</p>
    <p>Mellanox Connect-IB  2x 56 Gbps InfiniBand  ~2 s RTT  RDMA  $1300</p>
    <p>Problem Performance depends on complex low-level factors</p>
  </div>
  <div class="page">
    <p>Background: RDMA read</p>
    <p>NIC</p>
    <p>CPU Core Core</p>
    <p>L3</p>
    <p>PCI ExpressDMA read</p>
    <p>RDMA read request</p>
    <p>RDMA read response</p>
  </div>
  <div class="page">
    <p>How to design a sequencer?</p>
    <p>Server</p>
    <p>Client Client</p>
  </div>
  <div class="page">
    <p>Which RDMA ops to use?</p>
    <p>Remote CPU bypass (one-sided)  Read  Write  Fetch-and-add  Compare-and-swap</p>
    <p>Remote CPU involved (messaging, two-sided)  Send  Recv</p>
  </div>
  <div class="page">
    <p>How we sped up the sequencer</p>
    <p>by 50X</p>
  </div>
  <div class="page">
    <p>Large RDMA design space</p>
    <p>Operations READ WRITE ATOMIC SEND, RECV</p>
    <p>Optimizations Inlined Unsignaled Doorbell batching</p>
    <p>Transports Reliable Unreliable Connected Datagram</p>
    <p>Remote bypass (one-sided) Two-sided</p>
  </div>
  <div class="page">
    <p>Guidelines</p>
    <p>NICs have multiple processing units (PUs) Avoid contention</p>
    <p>Exploit parallelism</p>
    <p>PCI Express messages are expensive Reduce CPU-to-NIC messages (MMIOs) Reduce NIC-to-CPU messages (DMAs)</p>
  </div>
  <div class="page">
    <p>High contention w/ atomics</p>
    <p>PCI Express</p>
    <p>Fetch&amp;Add(A, 1)</p>
    <p>PU PU</p>
    <p>DMA read DMA write</p>
    <p>Latency ~500ns Throughput ~2 M/s</p>
    <p>CPU Core Core</p>
    <p>L3 A Sequence counter</p>
  </div>
  <div class="page">
    <p>Reduce contention: use CPU cores</p>
    <p>NIC</p>
    <p>Core Core</p>
    <p>L3</p>
    <p>PCI Express (500 ns)DMA write</p>
    <p>RDMA write (RPC req)</p>
    <p>A Core to L3: 20 ns</p>
    <p>SEND (RPC resp) [HERD, SIGCOMM 14]</p>
  </div>
  <div class="page">
    <p>Th ro</p>
    <p>ug hp</p>
    <p>ut (M</p>
    <p>/s )</p>
    <p>Sequencer throughput</p>
    <p>Atomics RPC (1 core)</p>
    <p>Sequencer throughput</p>
  </div>
  <div class="page">
    <p>Reduce MMIOs w/ Doorbell batching</p>
    <p>SEND</p>
    <p>NIC</p>
    <p>CPU</p>
    <p>MMIOs  lots of CPU cycles</p>
    <p>SEND</p>
    <p>SEND</p>
    <p>NIC</p>
    <p>CPU SEND</p>
    <p>DMA</p>
    <p>Push</p>
    <p>Pull</p>
  </div>
  <div class="page">
    <p>RPCs w/ Doorbell batching</p>
    <p>CPU NIC Requests</p>
    <p>Responses</p>
    <p>CPU NIC Requests</p>
    <p>Responses</p>
    <p>Push Pull (Doorbell batching)</p>
  </div>
  <div class="page">
    <p>Sequencer throughput Th</p>
    <p>ro ug</p>
    <p>hp ut</p>
    <p>(M /s</p>
    <p>)</p>
    <p>Sequencer throughput</p>
  </div>
  <div class="page">
    <p>Exploit NIC parallelism w/ multiQ</p>
    <p>CPU Core Core</p>
    <p>L3</p>
    <p>PCI Express</p>
    <p>A</p>
    <p>Idle</p>
    <p>SEND (RPC resp)</p>
    <p>Bottleneck</p>
  </div>
  <div class="page">
    <p>Sequencer throughput Th</p>
    <p>ro ug</p>
    <p>hp ut</p>
    <p>(M /s</p>
    <p>)</p>
    <p>Sequencer throughput</p>
  </div>
  <div class="page">
    <p>Th ro</p>
    <p>ug hp</p>
    <p>ut (M</p>
    <p>/s )</p>
    <p>Sequencer throughput</p>
    <p>Sequencer throughput</p>
    <p>Atomics RPC (1 C) +6 cores+Batching</p>
    <p>Bottleneck = PCIe DMA bandwidth (paper)</p>
    <p>+3 queues</p>
  </div>
  <div class="page">
    <p>Reduce DMA size: Header-only</p>
    <p>SEND</p>
    <p>NIC</p>
    <p>CPU 0 12864</p>
    <p>Header Size Data Unused 640 128</p>
    <p>Move payload</p>
    <p>Header Imm 0 64</p>
  </div>
  <div class="page">
    <p>Th ro</p>
    <p>ug hp</p>
    <p>ut (M</p>
    <p>/s )</p>
    <p>Sequencer throughput</p>
    <p>Sequencer throughput</p>
    <p>Atomics RPC (1 C) +6 cores+4 Queues, Dbell batching</p>
    <p>+Header-only</p>
  </div>
  <div class="page">
    <p>Evaluation  Evaluation of optimizations on 3 RDMA generations</p>
    <p>PCIe models, bottlenecks</p>
    <p>More atomics experiments</p>
    <p>Example: atomic operations on multiple addresses</p>
  </div>
  <div class="page">
    <p>RPC-based key-value store Th</p>
    <p>ro ug</p>
    <p>hp ut</p>
    <p>(M /s</p>
    <p>)</p>
    <p>Number of cores 0 2 4 6 8 10 12 14</p>
    <p>Baseline +Doorbell Batching</p>
    <p>HERD[SIGCOMM 14] 16B keys, 32B values, 5% PUTs</p>
  </div>
  <div class="page">
    <p>Conclusion</p>
    <p>Code: https://github.com/anujkaliaiitd/rdma_bench</p>
    <p>NICs have multiple processing units (PUs)</p>
    <p>Avoid contention Exploit parallelism</p>
    <p>PCI Express messages are expensive</p>
    <p>Reduce CPU-to-NIC messages (MMIOs) Reduce NIC-to-CPU messages (DMAs)</p>
  </div>
</Presentation>
