$date
	Thu Jan 12 10:28:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module eq2_tb $end
$var wire 1 ! test_out $end
$var reg 2 " test_in0 [1:0] $end
$var reg 2 # test_in1 [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 1 ! aeqb $end
$var wire 2 % b [1:0] $end
$var wire 1 & e1 $end
$var wire 1 ' e0 $end
$scope module eq_bit0_unit $end
$var wire 1 ' eq $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * p0 $end
$var wire 1 + p1 $end
$upscope $end
$scope module eq_bit1_unit $end
$var wire 1 & eq $end
$var wire 1 , i0 $end
$var wire 1 - i1 $end
$var wire 1 . p0 $end
$var wire 1 / p1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
0-
0,
0+
1*
0)
0(
1'
1&
b0 %
b0 $
b0 #
b0 "
1!
$end
#20000
0!
0'
0*
1(
b1 "
b1 $
#40000
0&
1'
0.
1+
1)
1-
b11 #
b11 %
#60000
1!
1*
1'
1&
0+
1/
0)
0(
1,
b10 #
b10 %
b10 "
b10 $
#80000
0!
0&
0/
0-
b0 #
b0 %
#100000
1!
1&
0*
1/
1+
1)
1-
1(
b11 #
b11 %
b11 "
b11 $
#120000
0!
0&
0/
0-
b1 #
b1 %
#140000
