/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.53
Hash     : 2f1d5b9
Date     : Aug 29 2024
Type     : Engineering
Log Time   : Thu Aug 29 12:59:22 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.53
Hash     : 2f1d5b9
Date     : Aug 29 2024
Type     : Engineering
Log Time   : Thu Aug 29 12:59:22 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/aes_192/run_1/synth_1_1/analysis/aes_192_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v' to AST representation.
Generating RTLIL representation for module `\table_lookup'.
Generating RTLIL representation for module `\S4'.
Generating RTLIL representation for module `\T'.
Generating RTLIL representation for module `\S'.
Generating RTLIL representation for module `\xS'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v' to AST representation.
Generating RTLIL representation for module `\one_round'.
Generating RTLIL representation for module `\final_round'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v' to AST representation.
Generating RTLIL representation for module `\aes_192'.
Generating RTLIL representation for module `\expand_key_type_A_192'.
Generating RTLIL representation for module `\expand_key_type_B_192'.
Generating RTLIL representation for module `\expand_key_type_C_192'.
Generating RTLIL representation for module `\expand_key_type_D_192'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top aes_192' --

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192

5.2. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192
Removed 0 unused modules.
Mapping positional arguments of cell expand_key_type_D_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_C_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_A_192.S4_0 (S4).
Mapping positional arguments of cell aes_192.rf (final_round).
Mapping positional arguments of cell aes_192.r11 (one_round).
Mapping positional arguments of cell aes_192.r10 (one_round).
Mapping positional arguments of cell aes_192.r9 (one_round).
Mapping positional arguments of cell aes_192.r8 (one_round).
Mapping positional arguments of cell aes_192.r7 (one_round).
Mapping positional arguments of cell aes_192.r6 (one_round).
Mapping positional arguments of cell aes_192.r5 (one_round).
Mapping positional arguments of cell aes_192.r4 (one_round).
Mapping positional arguments of cell aes_192.r3 (one_round).
Mapping positional arguments of cell aes_192.r2 (one_round).
Mapping positional arguments of cell aes_192.r1 (one_round).
Mapping positional arguments of cell aes_192.a11 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a10 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a9 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a8 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a7 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a6 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a5 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a4 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a3 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a2 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a1 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a0 (expand_key_type_D_192).
Mapping positional arguments of cell final_round.S4_4 (S4).
Mapping positional arguments of cell final_round.S4_3 (S4).
Mapping positional arguments of cell final_round.S4_2 (S4).
Mapping positional arguments of cell final_round.S4_1 (S4).
Mapping positional arguments of cell one_round.t3 (table_lookup).
Mapping positional arguments of cell one_round.t2 (table_lookup).
Mapping positional arguments of cell one_round.t1 (table_lookup).
Mapping positional arguments of cell one_round.t0 (table_lookup).
Mapping positional arguments of cell T.s4 (xS).
Mapping positional arguments of cell T.s0 (S).
Mapping positional arguments of cell S4.S_3 (S).
Mapping positional arguments of cell S4.S_2 (S).
Mapping positional arguments of cell S4.S_1 (S).
Mapping positional arguments of cell S4.S_0 (S).
Mapping positional arguments of cell table_lookup.t3 (T).
Mapping positional arguments of cell table_lookup.t2 (T).
Mapping positional arguments of cell table_lookup.t1 (T).
Mapping positional arguments of cell table_lookup.t0 (T).

Dumping file hier_info.json ...
 Process module "S"
 Process module "S4"
 Process module "T"
 Process module "expand_key_type_A_192"
 Process module "expand_key_type_B_192"
 Process module "expand_key_type_C_192"
 Process module "expand_key_type_D_192"
 Process module "final_round"
 Process module "one_round"
 Process module "table_lookup"
 Process module "xS"
Dumping file port_info.json ...

End of script. Logfile hash: 4ccf7db778, CPU: user 0.08s system 0.02s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 8x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
