{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528473381809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528473381825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 18:56:21 2018 " "Processing started: Fri Jun 08 18:56:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528473381825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473381825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473381825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528473383897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528473383897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metronome/hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430610 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd/lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd/lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "KBD/lpf.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430626 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "KBD/lpf.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd/kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbd/kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBD " "Found entity 1: KBD" {  } { { "KBD/KBD.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/KBD/KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd/byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd/byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "KBD/byterec.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430666 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "KBD/byterec.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd/bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd/bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "KBD/bitrec.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/bitrec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430686 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "KBD/bitrec.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/KBD/bitrec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_kbd/setting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metronome/met_kbd/setting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setting-behavior " "Found design unit 1: setting-behavior" {  } { { "Metronome/MET_kbd/setting.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/setting.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430702 ""} { "Info" "ISGN_ENTITY_NAME" "1 setting " "Found entity 1: setting" {  } { { "Metronome/MET_kbd/setting.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/setting.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_kbd/key_note_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file metronome/met_kbd/key_note_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_NOTE_2 " "Found entity 1: KEY_NOTE_2" {  } { { "Metronome/MET_kbd/KEY_NOTE_2.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_NOTE_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_kbd/key_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metronome/met_kbd/key_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_2-behavior " "Found design unit 1: KEY_2-behavior" {  } { { "Metronome/MET_kbd/KEY_2.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430738 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_2 " "Found entity 1: KEY_2" {  } { { "Metronome/MET_kbd/KEY_2.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Metronome/MET_kbd/KEY.vhd " "Can't analyze file -- file Metronome/MET_kbd/KEY.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473430750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_kbd/kbd_mod_met.bdf 1 1 " "Found 1 design units, including 1 entities, in source file metronome/met_kbd/kbd_mod_met.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBD_MOD_met " "Found entity 1: KBD_MOD_met" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430769 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Metronome.vhd(35) " "VHDL warning at Metronome.vhd(35): constant value overflow" {  } { { "Metronome/Metronome.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/Metronome.vhd" 35 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1528473430777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/metronome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metronome/metronome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Metronome-Metronome_arch " "Found design unit 1: Metronome-Metronome_arch" {  } { { "Metronome/Metronome.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/Metronome.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Metronome " "Found entity 1: Metronome" {  } { { "Metronome/Metronome.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/Metronome.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_block_exp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file metronome/met_block_exp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Met_block_exp " "Found entity 1: Met_block_exp" {  } { { "Metronome/Met_block_exp.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_block_exp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/addr_counter_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_trial/addr_counter_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter_zero-addr_counter_zero_arch " "Found design unit 1: addr_counter_zero-addr_counter_zero_arch" {  } { { "Looper_trial/addr_counter_zero.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/addr_counter_zero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430817 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter_zero " "Found entity 1: addr_counter_zero" {  } { { "Looper_trial/addr_counter_zero.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/addr_counter_zero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/loopermemcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file looper_trial/loopermemcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LooperMemController " "Found entity 1: LooperMemController" {  } { { "Looper_trial/LooperMemController.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/LooperMemController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/experiment_sinus_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/experiment_sinus_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_sinus_generator " "Found entity 1: experiment_sinus_generator" {  } { { "piano/experiment_sinus_generator.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/experiment_sinus_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/sm/loopersm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_trial/sm/loopersm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LooperSM-arc_LooperSM " "Found design unit 1: LooperSM-arc_LooperSM" {  } { { "Looper_trial/SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/SM/LooperSM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430861 ""} { "Info" "ISGN_ENTITY_NAME" "1 LooperSM " "Found entity 1: LooperSM" {  } { { "Looper_trial/SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/SM/LooperSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/recorder_module_looper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file looper_trial/recorder_module_looper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module_looper " "Found entity 1: recorder_module_looper" {  } { { "Looper_trial/recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/recorder_module_looper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Looper_trial/prescaler_new.vhd " "Can't analyze file -- file Looper_trial/prescaler_new.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473430889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_trial/prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "Looper_trial/prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430905 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "Looper_trial/prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/looper_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_trial/looper_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Looper_integrator-arc_Looper_integrator " "Found design unit 1: Looper_integrator-arc_Looper_integrator" {  } { { "Looper_trial/Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/Looper_integrator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Looper_integrator " "Found entity 1: Looper_integrator" {  } { { "Looper_trial/Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/Looper_integrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_trial/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "Looper_trial/dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430933 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "Looper_trial/dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473430933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473430933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_trial/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file looper_trial/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "Looper_trial/audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Looper_trial/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Looper_trial/addr_counter_new.vhd " "Can't analyze file -- file Looper_trial/addr_counter_new.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473431586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Looper_trial/addr_counter.vhd " "Can't analyze file -- file Looper_trial/addr_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473431594 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "piano/KBD/lpf.vhd " "Can't analyze file -- file piano/KBD/lpf.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473431602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/wave_integrator_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/wave_integrator_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_integrator_13-behave " "Found design unit 1: wave_integrator_13-behave" {  } { { "piano/wave_integrator_13.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/wave_integrator_13.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431610 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_integrator_13 " "Found entity 1: wave_integrator_13" {  } { { "piano/wave_integrator_13.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/wave_integrator_13.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/wave_integrator_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/wave_integrator_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_integrator_2-behave " "Found design unit 1: wave_integrator_2-behave" {  } { { "piano/wave_integrator_2.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/wave_integrator_2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431614 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_integrator_2 " "Found entity 1: wave_integrator_2" {  } { { "piano/wave_integrator_2.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/wave_integrator_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/sintable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/sintable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sintable-arch " "Found design unit 1: sintable-arch" {  } { { "piano/SinTable.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/SinTable.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431626 ""} { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "piano/SinTable.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/SinTable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/prescaler_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/prescaler_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_NEW-behave " "Found design unit 1: prescaler_NEW-behave" {  } { { "piano/prescaler_NEW.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/prescaler_NEW.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431634 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_NEW " "Found entity 1: prescaler_NEW" {  } { { "piano/prescaler_NEW.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/prescaler_NEW.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/prescaler_effect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/prescaler_effect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_EFFECT-behave " "Found design unit 1: prescaler_EFFECT-behave" {  } { { "piano/prescaler_EFFECT.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/prescaler_EFFECT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431646 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_EFFECT " "Found entity 1: prescaler_EFFECT" {  } { { "piano/prescaler_EFFECT.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/prescaler_EFFECT.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/piano_mod_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/piano_mod_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIANO_MOD_NEW " "Found entity 1: PIANO_MOD_NEW" {  } { { "piano/PIANO_MOD_NEW.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/PIANO_MOD_NEW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/piano_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/piano_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIANO_BLOCK " "Found entity 1: PIANO_BLOCK" {  } { { "piano/PIANO_BLOCK.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/PIANO_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/note_model.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/note_model.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 note_model " "Found entity 1: note_model" {  } { { "piano/note_model.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/note_model.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431674 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux piano/mux.vhd " "Entity \"mux\" obtained from \"piano/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "piano/mux.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1528473431686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "piano/mux.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431686 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "piano/mux.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/key_note.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/key_note.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_NOTE " "Found entity 1: KEY_NOTE" {  } { { "piano/KEY_NOTE.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/KEY_NOTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY-behavior " "Found design unit 1: KEY-behavior" {  } { { "piano/KEY.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/KEY.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431698 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Found entity 1: KEY" {  } { { "piano/KEY.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/KEY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/kbd_mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/kbd_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBD_MOD " "Found entity 1: KBD_MOD" {  } { { "piano/KBD_MOD.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/KBD_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/effect_adsr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano/effect_adsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 effect_adsr " "Found entity 1: effect_adsr" {  } { { "piano/effect_adsr.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/effect_adsr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431710 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "piano/audio_codec_controller.qxp " "Can't analyze file -- file piano/audio_codec_controller.qxp is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473431722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/adsr_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/adsr_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR_table-arch " "Found design unit 1: ADSR_table-arch" {  } { { "piano/ADSR_table.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/ADSR_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431726 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR_table " "Found entity 1: ADSR_table" {  } { { "piano/ADSR_table.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/ADSR_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano/addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano/addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "piano/addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/addr_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431738 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "piano/addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/piano/addr_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Looper_trial/KBD_MOD_LOOPER.bdf " "Can't analyze file -- file Looper_trial/KBD_MOD_LOOPER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528473431746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file metronome/met_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Met_Top " "Found entity 1: Met_Top" {  } { { "Metronome/Met_Top.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metronome/met_kbd/key_kbd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metronome/met_kbd/key_kbd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_MET-behavior " "Found design unit 1: KEY_MET-behavior" {  } { { "Metronome/MET_kbd/KEY_KBD.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_KBD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431774 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_MET " "Found entity 1: KEY_MET" {  } { { "Metronome/MET_kbd/KEY_KBD.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_KBD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473431774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473431774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Met_Top " "Elaborating entity \"Met_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528473431978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Metronome Metronome:inst " "Elaborating entity \"Metronome\" for hierarchy \"Metronome:inst\"" {  } { { "Metronome/Met_Top.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 184 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD_MOD_met KBD_MOD_met:inst2 " "Elaborating entity \"KBD_MOD_met\" for hierarchy \"KBD_MOD_met:inst2\"" {  } { { "Metronome/Met_Top.bdf" "inst2" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 248 240 448 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_NOTE_2 KBD_MOD_met:inst2\|KEY_NOTE_2:inst " "Elaborating entity \"KEY_NOTE_2\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE_2:inst\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 608 1600 1808 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_2 KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|KEY_2:inst " "Elaborating entity \"KEY_2\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|KEY_2:inst\"" {  } { { "Metronome/MET_kbd/KEY_NOTE_2.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_NOTE_2.bdf" { { 128 2200 2392 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|byterec:inst3\"" {  } { { "Metronome/MET_kbd/KEY_NOTE_2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_NOTE_2.bdf" { { 200 1896 2064 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|bitrec:inst2 " "Elaborating entity \"bitrec\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|bitrec:inst2\"" {  } { { "Metronome/MET_kbd/KEY_NOTE_2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_NOTE_2.bdf" { { 232 1504 1672 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE_2:inst\|lpf:cleaner\"" {  } { { "Metronome/MET_kbd/KEY_NOTE_2.bdf" "cleaner" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KEY_NOTE_2.bdf" { { 320 1152 1248 416 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT KBD_MOD_met:inst2\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst3\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 608 1392 1504 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473432993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_MOD_met:inst2\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst3\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 608 1392 1504 656 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_MOD_met:inst2\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 122 " "Parameter \"LPM_CVALUE\" = \"122\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433029 ""}  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 608 1392 1504 656 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473433029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setting KBD_MOD_met:inst2\|setting:inst1 " "Elaborating entity \"setting\" for hierarchy \"KBD_MOD_met:inst2\|setting:inst1\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "inst1" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 192 1680 1848 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_NOTE KBD_MOD_met:inst2\|KEY_NOTE:A " "Elaborating entity \"KEY_NOTE\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE:A\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "A" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 328 1296 1504 456 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_MET KBD_MOD_met:inst2\|KEY_NOTE:A\|KEY_MET:inst " "Elaborating entity \"KEY_MET\" for hierarchy \"KBD_MOD_met:inst2\|KEY_NOTE:A\|KEY_MET:inst\"" {  } { { "piano/KEY_NOTE.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper/piano/KEY_NOTE.bdf" { { 128 2200 2392 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT KBD_MOD_met:inst2\|LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst5\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "inst5" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 328 1088 1200 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_MOD_met:inst2\|LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst5\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 328 1088 1200 376 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_MOD_met:inst2\|LPM_CONSTANT:inst5 " "Instantiated megafunction \"KBD_MOD_met:inst2\|LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 114 " "Parameter \"LPM_CVALUE\" = \"114\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433261 ""}  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 328 1088 1200 376 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473433261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT KBD_MOD_met:inst2\|LPM_CONSTANT:2456754 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"KBD_MOD_met:inst2\|LPM_CONSTANT:2456754\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "2456754" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 56 1096 1208 104 "2456754" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_MOD_met:inst2\|LPM_CONSTANT:2456754 " "Elaborated megafunction instantiation \"KBD_MOD_met:inst2\|LPM_CONSTANT:2456754\"" {  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 56 1096 1208 104 "2456754" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_MOD_met:inst2\|LPM_CONSTANT:2456754 " "Instantiated megafunction \"KBD_MOD_met:inst2\|LPM_CONSTANT:2456754\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 105 " "Parameter \"LPM_CVALUE\" = \"105\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433313 ""}  } { { "Metronome/MET_kbd/KBD_MOD_met.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/MET_kbd/KBD_MOD_met.bdf" { { 56 1096 1208 104 "2456754" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473433313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst1 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst1\"" {  } { { "Metronome/Met_Top.bdf" "inst1" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 352 592 784 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433317 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ss HEXSS.vhd(12) " "VHDL Process Statement warning at HEXSS.vhd(12): inferring latch(es) for signal or variable \"ss\", which holds its previous value in one or more paths through the process" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[0\] HEXSS.vhd(12) " "Inferred latch for \"ss\[0\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[1\] HEXSS.vhd(12) " "Inferred latch for \"ss\[1\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[2\] HEXSS.vhd(12) " "Inferred latch for \"ss\[2\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[3\] HEXSS.vhd(12) " "Inferred latch for \"ss\[3\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[4\] HEXSS.vhd(12) " "Inferred latch for \"ss\[4\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[5\] HEXSS.vhd(12) " "Inferred latch for \"ss\[5\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[6\] HEXSS.vhd(12) " "Inferred latch for \"ss\[6\]\" at HEXSS.vhd(12)" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473433321 "|Met_Top|hexss:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst20 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst20\"" {  } { { "Metronome/Met_Top.bdf" "inst20" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 456 144 256 504 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst20 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst20\"" {  } { { "Metronome/Met_Top.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 456 144 256 504 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473433437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst20 " "Instantiated megafunction \"LPM_CONSTANT:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473433437 ""}  } { { "Metronome/Met_Top.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper/Metronome/Met_Top.bdf" { { 456 144 256 504 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473433437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[0\] " "LATCH primitive \"hexss:inst3\|ss\[0\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[1\] " "LATCH primitive \"hexss:inst3\|ss\[1\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[2\] " "LATCH primitive \"hexss:inst3\|ss\[2\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[3\] " "LATCH primitive \"hexss:inst3\|ss\[3\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[4\] " "LATCH primitive \"hexss:inst3\|ss\[4\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[5\] " "LATCH primitive \"hexss:inst3\|ss\[5\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst3\|ss\[6\] " "LATCH primitive \"hexss:inst3\|ss\[6\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[0\] " "LATCH primitive \"hexss:inst1\|ss\[0\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[1\] " "LATCH primitive \"hexss:inst1\|ss\[1\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[2\] " "LATCH primitive \"hexss:inst1\|ss\[2\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[3\] " "LATCH primitive \"hexss:inst1\|ss\[3\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[4\] " "LATCH primitive \"hexss:inst1\|ss\[4\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[5\] " "LATCH primitive \"hexss:inst1\|ss\[5\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexss:inst1\|ss\[6\] " "LATCH primitive \"hexss:inst1\|ss\[6\]\" is permanently enabled" {  } { { "Metronome/HEXSS.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/HEXSS.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528473434093 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top0.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top1.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top2.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top3.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top4.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top5.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top5.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top6.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top6.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top7.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top7.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top8.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top8.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top9.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top9.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top10.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top10.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top11.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top11.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top12.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top12.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top13.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top13.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux16_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux16_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top14.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top14.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top15.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top15.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux18_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux18_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top16.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top16.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux19_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux19_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top17.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top17.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux20_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux20_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top18.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top18.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux21_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux21_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top19.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top19.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux22_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux22_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top20.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top20.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux23_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux23_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top21.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top21.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux24_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux24_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top22.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top22.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux25_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux25_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top23.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top23.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux26_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux26_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top24.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top24.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top25.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top25.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux28_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux28_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top26.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top26.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux29_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux29_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top27.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top27.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux30_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux30_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top28.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top28.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Metronome:inst\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Metronome:inst\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TOP.Met_Top29.rtl.mif " "Parameter INIT_FILE set to TOP.Met_Top29.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528473436185 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528473436185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux2_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473436813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux2_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top0.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473436813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473436813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q661 " "Found entity 1: altsyncram_q661" {  } { { "db/altsyncram_q661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_q661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473437028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473437028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux3_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473437252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux3_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top1.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437252 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473437252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r661 " "Found entity 1: altsyncram_r661" {  } { { "db/altsyncram_r661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_r661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473437440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473437440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux4_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473437608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux4_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top2.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473437608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s661 " "Found entity 1: altsyncram_s661" {  } { { "db/altsyncram_s661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_s661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473437780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473437780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux5_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473437920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux5_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top3.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473437920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473437920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t661 " "Found entity 1: altsyncram_t661" {  } { { "db/altsyncram_t661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_t661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473438080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473438080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473438308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top4.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473438312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u661 " "Found entity 1: altsyncram_u661" {  } { { "db/altsyncram_u661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_u661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473438745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473438745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473438913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top5.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top5.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473438913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473438913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v661 " "Found entity 1: altsyncram_v661" {  } { { "db/altsyncram_v661.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_v661.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473439080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473439080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473439427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top6.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top6.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439428 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473439428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0761 " "Found entity 1: altsyncram_0761" {  } { { "db/altsyncram_0761.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_0761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473439596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473439596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux9_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473439805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux9_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top7.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top7.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473439807 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473439807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1761 " "Found entity 1: altsyncram_1761" {  } { { "db/altsyncram_1761.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_1761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473440157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473440157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473440310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top8.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top8.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440310 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473440310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2761 " "Found entity 1: altsyncram_2761" {  } { { "db/altsyncram_2761.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_2761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473440486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473440486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473440630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top9.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top9.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473440630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3761 " "Found entity 1: altsyncram_3761" {  } { { "db/altsyncram_3761.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_3761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473440826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473440826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473440994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top10.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top10.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473440994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473440994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b861 " "Found entity 1: altsyncram_b861" {  } { { "db/altsyncram_b861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_b861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473441177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473441177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473441321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top11.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top11.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441321 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473441321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c861 " "Found entity 1: altsyncram_c861" {  } { { "db/altsyncram_c861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_c861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473441489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473441489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473441629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top12.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top12.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441629 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473441629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d861 " "Found entity 1: altsyncram_d861" {  } { { "db/altsyncram_d861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_d861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473441797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473441797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473441945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top13.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top13.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473441945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473441945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e861 " "Found entity 1: altsyncram_e861" {  } { { "db/altsyncram_e861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_e861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473442113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473442113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux16_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux16_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473442281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux16_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux16_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top14.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top14.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442281 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473442281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f861 " "Found entity 1: altsyncram_f861" {  } { { "db/altsyncram_f861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_f861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473442453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473442453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473442597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top15.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top15.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442597 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473442597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g861 " "Found entity 1: altsyncram_g861" {  } { { "db/altsyncram_g861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_g861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473442765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473442765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux18_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux18_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473442909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux18_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux18_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top16.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top16.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473442909 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473442909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h861 " "Found entity 1: altsyncram_h861" {  } { { "db/altsyncram_h861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_h861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473443069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473443069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux19_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux19_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473443233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux19_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux19_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top17.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top17.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473443233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i861 " "Found entity 1: altsyncram_i861" {  } { { "db/altsyncram_i861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_i861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473443393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473443393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux20_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux20_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473443533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux20_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux20_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top18.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top18.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473443533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j861 " "Found entity 1: altsyncram_j861" {  } { { "db/altsyncram_j861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_j861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473443709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473443709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux21_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux21_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473443845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux21_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux21_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top19.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top19.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473443845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473443845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k861 " "Found entity 1: altsyncram_k861" {  } { { "db/altsyncram_k861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_k861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473444013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473444013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux22_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux22_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473444161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux22_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux22_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top20.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top20.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444165 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473444165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l861 " "Found entity 1: altsyncram_l861" {  } { { "db/altsyncram_l861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_l861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473444345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473444345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux23_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux23_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473444489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux23_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux23_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top21.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top21.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444489 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473444489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m861 " "Found entity 1: altsyncram_m861" {  } { { "db/altsyncram_m861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_m861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473444657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473444657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux24_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux24_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473444865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux24_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux24_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top22.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top22.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473444865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473444865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n861 " "Found entity 1: altsyncram_n861" {  } { { "db/altsyncram_n861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_n861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473445020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473445020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux25_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux25_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473445196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux25_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux25_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top23.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top23.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445196 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473445196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o861 " "Found entity 1: altsyncram_o861" {  } { { "db/altsyncram_o861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_o861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473445356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473445356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux26_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux26_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473445508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux26_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux26_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top24.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top24.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473445508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_p861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473445676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473445676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473445844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top25.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top25.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473445844 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473445844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q861 " "Found entity 1: altsyncram_q861" {  } { { "db/altsyncram_q861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_q861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473446012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473446012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux28_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux28_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473446172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux28_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux28_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top26.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top26.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473446172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_r861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473446340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473446340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux29_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux29_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473446492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux29_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux29_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top27.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top27.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446492 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473446492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s861 " "Found entity 1: altsyncram_s861" {  } { { "db/altsyncram_s861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_s861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473446660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473446660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux30_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux30_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473446847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux30_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux30_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top28.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top28.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473446847 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473446847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t861 " "Found entity 1: altsyncram_t861" {  } { { "db/altsyncram_t861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_t861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473447068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473447068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Metronome:inst\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"Metronome:inst\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473447274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Metronome:inst\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"Metronome:inst\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TOP.Met_Top29.rtl.mif " "Parameter \"INIT_FILE\" = \"TOP.Met_Top29.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528473447274 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528473447274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u861 " "Found entity 1: altsyncram_u861" {  } { { "db/altsyncram_u861.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper/db/altsyncram_u861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528473447541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473447541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528473449503 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Metronome:inst\|counter\[31\] Low " "Register Metronome:inst\|counter\[31\] will power up to Low" {  } { { "Metronome/Metronome.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/Metronome.vhd" 302 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528473450022 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Metronome:inst\|counter\[0\] Low " "Register Metronome:inst\|counter\[0\] will power up to Low" {  } { { "Metronome/Metronome.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper/Metronome/Metronome.vhd" 302 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528473450022 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528473450022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528473452240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528473452240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "413 " "Implemented 413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528473453244 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528473453244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528473453244 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528473453244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528473453244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528473453525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 18:57:33 2018 " "Processing ended: Fri Jun 08 18:57:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528473453525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528473453525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528473453525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528473453525 ""}
