// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vpower_pstates_pkg.h for the primary calling header

#include "Vpower_pstates_pkg__pch.h"
#include "Vpower_pstates_pkg___024root.h"

VL_INLINE_OPT VlCoroutine Vpower_pstates_pkg___024root___eval_initial__TOP__Vtiming__0(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___eval_initial__TOP__Vtiming__0\n"); );
    // Body
    VL_WRITEF("[DET] Starting deterministic contention TB\n");
    co_await vlSelf->__VdlySched.delay(0x4e20ULL, nullptr, 
                                       "tb/mem_contention_deterministic_tb.v", 
                                       51);
    vlSelf->mem_contention_deterministic_tb__DOT__reset = 0U;
    vlSelf->mem_contention_deterministic_tb__DOT__issued = 0U;
    vlSelf->mem_contention_deterministic_tb__DOT__completed = 0U;
    vlSelf->mem_contention_deterministic_tb__DOT__done_sequence = 0U;
}

VL_INLINE_OPT VlCoroutine Vpower_pstates_pkg___024root___eval_initial__TOP__Vtiming__1(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___eval_initial__TOP__Vtiming__1\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VdlySched.delay(0x1388ULL, 
                                           nullptr, 
                                           "tb/mem_contention_deterministic_tb.v", 
                                           15);
        vlSelf->mem_contention_deterministic_tb__DOT__clk 
            = (1U & (~ (IData)(vlSelf->mem_contention_deterministic_tb__DOT__clk)));
    }
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___ico_sequent__TOP__1(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___ico_sequent__TOP__1\n"); );
    // Body
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__20__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x29U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x29U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2aU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2aU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__21__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2bU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2bU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2cU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2cU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__22__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2dU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2dU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
}

void Vpower_pstates_pkg___024root___eval_triggers__ico(Vpower_pstates_pkg___024root* vlSelf);
void Vpower_pstates_pkg___024root___eval_ico(Vpower_pstates_pkg___024root* vlSelf);

bool Vpower_pstates_pkg___024root___eval_phase__ico(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___eval_phase__ico\n"); );
    // Init
    CData/*0:0*/ __VicoExecute;
    // Body
    Vpower_pstates_pkg___024root___eval_triggers__ico(vlSelf);
    __VicoExecute = vlSelf->__VicoTriggered.any();
    if (__VicoExecute) {
        Vpower_pstates_pkg___024root___eval_ico(vlSelf);
    }
    return (__VicoExecute);
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___act_comb__TOP__0(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes__VforceRd 
        = (((IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes__VforceEn) 
            & (IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes__VforceVal)) 
           | ((~ (IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes__VforceEn)) 
              & (IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes)));
}

void Vpower_pstates_pkg___024root___eval_act(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___eval_act\n"); );
    // Body
    if ((0x320ULL & vlSelf->__VactTriggered.word(0x40U))) {
        Vpower_pstates_pkg___024root___act_comb__TOP__0(vlSelf);
    }
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__0(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__0\n"); );
    // Init
    CData/*4:0*/ __Vdlyvdim0__regfile__DOT__registers__v0;
    __Vdlyvdim0__regfile__DOT__registers__v0 = 0;
    IData/*31:0*/ __Vdlyvval__regfile__DOT__registers__v0;
    __Vdlyvval__regfile__DOT__registers__v0 = 0;
    CData/*0:0*/ __Vdlyvset__regfile__DOT__registers__v0;
    __Vdlyvset__regfile__DOT__registers__v0 = 0;
    CData/*0:0*/ __Vdlyvset__regfile__DOT__registers__v1;
    __Vdlyvset__regfile__DOT__registers__v1 = 0;
    // Body
    __Vdlyvset__regfile__DOT__registers__v0 = 0U;
    __Vdlyvset__regfile__DOT__registers__v1 = 0U;
    if (vlSelf->regfile__02Erst_n) {
        if (vlSelf->wr_en) {
            __Vdlyvval__regfile__DOT__registers__v0 
                = vlSelf->wr_data;
            __Vdlyvset__regfile__DOT__registers__v0 = 1U;
            __Vdlyvdim0__regfile__DOT__registers__v0 
                = vlSelf->wr_addr;
        }
    } else {
        __Vdlyvset__regfile__DOT__registers__v1 = 1U;
    }
    if (__Vdlyvset__regfile__DOT__registers__v0) {
        vlSelf->regfile__DOT__registers[__Vdlyvdim0__regfile__DOT__registers__v0] 
            = __Vdlyvval__regfile__DOT__registers__v0;
    }
    if (__Vdlyvset__regfile__DOT__registers__v1) {
        vlSelf->regfile__DOT__registers[0U] = 0U;
        vlSelf->regfile__DOT__registers[1U] = 0U;
        vlSelf->regfile__DOT__registers[2U] = 0U;
        vlSelf->regfile__DOT__registers[3U] = 0U;
        vlSelf->regfile__DOT__registers[4U] = 0U;
        vlSelf->regfile__DOT__registers[5U] = 0U;
        vlSelf->regfile__DOT__registers[6U] = 0U;
        vlSelf->regfile__DOT__registers[7U] = 0U;
        vlSelf->regfile__DOT__registers[8U] = 0U;
        vlSelf->regfile__DOT__registers[9U] = 0U;
        vlSelf->regfile__DOT__registers[0xaU] = 0U;
        vlSelf->regfile__DOT__registers[0xbU] = 0U;
        vlSelf->regfile__DOT__registers[0xcU] = 0U;
        vlSelf->regfile__DOT__registers[0xdU] = 0U;
        vlSelf->regfile__DOT__registers[0xeU] = 0U;
        vlSelf->regfile__DOT__registers[0xfU] = 0U;
        vlSelf->regfile__DOT__registers[0x10U] = 0U;
        vlSelf->regfile__DOT__registers[0x11U] = 0U;
        vlSelf->regfile__DOT__registers[0x12U] = 0U;
        vlSelf->regfile__DOT__registers[0x13U] = 0U;
        vlSelf->regfile__DOT__registers[0x14U] = 0U;
        vlSelf->regfile__DOT__registers[0x15U] = 0U;
        vlSelf->regfile__DOT__registers[0x16U] = 0U;
        vlSelf->regfile__DOT__registers[0x17U] = 0U;
        vlSelf->regfile__DOT__registers[0x18U] = 0U;
        vlSelf->regfile__DOT__registers[0x19U] = 0U;
        vlSelf->regfile__DOT__registers[0x1aU] = 0U;
        vlSelf->regfile__DOT__registers[0x1bU] = 0U;
        vlSelf->regfile__DOT__registers[0x1cU] = 0U;
        vlSelf->regfile__DOT__registers[0x1dU] = 0U;
        vlSelf->regfile__DOT__registers[0x1eU] = 0U;
        vlSelf->regfile__DOT__registers[0x1fU] = 0U;
    }
    vlSelf->rd_data1 = vlSelf->regfile__DOT__registers
        [vlSelf->rd_addr1];
    vlSelf->rd_data2 = vlSelf->regfile__DOT__registers
        [vlSelf->rd_addr2];
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__1(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__1\n"); );
    // Body
    vlSelf->__Vdly__mem_contention_deterministic_tb__DOT__issued 
        = vlSelf->mem_contention_deterministic_tb__DOT__issued;
    if ((1U & (~ (IData)(vlSelf->mem_contention_deterministic_tb__DOT__reset)))) {
        if (vlSelf->mem_contention_deterministic_tb__DOT__resp_valid) {
            vlSelf->mem_contention_deterministic_tb__DOT__completed 
                = ((IData)(1U) + vlSelf->mem_contention_deterministic_tb__DOT__completed);
        }
    }
}

extern const VlWide<8>/*255:0*/ Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0;

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__2(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__2\n"); );
    // Init
    SData/*9:0*/ __Vdlyvdim0__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0;
    __Vdlyvdim0__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 = 0;
    QData/*63:0*/ __Vdlyvval__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0;
    __Vdlyvval__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 = 0;
    CData/*0:0*/ __Vdlyvset__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0;
    __Vdlyvset__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 = 0;
    // Body
    __Vdlyvset__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 = 0U;
    if ((1U & (IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_enable_reg))) {
        if ((1U & (IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_write_en_reg))) {
            __Vdlyvval__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 
                = (((QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[1U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[0U])));
            __Vdlyvset__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 = 1U;
            __Vdlyvdim0__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0 
                = (0x3ffU & (IData)((vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_addr_reg 
                                     >> 3U)));
            vlSelf->neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT____Vcellout__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__rdata 
                = (((QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[1U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[0U])));
        } else {
            vlSelf->neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT____Vcellout__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__rdata 
                = vlSelf->neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory
                [(0x3ffU & (IData)((vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_addr_reg 
                                    >> 3U)))];
        }
    }
    if (vlSelf->neuraedge_top__02Erst_n) {
        if (vlSelf->neuraedge_top__02Eext_valid_out) {
            if ((1U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                         >> 0x38U))))) {
                if ((2U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                             >> 0x38U))))) {
                    if ((3U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                 >> 0x38U))))) {
                        if ((4U != (0xffU & (IData)(
                                                    (vlSelf->neuraedge_top__02Eext_flit_in 
                                                     >> 0x38U))))) {
                            if ((5U != (0xffU & (IData)(
                                                        (vlSelf->neuraedge_top__02Eext_flit_in 
                                                         >> 0x38U))))) {
                                if ((0x10U != (0xffU 
                                               & (IData)(
                                                         (vlSelf->neuraedge_top__02Eext_flit_in 
                                                          >> 0x38U))))) {
                                    if ((0x11U != (0xffU 
                                                   & (IData)(
                                                             (vlSelf->neuraedge_top__02Eext_flit_in 
                                                              >> 0x38U))))) {
                                        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__status_reg 
                                            = (0xffU 
                                               & (IData)(
                                                         (vlSelf->neuraedge_top__02Eext_flit_in 
                                                          >> 0x38U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__status_reg 
            = (0xfU | ((0xffff0000U & vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__status_reg) 
                       | ((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__busy_reg) 
                          << 8U)));
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_enable_reg = 0U;
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_write_en_reg = 0U;
        if (vlSelf->neuraedge_top__02Eext_valid_out) {
            if ((1U == (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                         >> 0x38U))))) {
                vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__busy_reg 
                    = (0U != (IData)(vlSelf->neuraedge_top__02Eext_flit_in));
            }
            if ((1U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                         >> 0x38U))))) {
                if ((2U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                             >> 0x38U))))) {
                    if ((3U != (0xffU & (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                 >> 0x38U))))) {
                        if ((4U != (0xffU & (IData)(
                                                    (vlSelf->neuraedge_top__02Eext_flit_in 
                                                     >> 0x38U))))) {
                            if ((5U != (0xffU & (IData)(
                                                        (vlSelf->neuraedge_top__02Eext_flit_in 
                                                         >> 0x38U))))) {
                                if ((0x10U == (0xffU 
                                               & (IData)(
                                                         (vlSelf->neuraedge_top__02Eext_flit_in 
                                                          >> 0x38U))))) {
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_enable_reg 
                                        = (0xfU & (IData)(
                                                          (vlSelf->neuraedge_top__02Eext_flit_in 
                                                           >> 0x20U)));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_write_en_reg 
                                        = (0xfU & (IData)(
                                                          (vlSelf->neuraedge_top__02Eext_flit_in 
                                                           >> 0x20U)));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[0U] 
                                        = (IData)(vlSelf->neuraedge_top__02Eext_flit_in);
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[1U] 
                                        = (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                   >> 0x20U));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[2U] 
                                        = (IData)(vlSelf->neuraedge_top__02Eext_flit_in);
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[3U] 
                                        = (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                   >> 0x20U));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[4U] 
                                        = (IData)(vlSelf->neuraedge_top__02Eext_flit_in);
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[5U] 
                                        = (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                   >> 0x20U));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[6U] 
                                        = (IData)(vlSelf->neuraedge_top__02Eext_flit_in);
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[7U] 
                                        = (IData)((vlSelf->neuraedge_top__02Eext_flit_in 
                                                   >> 0x20U));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_addr_reg 
                                        = (((QData)((IData)(
                                                            (0xfffU 
                                                             & (IData)(
                                                                       (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                        >> 0x24U))))) 
                                            << 0x27U) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                           >> 0x24U))))) 
                                               << 0x1aU) 
                                              | (QData)((IData)(
                                                                ((0x1ffe000U 
                                                                  & ((IData)(
                                                                             (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                              >> 0x24U)) 
                                                                     << 0xdU)) 
                                                                 | (0xfffU 
                                                                    & (IData)(
                                                                              (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                               >> 0x24U))))))));
                                } else if ((0x11U == 
                                            (0xffU 
                                             & (IData)(
                                                       (vlSelf->neuraedge_top__02Eext_flit_in 
                                                        >> 0x38U))))) {
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_enable_reg 
                                        = (0xfU & (IData)(
                                                          (vlSelf->neuraedge_top__02Eext_flit_in 
                                                           >> 0x20U)));
                                    vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_addr_reg 
                                        = (((QData)((IData)(
                                                            (0xfffU 
                                                             & (IData)(
                                                                       (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                        >> 0x24U))))) 
                                            << 0x27U) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                           >> 0x24U))))) 
                                               << 0x1aU) 
                                              | (QData)((IData)(
                                                                ((0x1ffe000U 
                                                                  & ((IData)(
                                                                             (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                              >> 0x24U)) 
                                                                     << 0xdU)) 
                                                                 | (0xfffU 
                                                                    & (IData)(
                                                                              (vlSelf->neuraedge_top__02Eext_flit_in 
                                                                               >> 0x24U))))))));
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__status_reg = 0U;
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__busy_reg = 0U;
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_enable_reg = 0U;
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_write_en_reg = 0U;
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[0U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[0U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[1U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[1U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[2U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[2U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[3U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[3U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[4U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[4U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[5U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[5U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[6U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[6U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_wdata_reg[7U] 
            = Vpower_pstates_pkg__ConstPool__CONST_h9e67c271_0[7U];
        vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__mem_addr_reg = 0ULL;
    }
    if (__Vdlyvset__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0) {
        vlSelf->neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory[__Vdlyvdim0__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0] 
            = __Vdlyvval__neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__DOT__memory__v0;
    }
    vlSelf->neuraedge_top__02Eext_flit_out = (((QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__controller_inst__DOT__status_reg)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlSelf->neuraedge_top__DOT__tile_00__DOT__memory_inst__DOT____Vcellout__SRAM_BANKS__BRA__0__KET____DOT__bank_inst__rdata)));
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__3(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__3\n"); );
    // Init
    VlUnpacked<CData/*0:0*/, 4> mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[__Vi0] = 0;
    }
    SData/*15:0*/ __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level = 0;
    IData/*31:0*/ __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles = 0;
    IData/*31:0*/ __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events = 0;
    CData/*1:0*/ __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head;
    __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head = 0;
    CData/*1:0*/ __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
    __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail = 0;
    IData/*31:0*/ __Vdly__mem_contention_deterministic_tb__DOT__total_resp;
    __Vdly__mem_contention_deterministic_tb__DOT__total_resp = 0;
    IData/*31:0*/ __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles;
    __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles = 0;
    CData/*0:0*/ __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v0;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v0 = 0;
    CData/*1:0*/ __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4;
    __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 = 0;
    SData/*15:0*/ __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4;
    __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 = 0;
    CData/*0:0*/ __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 = 0;
    CData/*1:0*/ __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4;
    __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 = 0;
    CData/*0:0*/ __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4;
    __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 = 0;
    CData/*1:0*/ __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4;
    __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4 = 0;
    SData/*15:0*/ __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4;
    __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4 = 0;
    CData/*1:0*/ __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5;
    __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5 = 0;
    SData/*15:0*/ __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5;
    __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5 = 0;
    // Body
    __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles 
        = vlSelf->mem_contention_deterministic_tb__DOT__stall_cycles;
    __Vdly__mem_contention_deterministic_tb__DOT__total_resp 
        = vlSelf->mem_contention_deterministic_tb__DOT__total_resp;
    __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail 
        = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
    __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head 
        = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 = 0U;
    vlSelf->__Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count 
        = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v0 = 0U;
    __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 = 0U;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events 
        = vlSelf->mem_contention_deterministic_tb__DOT__dram_contention_events;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles 
        = vlSelf->mem_contention_deterministic_tb__DOT__dram_token_stall_cycles;
    __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level 
        = vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level;
    if (vlSelf->mem_contention_deterministic_tb__DOT__reset) {
        __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__resp_valid = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail = 0U;
        vlSelf->__Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_valid = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_size = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__total_resp = 0U;
        __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles = 0U;
        __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v0 = 1U;
    } else {
        if ((0x20U > (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level))) {
            __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level 
                = ((0x20U < (0xffffU & ((IData)(4U) 
                                        + (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level))))
                    ? 0x20U : (0xffffU & ((IData)(4U) 
                                          + (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level))));
        }
        vlSelf->mem_contention_deterministic_tb__DOT__resp_valid = 0U;
        if (vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_valid) {
            if (vlSelf->mem_contention_deterministic_tb__DOT__req_is_dram) {
                if (((IData)(vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level) 
                     >= (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__eff_req_tokens))) {
                    __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level 
                        = (0xffffU & ((IData)(vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level) 
                                      - (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__eff_req_tokens)));
                    vlSelf->mem_contention_deterministic_tb__DOT__resp_valid = 1U;
                } else {
                    __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles 
                        = ((IData)(1U) + vlSelf->mem_contention_deterministic_tb__DOT__dram_token_stall_cycles);
                    if ((1U & (~ vlSelf->mem_contention_deterministic_tb__DOT__dram_token_stall_cycles))) {
                        __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events 
                            = ((IData)(1U) + vlSelf->mem_contention_deterministic_tb__DOT__dram_contention_events);
                    }
                }
            } else {
                vlSelf->mem_contention_deterministic_tb__DOT__resp_valid = 1U;
            }
        }
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_valid = 0U;
        if (vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_busy) {
            if ((0U != vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency
                 [vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head])) {
                __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles 
                    = ((IData)(1U) + vlSelf->mem_contention_deterministic_tb__DOT__stall_cycles);
                __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 
                    = (0xffffU & (vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency
                                  [vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head] 
                                  - (IData)(1U)));
                __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 = 1U;
                __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4 
                    = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head;
            } else {
                __Vdly__mem_contention_deterministic_tb__DOT__total_resp 
                    = ((IData)(1U) + vlSelf->mem_contention_deterministic_tb__DOT__total_resp);
                if ((0U != (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count))) {
                    vlSelf->__Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count 
                        = (7U & ((IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count) 
                                 - (IData)(1U)));
                }
                vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_valid = 1U;
                vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_size 
                    = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size
                    [vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head];
                __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head)));
            }
        }
        if (((IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_valid) 
             & (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_req_ready))) {
            vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__base_lat 
                = ((IData)(vlSelf->mem_contention_deterministic_tb__DOT__req_is_dram)
                    ? 0xaU : 2U);
            vlSelf->__Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_count)));
            vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__final_lat 
                = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__base_lat;
            __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 
                = vlSelf->mem_contention_deterministic_tb__DOT__req_is_dram;
            __Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 = 1U;
            __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4 
                = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
            __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4 
                = vlSelf->mem_contention_deterministic_tb__DOT__req_size_bytes__VforceRd;
            __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4 
                = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
            __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5 
                = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__final_lat;
            __Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5 
                = vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
            __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail 
                = (3U & ((IData)(1U) + (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail)));
        }
    }
    vlSelf->mem_contention_deterministic_tb__DOT__dram_tokens_level 
        = __Vdly__mem_contention_deterministic_tb__DOT__dram_tokens_level;
    vlSelf->mem_contention_deterministic_tb__DOT__dram_token_stall_cycles 
        = __Vdly__mem_contention_deterministic_tb__DOT__dram_token_stall_cycles;
    vlSelf->mem_contention_deterministic_tb__DOT__dram_contention_events 
        = __Vdly__mem_contention_deterministic_tb__DOT__dram_contention_events;
    vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head 
        = __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_head;
    vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail 
        = __Vdly__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_tail;
    vlSelf->mem_contention_deterministic_tb__DOT__total_resp 
        = __Vdly__mem_contention_deterministic_tb__DOT__total_resp;
    vlSelf->mem_contention_deterministic_tb__DOT__stall_cycles 
        = __Vdly__mem_contention_deterministic_tb__DOT__stall_cycles;
    if (__Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v0) {
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size[0U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size[1U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size[2U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size[3U] = 0U;
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[0U] = 0U;
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[1U] = 0U;
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[2U] = 0U;
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[3U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[0U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[1U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[2U] = 0U;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[3U] = 0U;
    }
    if (__Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4) {
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[__Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4] 
            = __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v4;
    }
    if (__Vdlyvset__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4) {
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size[__Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4] 
            = __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_size__v4;
        mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram[__Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4] 
            = __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_is_dram__v4;
        vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency[__Vdlyvdim0__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5] 
            = __Vdlyvval__mem_contention_deterministic_tb__DOT__dut__DOT__base__DOT__q_latency__v5;
    }
    vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__eff_req_tokens 
        = ((0U == (0xffffU & VL_SHIFTR_III(16,16,32, (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_size), 3U)))
            ? 1U : (0xffffU & VL_SHIFTR_III(16,16,32, (IData)(vlSelf->mem_contention_deterministic_tb__DOT__dut__DOT__base_resp_size), 3U)));
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__4(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__4\n"); );
    // Init
    CData/*2:0*/ router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 = 0;
    CData/*2:0*/ router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 = 0;
    CData/*2:0*/ router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 = 0;
    CData/*2:0*/ router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 = 0;
    CData/*2:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout = 0;
    QData/*63:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c = 0;
    CData/*2:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout = 0;
    QData/*63:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c;
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c = 0;
    CData/*2:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout = 0;
    QData/*63:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c = 0;
    CData/*2:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout = 0;
    QData/*63:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r = 0;
    CData/*7:0*/ __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c;
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v5;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v5 = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0;
    CData/*2:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0;
    CData/*1:0*/ __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    QData/*63:0*/ __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0;
    CData/*2:0*/ __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0;
    // Body
    if (vlSelf->router_mesh__02Erst_n) {
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [0U])) {
            VL_WRITEF("[RC DBG] (0,1) input0 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [0U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [0U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [1U])) {
            VL_WRITEF("[RC DBG] (0,1) input1 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [1U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [1U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [2U])) {
            VL_WRITEF("[RC DBG] (0,1) input2 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [2U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [2U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [3U])) {
            VL_WRITEF("[RC DBG] (0,1) input3 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [3U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [3U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [4U])) {
            VL_WRITEF("[RC DBG] (0,1) input4 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [4U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [4U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [4U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [0U])) {
            VL_WRITEF("[RC DBG] (0,1) send dir 0 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [0U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [1U])) {
            VL_WRITEF("[RC DBG] (0,1) send dir 1 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [1U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [2U])) {
            VL_WRITEF("[RC DBG] (0,1) send dir 2 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [2U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [3U])) {
            VL_WRITEF("[RC DBG] (0,1) send dir 3 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [3U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [4U])) {
            VL_WRITEF("[RC DBG] (0,1) send dir 4 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [4U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [4U])));
        }
    }
    if (vlSelf->router_mesh__02Erst_n) {
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [0U])) {
            VL_WRITEF("[RC DBG] (1,0) input0 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [0U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [0U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [1U])) {
            VL_WRITEF("[RC DBG] (1,0) input1 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [1U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [1U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [2U])) {
            VL_WRITEF("[RC DBG] (1,0) input2 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [2U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [2U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [3U])) {
            VL_WRITEF("[RC DBG] (1,0) input3 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [3U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [3U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [4U])) {
            VL_WRITEF("[RC DBG] (1,0) input4 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [4U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [4U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [4U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [0U])) {
            VL_WRITEF("[RC DBG] (1,0) send dir 0 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [0U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [1U])) {
            VL_WRITEF("[RC DBG] (1,0) send dir 1 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [1U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [2U])) {
            VL_WRITEF("[RC DBG] (1,0) send dir 2 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [2U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [3U])) {
            VL_WRITEF("[RC DBG] (1,0) send dir 3 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [3U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [4U])) {
            VL_WRITEF("[RC DBG] (1,0) send dir 4 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [4U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [4U])));
        }
    }
    if (vlSelf->router_mesh__02Erst_n) {
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [0U])) {
            VL_WRITEF("[RC DBG] (1,1) input0 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [0U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [0U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [1U])) {
            VL_WRITEF("[RC DBG] (1,1) input1 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [1U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [1U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [2U])) {
            VL_WRITEF("[RC DBG] (1,1) input2 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [2U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [2U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [3U])) {
            VL_WRITEF("[RC DBG] (1,1) input3 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [3U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [3U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
                        [4U])) {
            VL_WRITEF("[RC DBG] (1,1) input4 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                      [4U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                               [4U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                         [4U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [0U])) {
            VL_WRITEF("[RC DBG] (1,1) send dir 0 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [0U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [1U])) {
            VL_WRITEF("[RC DBG] (1,1) send dir 1 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [1U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [2U])) {
            VL_WRITEF("[RC DBG] (1,1) send dir 2 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [2U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [3U])) {
            VL_WRITEF("[RC DBG] (1,1) send dir 3 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [3U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
                        [4U])) {
            VL_WRITEF("[RC DBG] (1,1) send dir 4 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                          [4U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit
                                         [4U])));
        }
    }
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v5 = 0U;
    if (vlSelf->router_mesh__02Erst_n) {
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
                        [0U])) {
            VL_WRITEF("[RC DBG] (0,0) input0 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                      [0U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                               [0U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
                        [1U])) {
            VL_WRITEF("[RC DBG] (0,0) input1 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                      [1U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                               [1U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
                        [2U])) {
            VL_WRITEF("[RC DBG] (0,0) input2 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                      [2U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                               [2U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
                        [3U])) {
            VL_WRITEF("[RC DBG] (0,0) input3 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                      [3U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                               [3U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
                        [4U])) {
            VL_WRITEF("[RC DBG] (0,0) input4 target_dir=%0# hdr_r=%0# hdr_c=%0#\n",
                      3,vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                      [4U],8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                               [4U] 
                                               >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                         [4U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
                        [0U])) {
            VL_WRITEF("[RC DBG] (0,0) send dir 0 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                          [0U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                         [0U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
                        [1U])) {
            VL_WRITEF("[RC DBG] (0,0) send dir 1 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                          [1U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                         [1U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
                        [2U])) {
            VL_WRITEF("[RC DBG] (0,0) send dir 2 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                          [2U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                         [2U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
                        [3U])) {
            VL_WRITEF("[RC DBG] (0,0) send dir 3 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                          [3U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                         [3U])));
        }
        if (VL_UNLIKELY(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
                        [4U])) {
            VL_WRITEF("[RC DBG] (0,0) send dir 4 flit hdr_r=%0# hdr_c=%0#\n",
                      8,(0xffU & (IData)((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                          [4U] >> 8U))),
                      8,(0xffU & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit
                                         [4U])));
        }
    }
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 0U;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    if (vlSelf->router_mesh__02Erst_n) {
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [0U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [0U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [0U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [1U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [1U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [1U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [2U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [2U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [2U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [3U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [3U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [3U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [4U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [4U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [4U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [0U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [0U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [0U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [1U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [1U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [1U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [2U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [2U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [2U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [3U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [3U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [3U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [4U] & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [4U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [4U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [0U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [0U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [0U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [1U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [1U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [1U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [2U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [2U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [2U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [3U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [3U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [3U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid
             [4U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                    [4U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
                                        [4U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
             [0U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                    [0U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                                        [0U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
             [1U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                    [1U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                                        [1U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
             [2U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                    [2U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                                        [2U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
             [3U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                    [3U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                                        [3U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3 = 1U;
        }
        if ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid
             [4U] & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0 
                = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                    [4U]) ? 0U : (7U & ((IData)(1U) 
                                        + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
                                        [4U])));
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h0c6e3bd8__0;
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4 = 1U;
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 3U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [3U][7U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [3U][6U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 2U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [3U][5U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [3U][4U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 1U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [3U][3U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [3U][2U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [3U] & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [3U][1U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [3U][0U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 3U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [2U][7U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [2U][6U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 2U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [2U][5U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [2U][4U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 1U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [2U][3U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [2U][2U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [2U] & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [2U][1U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [2U][0U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 3U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [1U][7U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [1U][6U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 2U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [1U][5U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [1U][4U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 1U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [1U][3U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [1U][2U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [1U] & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [1U][1U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [1U][0U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 4U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [3U][9U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [3U][8U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 4U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [2U][9U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [2U][8U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 4U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [1U][9U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [1U][8U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr))));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__din_valid) 
             & (IData)(vlSelf->router_mesh__02Eext_ready_out))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = ((IData)(vlSelf->router_mesh__02Eext_valid_in)
                    ? vlSelf->router_mesh__02Eext_flit_in
                    : (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                        [0U][9U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->router_mesh__DOT__in_flat
                                                    [0U][8U]))));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr))));
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 3U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [0U][7U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [0U][6U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 2U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [0U][5U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [0U][4U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 1U) & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [0U][3U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [0U][2U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [0U] & (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)))) {
            __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = (((QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                    [0U][1U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->router_mesh__DOT__in_flat
                                     [0U][0U])));
            __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 = 1U;
            __Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr;
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr 
                = ((3U == (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))
                    ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr))));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 3U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 2U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 1U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [3U] & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 3U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 2U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 1U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [2U] & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 3U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 2U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 1U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [1U] & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [3U] >> 4U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [2U] >> 4U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [1U] >> 4U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 3U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 2U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((vlSelf->router_mesh__DOT__in_valid_flat
              [0U] >> 1U) & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if ((vlSelf->router_mesh__DOT__in_valid_flat
             [0U] & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(1U) + (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
        if (((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid) 
             & (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready))) {
            __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
                = (7U & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count) 
                         - (IData)(1U)));
        }
    } else {
        __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 1U;
        __Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 1U;
        __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5 = 1U;
        __Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v5 = 1U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__wr_ptr = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__wr_ptr = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count = 0U;
        __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count = 0U;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] = 0U;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] = 0U;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v1;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v2;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v3;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v4;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr__v5) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[0U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[1U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[2U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[3U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr[4U] = 0U;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[0U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[1U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v1;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[2U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v2;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[3U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v3;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[4U] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v4;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr__v5) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[0U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[1U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[2U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[3U] = 0U;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr[4U] = 0U;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem__v0;
    }
    if (__Vdlyvset__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem[__Vdlyvdim0__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0] 
            = __Vdlyvval__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem__v0;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count 
        = __Vdly__router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__mem
        [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__rd_ptr];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[3U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[2U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[1U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[0U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[3U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[2U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[1U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[0U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[3U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[2U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[1U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[0U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->fully_flat_tile_ready_out = ((0x7ffffU 
                                          & vlSelf->fully_flat_tile_ready_out) 
                                         | ((4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                            << 0x13U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[4U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__in_ready_flat[3U] = (
                                                   ((4U 
                                                     > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                                    << 4U) 
                                                   | (((4U 
                                                        > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
                                                       << 3U) 
                                                      | (((4U 
                                                           > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
                                                          << 2U) 
                                                         | (((4U 
                                                              > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
                                                             << 1U) 
                                                            | (4U 
                                                               > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count))))));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->fully_flat_tile_ready_out = ((0xfbfffU 
                                          & vlSelf->fully_flat_tile_ready_out) 
                                         | ((4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                            << 0xeU));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[4U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__in_ready_flat[2U] = (
                                                   ((4U 
                                                     > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                                    << 4U) 
                                                   | (((4U 
                                                        > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
                                                       << 3U) 
                                                      | (((4U 
                                                           > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
                                                          << 2U) 
                                                         | (((4U 
                                                              > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
                                                             << 1U) 
                                                            | (4U 
                                                               > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count))))));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->fully_flat_tile_ready_out = ((0xffdffU 
                                          & vlSelf->fully_flat_tile_ready_out) 
                                         | ((4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                            << 9U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv[4U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__in_ready_flat[1U] = (
                                                   ((4U 
                                                     > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                                    << 4U) 
                                                   | (((4U 
                                                        > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
                                                       << 3U) 
                                                      | (((4U 
                                                           > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
                                                          << 2U) 
                                                         | (((4U 
                                                              > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
                                                             << 1U) 
                                                            | (4U 
                                                               > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count))))));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__3__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv[3U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__2__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv[2U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__1__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv[1U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__din_ready 
        = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__0__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv[0U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellout__INFIFO__BRA__4__KET____DOT__infifo__dout_valid 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->fully_flat_tile_ready_out = ((0xfffefU 
                                          & vlSelf->fully_flat_tile_ready_out) 
                                         | ((4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count)) 
                                            << 4U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv[4U] 
        = (0U < (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    vlSelf->router_mesh__02Eext_ready_out = (4U > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__4__KET____DOT__infifo__DOT__count));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [0U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
                     ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                              ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                                       ? 1U : 4U))));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[0U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [0U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [0U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [0U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [0U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [1U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
                     ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                              ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                                       ? 1U : 4U))));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[1U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [1U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [1U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [1U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [1U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [2U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
                     ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                              ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                                       ? 1U : 4U))));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[2U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [2U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [2U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [2U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [2U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [3U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
                     ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                              ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                                       ? 1U : 4U))));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[3U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [3U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [3U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [3U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [3U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [4U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_r))
                     ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                              ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__unnamedblk1__DOT__dest_c))
                                       ? 1U : 4U))));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__3__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[4U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [4U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [4U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [4U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [4U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [0U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
                     ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[0U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [0U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [0U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [0U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [0U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [1U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
                     ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[1U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [1U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [1U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [1U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [1U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [2U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
                     ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[2U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [2U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [2U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [2U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [2U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [3U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
                     ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[3U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [3U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [3U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [3U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [3U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [4U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout 
        = ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
            ? 0U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_r))
                     ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__2__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[4U] 
        = router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [4U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [4U])) & vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [4U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [4U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [0U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r))
            ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                     ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[0U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [0U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [0U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[0U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [0U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [0U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [0U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [1U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r))
            ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                     ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[1U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [1U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [1U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[1U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [1U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [1U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [1U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [2U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r))
            ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                     ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[2U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [2U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [2U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[2U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [2U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [2U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [2U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [3U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r))
            ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                     ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[3U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [3U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [3U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[3U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [3U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [3U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [3U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
        [4U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_r))
            ? 2U : ((1U > (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                     ? 3U : ((1U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__unnamedblk1__DOT__dest_c))
                              ? 1U : 4U)));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__route_dir__1__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir[4U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
           [4U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dv
        [4U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out[4U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                        [4U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                    [4U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                      [4U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
        [0U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r))
            ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c))
                     ? 1U : 4U));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir[0U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [0U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
        [0U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [0U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[0U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                        [0U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                    [0U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                      [0U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
        [1U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r))
            ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c))
                     ? 1U : 4U));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir[1U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [1U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
        [1U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [1U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[1U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                        [1U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                    [1U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                      [1U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
        [2U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r))
            ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c))
                     ? 1U : 4U));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir[2U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [2U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
        [2U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [2U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[2U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                        [2U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                    [2U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                      [2U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
        [3U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r))
            ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c))
                     ? 1U : 4U));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir[3U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [3U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
        [3U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [3U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[3U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                        [3U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                    [3U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                      [3U])));
        }
    }
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
        [4U];
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r 
        = (0xffU & (IData)((__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit 
                            >> 8U)));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c 
        = (0xffU & (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__flit));
    __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout 
        = ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_r))
            ? 2U : ((0U < (IData)(__Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__unnamedblk1__DOT__dest_c))
                     ? 1U : 4U));
    router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0 
        = __Vfunc_router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__route_dir__0__Vfuncout;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir[4U] 
        = router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_hb980ff69__0;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1eU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1dU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
        = (0x1bU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
        = (0x17U & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [4U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
        = (0xfU & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
           [4U]);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dv
        [4U]) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0 = 1U;
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out[4U] 
                = (((~ ((IData)(1U) << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                        [4U])) & vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                    [4U]) | (0x1fU & ((IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h45c581a6__0) 
                                      << vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                      [4U])));
        }
    }
    vlSelf->router_mesh__DOT__in_ready_flat[0U] = (
                                                   ((IData)(vlSelf->router_mesh__02Eext_ready_out) 
                                                    << 4U) 
                                                   | (((4U 
                                                        > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__3__KET____DOT__infifo__DOT__count)) 
                                                       << 3U) 
                                                      | (((4U 
                                                           > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__2__KET____DOT__infifo__DOT__count)) 
                                                          << 2U) 
                                                         | (((4U 
                                                              > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__1__KET____DOT__infifo__DOT__count)) 
                                                             << 1U) 
                                                            | (4U 
                                                               > (IData)(vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__INFIFO__BRA__0__KET____DOT__infifo__DOT__count))))));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [0U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [1U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [2U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [3U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [4U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [4U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [0U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [1U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [2U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [3U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [4U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [4U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [0U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [1U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [2U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [3U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                         [4U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__rr_ptr
        [4U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                         [0U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                         [1U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                         [2U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                         [3U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [0U]) & ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                         [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                         [4U]] : 0U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[0U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[0U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [1U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 1U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[1U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[1U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [2U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 2U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[2U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[2U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [3U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 3U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[3U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[3U] = 1U;
    }
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 0U;
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__rr_ptr
        [4U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[1U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [0U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[2U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [1U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[3U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [2U])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order[4U] 
        = ((4U == vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U]) ? 0U : (7U & ((IData)(1U) + vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                                [3U])));
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [0U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [0U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [1U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [1U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [2U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [2U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [3U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [3U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    if ((1U & ((~ vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                [4U]) & (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                           [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__req_to_out
                          [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
                          [4U]] : 0U) >> 4U)))) {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__order
            [4U];
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in[4U] 
            = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vlvbound_h031300fe__1;
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid[4U] = 1U;
    }
    vlSelf->router_mesh__DOT__out_ready_flat[0U] = 
        ((0xfU & vlSelf->router_mesh__DOT__out_ready_flat
          [0U]) | (0x10U & vlSelf->router_mesh__DOT__in_ready_flat
                   [0U]));
    vlSelf->router_mesh__DOT__out_ready_flat[0U] = 
        ((0x1dU & vlSelf->router_mesh__DOT__out_ready_flat
          [0U]) | (2U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [1U] >> 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[0U] = 
        ((0x1bU & vlSelf->router_mesh__DOT__out_ready_flat
          [0U]) | (4U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [2U] << 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[1U] = 
        ((0xfU & vlSelf->router_mesh__DOT__out_ready_flat
          [1U]) | (0x10U & vlSelf->router_mesh__DOT__in_ready_flat
                   [1U]));
    vlSelf->router_mesh__DOT__out_ready_flat[1U] = 
        ((0x1bU & vlSelf->router_mesh__DOT__out_ready_flat
          [1U]) | (4U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [3U] << 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[1U] = 
        ((0x17U & vlSelf->router_mesh__DOT__out_ready_flat
          [1U]) | (8U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [0U] << 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[2U] = 
        ((0xfU & vlSelf->router_mesh__DOT__out_ready_flat
          [2U]) | (0x10U & vlSelf->router_mesh__DOT__in_ready_flat
                   [2U]));
    vlSelf->router_mesh__DOT__out_ready_flat[2U] = 
        ((0x1eU & vlSelf->router_mesh__DOT__out_ready_flat
          [2U]) | (1U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [0U] >> 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[2U] = 
        ((0x1dU & vlSelf->router_mesh__DOT__out_ready_flat
          [2U]) | (2U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [3U] >> 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[3U] = 
        ((0xfU & vlSelf->router_mesh__DOT__out_ready_flat
          [3U]) | (0x10U & vlSelf->router_mesh__DOT__in_ready_flat
                   [3U]));
    vlSelf->router_mesh__DOT__out_ready_flat[3U] = 
        ((0x1eU & vlSelf->router_mesh__DOT__out_ready_flat
          [3U]) | (1U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [1U] >> 2U)));
    vlSelf->router_mesh__DOT__out_ready_flat[3U] = 
        ((0x17U & vlSelf->router_mesh__DOT__out_ready_flat
          [3U]) | (8U & (vlSelf->router_mesh__DOT__in_ready_flat
                         [2U] << 2U)));
    vlSelf->fully_flat_tile_valid_out = ((0x7ffffU 
                                          & vlSelf->fully_flat_tile_valid_out) 
                                         | (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [4U] << 0x13U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [4U];
    vlSelf->fully_flat_tile_flit_out[0x26U] = (IData)(
                                                      (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                       [4U]
                                                        ? 
                                                       ((4U 
                                                         >= 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U])
                                                         ? 
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                        [
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                        [4U]]
                                                         : 0ULL)
                                                        : 0ULL));
    vlSelf->fully_flat_tile_flit_out[0x27U] = (IData)(
                                                      ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                        [4U]
                                                         ? 
                                                        ((4U 
                                                          >= 
                                                          vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                          [4U])
                                                          ? 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                         [
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U]]
                                                          : 0ULL)
                                                         : 0ULL) 
                                                       >> 0x20U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[0U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [0U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [0U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[1U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [1U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [1U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[2U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [2U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [2U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[3U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [3U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [3U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[4U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [4U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [4U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__out_flat[3U][0U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [0U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [0U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[3U][1U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [0U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [0U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[3U][2U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [1U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [1U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[3U][3U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [1U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [1U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[3U][4U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [2U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [2U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[3U][5U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [2U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [2U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[3U][6U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [3U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [3U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[3U][7U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [3U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [3U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[3U][8U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [4U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [4U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[3U][9U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [4U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [4U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_valid_flat[3U] = 
        ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
          [4U] << 4U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                          [3U] << 3U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                          [2U] << 2U) 
                                         | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                             [1U] << 1U) 
                                            | vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [0U]))));
    vlSelf->fully_flat_tile_valid_out = ((0xfbfffU 
                                          & vlSelf->fully_flat_tile_valid_out) 
                                         | (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [4U] << 0xeU));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [4U];
    vlSelf->fully_flat_tile_flit_out[0x1cU] = (IData)(
                                                      (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                       [4U]
                                                        ? 
                                                       ((4U 
                                                         >= 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U])
                                                         ? 
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                        [
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                        [4U]]
                                                         : 0ULL)
                                                        : 0ULL));
    vlSelf->fully_flat_tile_flit_out[0x1dU] = (IData)(
                                                      ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                        [4U]
                                                         ? 
                                                        ((4U 
                                                          >= 
                                                          vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                          [4U])
                                                          ? 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                         [
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U]]
                                                          : 0ULL)
                                                         : 0ULL) 
                                                       >> 0x20U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[0U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [0U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [0U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[1U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [1U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [1U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[2U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [2U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [2U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[3U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [3U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [3U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[4U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [4U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [4U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__out_flat[2U][0U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [0U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [0U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[2U][1U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [0U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [0U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[2U][2U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [1U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [1U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[2U][3U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [1U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [1U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[2U][4U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [2U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [2U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[2U][5U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [2U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [2U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[2U][6U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [3U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [3U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[2U][7U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [3U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [3U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[2U][8U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [4U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [4U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[2U][9U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [4U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [4U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_valid_flat[2U] = 
        ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
          [4U] << 4U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                          [3U] << 3U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                          [2U] << 2U) 
                                         | ((vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                             [1U] << 1U) 
                                            | vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [0U]))));
    vlSelf->fully_flat_tile_valid_out = ((0xffdffU 
                                          & vlSelf->fully_flat_tile_valid_out) 
                                         | (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [4U] << 9U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_valid[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
        [4U];
    vlSelf->fully_flat_tile_flit_out[0x12U] = (IData)(
                                                      (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                       [4U]
                                                        ? 
                                                       ((4U 
                                                         >= 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U])
                                                         ? 
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                        [
                                                        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                        [4U]]
                                                         : 0ULL)
                                                        : 0ULL));
    vlSelf->fully_flat_tile_flit_out[0x13U] = (IData)(
                                                      ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                        [4U]
                                                         ? 
                                                        ((4U 
                                                          >= 
                                                          vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                          [4U])
                                                          ? 
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                         [
                                                         vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                         [4U]]
                                                          : 0ULL)
                                                         : 0ULL) 
                                                       >> 0x20U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[0U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [0U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [0U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[1U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [1U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [1U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[2U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [2U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [2U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[3U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [3U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [3U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_flit[4U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
           [4U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                    [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                   [4U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__out_flat[1U][0U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [0U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [0U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[1U][1U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [0U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [0U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [0U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[1U][2U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [1U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [1U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[1U][3U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [1U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [1U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [1U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[1U][4U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [2U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [2U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[1U][5U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [2U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [2U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [2U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[1U][6U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [3U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [3U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[1U][7U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [3U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [3U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [3U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[1U][8U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                          [4U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                           [4U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[1U][9U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                                           [4U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                             [4U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                                                            [4U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_valid_flat[1U] = 
        ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
          [4U] << 4U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                          [3U] << 3U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                          [2U] << 2U) 
                                         | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                             [1U] << 1U) 
                                            | vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
                                            [0U]))));
    vlSelf->router_mesh__02Eext_valid_out = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [4U];
    vlSelf->fully_flat_tile_valid_out = ((0xfffefU 
                                          & vlSelf->fully_flat_tile_valid_out) 
                                         | (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                            [4U] << 4U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid[0U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [0U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid[1U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [1U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid[2U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [2U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid[3U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [3U];
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_valid[4U] 
        = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [4U];
    vlSelf->fully_flat_tile_flit_out[8U] = (IData)(
                                                   (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                    [4U]
                                                     ? 
                                                    ((4U 
                                                      >= 
                                                      vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                      [4U])
                                                      ? 
                                                     vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                     [
                                                     vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                     [4U]]
                                                      : 0ULL)
                                                     : 0ULL));
    vlSelf->fully_flat_tile_flit_out[9U] = (IData)(
                                                   ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                     [4U]
                                                      ? 
                                                     ((4U 
                                                       >= 
                                                       vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                       [4U])
                                                       ? 
                                                      vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                      [
                                                      vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                      [4U]]
                                                       : 0ULL)
                                                      : 0ULL) 
                                                    >> 0x20U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[0U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
           [0U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                    [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                   [0U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[1U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
           [1U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                    [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                   [1U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[2U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
           [2U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                    [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                   [2U]] : 0ULL) : 0ULL);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[3U] 
        = (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
           [3U] ? ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                    [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                   [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                   [3U]] : 0ULL) : 0ULL);
    if (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
        [4U]) {
        if ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
             [4U])) {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[4U] 
                = vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                [4U]];
            vlSelf->router_mesh__02Eext_flit_out = 
                vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                [4U]];
        } else {
            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[4U] = 0ULL;
            vlSelf->router_mesh__02Eext_flit_out = 0ULL;
        }
    } else {
        vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_flit[4U] = 0ULL;
        vlSelf->router_mesh__02Eext_flit_out = 0ULL;
    }
    vlSelf->router_mesh__DOT__out_valid_flat[0U] = 
        ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
          [4U] << 4U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                          [3U] << 3U) | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                          [2U] << 2U) 
                                         | ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                             [1U] << 1U) 
                                            | vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                            [0U]))));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready[0U] 
        = (1U & vlSelf->router_mesh__DOT__out_ready_flat
           [0U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready[1U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [0U] >> 1U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready[2U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [0U] >> 2U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready[3U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [0U] >> 3U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready[4U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [0U] >> 4U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[0U] 
        = (1U & vlSelf->router_mesh__DOT__out_ready_flat
           [1U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[1U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [1U] >> 1U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[2U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [1U] >> 2U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[3U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [1U] >> 3U));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[4U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [1U] >> 4U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[0U] 
        = (1U & vlSelf->router_mesh__DOT__out_ready_flat
           [2U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[1U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [2U] >> 1U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[2U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [2U] >> 2U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[3U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [2U] >> 3U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[4U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [2U] >> 4U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[0U] 
        = (1U & vlSelf->router_mesh__DOT__out_ready_flat
           [3U]);
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[1U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [3U] >> 1U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[2U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [3U] >> 2U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[3U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [3U] >> 3U));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready[4U] 
        = (1U & (vlSelf->router_mesh__DOT__out_ready_flat
                 [3U] >> 4U));
    vlSelf->router_mesh__DOT__out_flat[0U][0U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                          [0U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [0U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                           [0U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[0U][1U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                           [0U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                             [0U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [0U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[0U][2U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                          [1U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [1U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                           [1U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[0U][3U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                           [1U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                             [1U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [1U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[0U][4U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                          [2U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [2U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                           [2U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[0U][5U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                           [2U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                             [2U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [2U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[0U][6U] = (IData)(
                                                         (vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                          [3U]
                                                           ? 
                                                          ((4U 
                                                            >= 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [3U])
                                                            ? 
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                           [
                                                           vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                           [3U]]
                                                            : 0ULL)
                                                           : 0ULL));
    vlSelf->router_mesh__DOT__out_flat[0U][7U] = (IData)(
                                                         ((vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
                                                           [3U]
                                                            ? 
                                                           ((4U 
                                                             >= 
                                                             vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                             [3U])
                                                             ? 
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__fifo_dout
                                                            [
                                                            vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                                                            [3U]]
                                                             : 0ULL)
                                                            : 0ULL) 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__out_flat[0U][8U] = (IData)(vlSelf->router_mesh__02Eext_flit_out);
    vlSelf->router_mesh__DOT__out_flat[0U][9U] = (IData)(
                                                         (vlSelf->router_mesh__02Eext_flit_out 
                                                          >> 0x20U));
    vlSelf->router_mesh__DOT__in_valid_flat[0U] = (
                                                   (0x1bU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [0U]) 
                                                   | (4U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [2U] 
                                                         << 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[0U] = (
                                                   (0x1dU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [0U]) 
                                                   | (2U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [1U] 
                                                         >> 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[1U] = (
                                                   (0x1bU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [1U]) 
                                                   | (4U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [3U] 
                                                         << 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[1U] = (
                                                   (0x17U 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [1U]) 
                                                   | (8U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [0U] 
                                                         << 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[2U] = (
                                                   (0x1eU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [2U]) 
                                                   | (1U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [0U] 
                                                         >> 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[2U] = (
                                                   (0x1dU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [2U]) 
                                                   | (2U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [3U] 
                                                         >> 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[3U] = (
                                                   (0x1eU 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [3U]) 
                                                   | (1U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [1U] 
                                                         >> 2U)));
    vlSelf->router_mesh__DOT__in_valid_flat[3U] = (
                                                   (0x17U 
                                                    & vlSelf->router_mesh__DOT__in_valid_flat
                                                    [3U]) 
                                                   | (8U 
                                                      & (vlSelf->router_mesh__DOT__out_valid_flat
                                                         [2U] 
                                                         << 2U)));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [0U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
            [0U]]) & ((0U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                               [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                              [0U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                               [0U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                              [0U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [1U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
            [1U]]) & ((1U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                               [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                              [1U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                               [1U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                              [1U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [2U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
            [2U]]) & ((2U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                               [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                              [2U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                               [2U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                              [2U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [3U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
            [3U]]) & ((3U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                               [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                              [3U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                               [3U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                              [3U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
             [4U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
            [4U]]) & ((4U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                               [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                              [4U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                               [4U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__0__KET____DOT__HOSTED__DOT__u_router__DOT__target_dir
                                              [4U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [0U]]) & ((0U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [0U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [0U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [0U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [1U]]) & ((1U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [1U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [1U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [1U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [2U]]) & ((2U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [2U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [2U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [2U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [3U]]) & ((3U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [3U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [3U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [3U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U]) && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [4U]]) & ((4U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [4U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [4U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__0__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [4U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [0U]]) & ((0U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [0U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [0U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [0U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [1U]]) & ((1U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [1U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [1U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [1U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [2U]]) & ((2U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [2U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [2U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [2U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [3U]]) & ((3U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [3U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [3U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [3U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [4U]]) & ((4U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [4U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [4U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__0__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [4U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__0__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [0U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [0U]]) & ((0U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [0U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [0U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [0U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [0U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__1__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [1U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [1U]]) & ((1U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [1U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [1U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [1U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [1U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__2__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [2U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [2U]]) & ((2U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [2U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [2U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [2U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [2U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__3__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [3U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [3U]]) & ((3U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [3U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [3U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [3U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [3U]])));
    vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT____Vcellinp__INFIFO__BRA__4__KET____DOT__infifo__dout_ready 
        = (((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
             [4U]) && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_valid
            [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
            [4U]]) & ((4U == ((4U >= vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                               [4U]) ? vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__sel_in
                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                              [4U]] : 0U)) & ((4U >= 
                                               vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                               [4U]) 
                                              && vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__out_ready
                                              [vlSelf->router_mesh__DOT__INST_R__BRA__1__KET____DOT__INST_C__BRA__1__KET____DOT__NONHOST__DOT__u_router__DOT__target_dir
                                              [4U]])));
    vlSelf->router_mesh__DOT__in_flat[0U][4U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [2U][1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [2U][0U]))));
    vlSelf->router_mesh__DOT__in_flat[0U][5U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [2U][1U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [2U][0U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[0U][2U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [1U][7U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [1U][6U]))));
    vlSelf->router_mesh__DOT__in_flat[0U][3U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [1U][7U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [1U][6U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[1U][4U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [3U][1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [3U][0U]))));
    vlSelf->router_mesh__DOT__in_flat[1U][5U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [3U][1U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [3U][0U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[1U][6U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [0U][3U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [0U][2U]))));
    vlSelf->router_mesh__DOT__in_flat[1U][7U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [0U][3U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [0U][2U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[2U][0U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [0U][5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [0U][4U]))));
    vlSelf->router_mesh__DOT__in_flat[2U][1U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [0U][5U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [0U][4U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[2U][2U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [3U][7U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [3U][6U]))));
    vlSelf->router_mesh__DOT__in_flat[2U][3U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [3U][7U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [3U][6U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[3U][0U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [1U][5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [1U][4U]))));
    vlSelf->router_mesh__DOT__in_flat[3U][1U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [1U][5U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [1U][4U]))) 
                                                         >> 0x20U));
    vlSelf->router_mesh__DOT__in_flat[3U][6U] = (IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->router_mesh__DOT__out_flat
                                                                          [2U][3U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [2U][2U]))));
    vlSelf->router_mesh__DOT__in_flat[3U][7U] = (IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->router_mesh__DOT__out_flat
                                                                           [2U][3U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->router_mesh__DOT__out_flat
                                                                            [2U][2U]))) 
                                                         >> 0x20U));
}
