$date
	Wed May  6 12:53:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! t_value [3:0] $end
$var reg 1 " t_clk $end
$var reg 1 # t_nRst $end
$scope module U0 $end
$var wire 1 " CLK $end
$var wire 1 # nRst $end
$var reg 4 $ value [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
1"
#10
0"
#15
1"
#20
0"
0#
#25
1"
#26
b0 !
b0 $
#30
0"
1#
#35
1"
#36
b1 !
b1 $
#40
0"
#45
1"
#46
b10 !
b10 $
#50
0"
#55
1"
#56
b11 !
b11 $
#60
0"
#65
1"
#66
b100 !
b100 $
#70
0"
#75
1"
#76
b101 !
b101 $
#80
0"
#85
1"
#86
b110 !
b110 $
#90
0"
#95
1"
#96
b111 !
b111 $
#100
0"
#105
1"
#106
b1000 !
b1000 $
#110
0"
#115
1"
#116
b1001 !
b1001 $
#120
0"
#125
1"
#126
b1010 !
b1010 $
#130
0"
#135
1"
#136
b1011 !
b1011 $
#140
0"
#145
1"
#146
b1100 !
b1100 $
#150
0"
#155
1"
#156
b1101 !
b1101 $
#160
0"
#165
1"
#166
b1110 !
b1110 $
#170
0"
#175
1"
#176
b1111 !
b1111 $
#180
0"
#185
1"
#186
b0 !
b0 $
#190
0"
#195
1"
#196
b1 !
b1 $
#200
0"
#205
1"
#206
b10 !
b10 $
#210
0"
#215
1"
#216
b11 !
b11 $
#220
0"
#225
1"
#226
b100 !
b100 $
#230
0"
