Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_ddr_controller_i_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/plb_ddr_controller_i_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_ddr_controller_i_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/inferred_lut4.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_bit.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_adder_bit.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_occ_counter.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_muxcy.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_occ_counter_top.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_top.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_adder.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_dly1_mux.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipif_pkg.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pselect.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_gate.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipif_control_wr.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_dpram_select.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl16_fifo.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipif_control_rd.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/burst_support.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/coregen_comp_defs.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/family.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipif_steer.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_ipif_reset.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/interrupt_control.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_sesr_sear.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/rdpfifo_top.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/wrpfifo_top.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/command_statemachine.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <command_statemachine> compiled.
Entity <command_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/init_statemachine.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <init_statemachine> compiled.
Entity <init_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counters.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/data_statemachine.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <data_statemachine> compiled.
Entity <data_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/io_registers.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipic_if.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/read_data_path.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/clock_gen.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <clock_gen> compiled.
Entity <clock_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ddr_controller.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <ddr_controller> compiled.
Entity <ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_ipif.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" in Library modified_plb_ddr_controller_v1_00_c.
Entity <modified_plb_ddr_controller> compiled.
Entity <modified_plb_ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/plb_ddr_controller_i_wrapper.vhd" in Library work.
Entity <plb_ddr_controller_i_wrapper> compiled.
Entity <plb_ddr_controller_i_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_ddr_controller_i_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <modified_plb_ddr_controller> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_BASEADDR = "00000000000000000000000000000000"
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_DDR_TMRD = 15000
	C_DDR_TRAS = 40000
	C_DDR_TRC = 65000
	C_DDR_TRCD = 20000
	C_DDR_TREFC = 70000000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 75000
	C_DDR_TRP = 20000
	C_DDR_TRRD = 15000
	C_DDR_TWR = 15000
	C_DDR_TWTR = 1
	C_DQS_PULLUPS = 0
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00011111111111111111111111111111"
	C_INCLUDE_BURST_CACHELN_SUPPORT = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 12500
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ddr_controller> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_CLK_PERIOD = 12500
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_DDR_TMRD = 15000
	C_DDR_TRAS = 40000
	C_DDR_TRC = 65000
	C_DDR_TRCD = 20000
	C_DDR_TREFC = 70000000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 75000
	C_DDR_TRP = 20000
	C_DDR_TRRD = 15000
	C_DDR_TWR = 15000
	C_DDR_TWTR = 1
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_PULLUPS = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 67108864
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = true
	C_DEV_MAX_BURST_SIZE = 67108864
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 12500
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <command_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_GP_CNTR_WIDTH = 3
	C_MRDCNT = "001"
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_RCDCNT = "001"
	C_REG_DIMM = 0
	C_RFCCNT = "101"
	C_RPCNT = "001"

Analyzing hierarchy for entity <init_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2

Analyzing hierarchy for entity <counters> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_200CK_CNT = "00000011000111"
	C_200US_CNT = "11111001111111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_GPCNT_WIDTH = 3
	C_RASCNT = "11"
	C_RASCNT_WIDTH = 2
	C_RCCNT = "101"
	C_RCCNT_WIDTH = 3
	C_REFICNT = "00001000101111"
	C_REFICNT_WIDTH = 14
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1

Analyzing hierarchy for entity <data_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0

Analyzing hierarchy for entity <io_registers> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_PULLUPS = 0

Analyzing hierarchy for entity <ipic_if> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_INCLUDE_BURSTS = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <read_data_path> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_IPIF_DWIDTH = 64

Analyzing hierarchy for entity <clock_gen> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>).

Analyzing hierarchy for entity <or_gate> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURST_PAGE_SIZE = 67108864
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 8388608
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_steer> in library <modified_plb_ddr_controller_v1_00_c> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64

Analyzing hierarchy for entity <ld_arith_reg> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"

Analyzing hierarchy for entity <ld_arith_reg> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"

Analyzing hierarchy for entity <ld_arith_reg> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"

Analyzing hierarchy for entity <ld_arith_reg> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 14
	C_REG_WIDTH = 14
	C_RESET_VALUE = "11111001111111"

Analyzing hierarchy for entity <Counter> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_NUM_BITS = 4

Analyzing hierarchy for entity <plb_address_decoder> in library <modified_plb_ddr_controller_v1_00_c> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <Counter> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_NUM_BITS = 7

Analyzing hierarchy for entity <srl_fifo2> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false

Analyzing hierarchy for entity <burst_support> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <counter_bit> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>).

Analyzing hierarchy for entity <pselect> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <modified_plb_ddr_controller_v1_00_c> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <pf_counter_top> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <flex_addr_cntr> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_AWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_AWIDTH = 10

Analyzing hierarchy for entity <pf_counter> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter_bit> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <modified_plb_ddr_controller_v1_00_c> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_ddr_controller_i_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "ALERT".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <modified_plb_ddr_controller>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <modified_plb_ddr_controller>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "ALERT".
WARNING:Xst:37 - Unknown property "IP_GROUP".
    Set user-defined property "X_CORE_INFO =  modified_plb_ddr_controller_v1_00_c" for unit <modified_plb_ddr_controller>.
Entity <plb_ddr_controller_i_wrapper> analyzed. Unit <plb_ddr_controller_i_wrapper> generated.

Analyzing generic Entity <modified_plb_ddr_controller> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_BASEADDR = "00000000000000000000000000000000"
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_DDR_TMRD = 15000
	C_DDR_TRAS = 40000
	C_DDR_TRC = 65000
	C_DDR_TRCD = 20000
	C_DDR_TREFC = 70000000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 75000
	C_DDR_TRP = 20000
	C_DDR_TRRD = 15000
	C_DDR_TWR = 15000
	C_DDR_TWTR = 1
	C_DQS_PULLUPS = 0
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00011111111111111111111111111111"
	C_INCLUDE_BURST_CACHELN_SUPPORT = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 12500
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <modified_plb_ddr_controller>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <modified_plb_ddr_controller>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_Des_sig' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd" line 1051: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <modified_plb_ddr_controller> analyzed. Unit <modified_plb_ddr_controller> generated.

Analyzing generic Entity <ddr_controller> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_CLK_PERIOD = 12500
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_DDR_TMRD = 15000
	C_DDR_TRAS = 40000
	C_DDR_TRC = 65000
	C_DDR_TRCD = 20000
	C_DDR_TREFC = 70000000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 75000
	C_DDR_TRP = 20000
	C_DDR_TRRD = 15000
	C_DDR_TWR = 15000
	C_DDR_TWTR = 1
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_PULLUPS = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <ddr_controller> analyzed. Unit <ddr_controller> generated.

Analyzing generic Entity <command_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_GP_CNTR_WIDTH = 3
	C_MRDCNT = "001"
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_RCDCNT = "001"
	C_REG_DIMM = 0
	C_RFCCNT = "101"
	C_RPCNT = "001"
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[0].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[1].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[2].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[3].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_SETRST_I> in unit <command_statemachine>.
WARNING:Xst:819 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/command_statemachine.vhd" line 518: The following signals are missing in the process sensitivity list:
   Bus2IP_WrReq.
Entity <command_statemachine> analyzed. Unit <command_statemachine> generated.

Analyzing generic Entity <init_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <init_statemachine> analyzed. Unit <init_statemachine> generated.

Analyzing generic Entity <counters> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_200CK_CNT = "00000011000111"
	C_200US_CNT = "11111001111111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_GPCNT_WIDTH = 3
	C_RASCNT = "11"
	C_RASCNT_WIDTH = 2
	C_RCCNT = "101"
	C_RCCNT_WIDTH = 3
	C_REFICNT = "00001000101111"
	C_REFICNT_WIDTH = 14
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <ld_arith_reg.4> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 14
	C_REG_WIDTH = 14
	C_RESET_VALUE = "11111001111111"
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.4> analyzed. Unit <ld_arith_reg.4> generated.

Analyzing generic Entity <data_statemachine> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_DWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
    Set user-defined property "INIT =  0" for instance <WRITE_DQS_EN_GEN[0].WR_DQS_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <WRITE_DQS_EN_GEN[1].WR_DQS_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <WRITE_DQS_EN_GEN[2].WR_DQS_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <WRITE_DQS_EN_GEN[3].WR_DQS_REG> in unit <data_statemachine>.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/data_statemachine.vhd" line 589: Unconnected output port 'Carry_Out' of component 'Counter'.
Entity <data_statemachine> analyzed. Unit <data_statemachine> generated.

Analyzing generic Entity <Counter.1> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_NUM_BITS = 4
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter.vhd" line 140: Instantiating black box module <FDRE>.
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing Entity <counter_bit> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <io_registers> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_PULLUPS = 0
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[0].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[0].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[0].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[0].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[1].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[1].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[1].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[1].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[2].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[2].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[2].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[2].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[3].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[3].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[3].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[3].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[4].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[4].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[4].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[4].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[5].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[5].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[5].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[5].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[6].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[6].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[6].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[6].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[7].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[7].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[7].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[7].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[8].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[8].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[8].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[8].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[9].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[9].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[9].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[9].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[10].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[10].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[10].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[10].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[11].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[11].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[11].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[11].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[12].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[12].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[12].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[12].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[13].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[13].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[13].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[13].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[14].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[14].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[14].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[14].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[15].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[15].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[15].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[15].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[16].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[16].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[16].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[16].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[17].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[17].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[17].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[17].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[18].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[18].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[18].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[18].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[19].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[19].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[19].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[19].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[20].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[20].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[20].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[20].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[21].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[21].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[21].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[21].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[22].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[22].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[22].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[22].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[23].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[23].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[23].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[23].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[24].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[24].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[24].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[24].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[25].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[25].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[25].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[25].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[26].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[26].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[26].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[26].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[27].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[27].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[27].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[27].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[28].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[28].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[28].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[28].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[29].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[29].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[29].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[29].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[30].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[30].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[30].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[30].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[31].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DQ_REG_GEN[31].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_GEN[31].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DQ_REG_GEN[31].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[0].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[0].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[1].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[1].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[2].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[2].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[3].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_DMDQS_REG_GEN[3].PULLDOWNDQS_GEN.DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <RD_DATAEN_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <RD_DQSCE_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <ipic_if> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 32
	C_INCLUDE_BURSTS = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <read_data_path> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DDR_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_IPIF_DWIDTH = 64
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0" for unit <plb_ddr_controller_i_wrapper_async_fifo_v4_0>.
Entity <read_data_path> analyzed. Unit <read_data_path> generated.

Analyzing Entity <clock_gen> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
    Set user-defined property "INIT =  0" for instance <DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <DDR_CLKN_REG_I> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing generic Entity <plb_ipif> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 67108864
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = true
	C_DEV_MAX_BURST_SIZE = 67108864
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 12500
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_ipif.vhd" line 1954: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_ipif.vhd" line 1954: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURST_PAGE_SIZE = 67108864
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 8388608
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1678: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2832: Instantiating black box module <FDRSE>.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" line 3088: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" line 3396: Instantiating black box module <FDRSE>.
WARNING:Xst:819 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd" line 3594: The following signals are missing in the process sensitivity list:
   wr_buf_wren.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000011111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 488: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 488: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 488: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 502: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 540: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 552: Instantiating black box module <FDRE>.
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 724: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 736: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 748: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 766: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 778: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 787: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd" line 796: Instantiating black box module <FDRE>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_AB = 3
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <Counter.2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_NUM_BITS = 7
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter.vhd" line 140: Instantiating black box module <FDRE>.
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing generic Entity <srl_fifo2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2> analyzed. Unit <srl_fifo2> generated.

Analyzing generic Entity <burst_support> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/burst_support.vhd" line 208: Instantiating black box module <FDRE>.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <pf_counter_top> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter.vhd" line 156: Instantiating black box module <FDRE>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing Entity <pf_counter_bit> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_bit.vhd" line 185: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_bit.vhd" line 192: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_bit.vhd" line 198: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 363: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_AWIDTH = 32
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 294: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 306: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 314: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 337: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 349: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 357: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 364: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 380: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 392: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 400: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 407: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 423: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 435: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 443: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 450: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 466: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 478: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 486: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 493: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 509: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 521: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 529: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 536: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 551: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 563: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 571: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 578: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 594: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 622: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 634: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 646: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 658: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 294: Instantiating black box module <FDRE>.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 363: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <implementation>).
	C_AWIDTH = 10
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 249: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 261: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 269: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 276: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 294: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 306: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 314: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 337: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 349: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 357: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 364: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 380: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 392: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 400: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 407: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 423: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 435: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 443: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 450: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 466: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 478: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 486: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 493: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 509: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 521: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 529: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 536: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 551: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 563: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 571: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 578: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 594: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 622: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 634: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 646: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 658: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 691: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 703: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 733: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd" line 745: Instantiating black box module <FDRSE>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <ipif_steer> in library <modified_plb_ddr_controller_v1_00_c> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64
Entity <ipif_steer> analyzed. Unit <ipif_steer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <init_statemachine>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/init_statemachine.vhd".
    Found finite state machine <FSM_0> for signal <initsm_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 13-bit register for signal <Register_data>.
    Found 1-bit register for signal <Refresh>.
    Found 1-bit register for signal <Tpwrup_load>.
    Found 2-bit register for signal <Register_sel>.
    Found 1-bit register for signal <Precharge>.
    Found 1-bit register for signal <Load_mr>.
    Found 1-bit register for signal <DDR_CKE>.
    Found 1-bit register for signal <Init_done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
Unit <init_statemachine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:5>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<29:31>> is never used.
WARNING:Xst:646 - Signal <cs_re> is assigned but never used.
    Register <ip2bus_retry_i> equivalent to <IP2Bus_Busy> has been removed
    Found 1-bit register for signal <IP2Bus_ToutSup>.
    Found 1-bit register for signal <IP2Bus_Busy>.
    Found 1-bit register for signal <last_bank_lsb>.
    Found 1-bit register for signal <last_row_lsb>.
    Found 1-bit register for signal <pend_rdreq_i>.
    Found 1-bit register for signal <pend_wrreq_i>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 1-bit xor2 for signal <same_bank_i$xor0000> created at line 310.
    Found 1-bit xor2 for signal <same_row_i$xor0000> created at line 308.
    Found 1-bit register for signal <wrreq_d1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ipif_steer>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <ipif_steer> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <command_statemachine>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/command_statemachine.vhd".
WARNING:Xst:647 - Input <Rst_pend_wr> is never used.
WARNING:Xst:647 - Input <Burst> is never used.
WARNING:Xst:646 - Signal <pend_req> is assigned but never used.
WARNING:Xst:646 - Signal <write_state> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_cs_re_reg_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_cs_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_cs_re_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_cs_re> is never used or assigned.
WARNING:Xst:646 - Signal <pend_read_reg> is assigned but never used.
    Found finite state machine <FSM_1> for signal <cmdsm_cs>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 61                                             |
    | Inputs             | 20                                             |
    | Outputs            | 14                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_dqs_ce>.
    Found 1-bit register for signal <Cmd_done>.
    Found 1-bit register for signal <Read_data_done_rst>.
    Found 1-bit register for signal <pend_write_reg>.
    Found 1-bit register for signal <read_pause_i>.
    Found 1-bit register for signal <read_state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <command_statemachine> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <DQS_setrst> is never used.
Unit <io_registers> synthesized.


Synthesizing Unit <read_data_path>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/read_data_path.vhd".
    Found 1-bit register for signal <fifo_rst>.
    Found 4-bit register for signal <fifo_wren_gate>.
    Found 1-bit register for signal <rdack_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <read_data_path> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/clock_gen.vhd".
WARNING:Xst:647 - Input <Rst> is never used.
Unit <clock_gen> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_2$xor0000>.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_0$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <ld_arith_reg_4>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_4> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <srl_fifo2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 230.
Unit <srl_fifo2> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counters.vhd".
WARNING:Xst:647 - Input <Tcmd_cnt_en> is never used.
WARNING:Xst:647 - Input <Tcaslat_cnt_en> is never used.
WARNING:Xst:647 - Input <Tbrst_cnt_en> is never used.
WARNING:Xst:1780 - Signal <caslat_cnt> is never used or assigned.
WARNING:Xst:646 - Signal <brst_cnt<0>> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_cnt<0>> is assigned but never used.
    Found 1-bit register for signal <Trefi_pwrup_end>.
    Found 1-bit register for signal <Trc_end>.
    Found 1-bit register for signal <Tras_end>.
    Found 1-bit register for signal <Tcaslat_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Tcmd_end>.
    Found 1-bit register for signal <GPcnt_end>.
    Found 1-bit register for signal <Trrd_end>.
    Found 1-bit register for signal <ddr_brst_end_i>.
    Found 1-bit register for signal <tcaslat_minus1_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_1> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/counter.vhd".
Unit <Counter_2> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <data_statemachine>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/data_statemachine.vhd".
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used.
    Found finite state machine <FSM_2> for signal <datasm_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_data_en>.
    Found 4-bit register for signal <ipic_be_d1>.
    Found 32-bit register for signal <ipic_wrdata_d1>.
    Found 1-bit xor2 for signal <read_cntr_ce>.
    Found 1-bit register for signal <read_data_done_reg>.
    Found 1-bit register for signal <write_data_en_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
Unit <data_statemachine> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <ddr_controller>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/ddr_controller.vhd".
WARNING:Xst:647 - Input <Bus2IP_IBurst> is never used.
Unit <ddr_controller> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <Req_Active> is never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <wr_buf_wren> equivalent to <sl_wrdack_i> has been removed
INFO:Xst:1799 - State pbrd_single_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbwr_init is never reached in FSM <plb_write_cntl_state>.
INFO:Xst:1799 - State iwr_single2 is never reached in FSM <ipif_wr_cntl_state>.
    Found finite state machine <FSM_3> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <valid_plb_size<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <last_read_data>.
    Found 1-bit register for signal <last_wr_data>.
    Found 4-bit comparator lessequal for signal <line_count_done$cmp_le0000> created at line 3603.
    Found 1-bit register for signal <line_done_dly1>.
    Found 2-bit register for signal <master_id>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <wr_dphase_active>.
    Found 5-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 3125.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 229 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <modified_plb_ddr_controller>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/modified_plb_ddr_controller_v1_00_c/hdl/vhdl/modified_plb_ddr_controller.vhd".
Unit <modified_plb_ddr_controller> synthesized.


Synthesizing Unit <plb_ddr_controller_i_wrapper>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/plb_ddr_controller_i_wrapper.vhd".
Unit <plb_ddr_controller_i_wrapper> synthesized.

Release 9.1.02i - edk_generatecore $Revision: 1.1.2.1.4.14.4.2 $
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <plb_ddr_controller_i_wrapper_async_fifo_v4_0>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 11
 16x1-bit ROM                                          : 11
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 94
 1-bit register                                        : 78
 13-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 4
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state> on signal <ipif_wr_cntl_state[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 000
 iwr_init         | 001
 iwr_burst_indet1 | 010
 iwr_burst_indet2 | 101
 iwr_burst_fixed1 | 011
 iwr_single1      | 100
 iwr_single2      | unreached
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state> on signal <plb_write_cntl_state[1:4]> with speed1 encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 1000
 pbwr_init        | unreached
 pbwr_burst_fixed | 0010
 pbwr_burst_indet | 0100
 pbwrite_flush    | 0001
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state> on signal <plb_read_cntl_state[1:3]> with sequential encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 pbrd_idle             | 000
 pbrd_single_init      | unreached
 pbrd_single           | 011
 pbrd_burst_init       | unreached
 pbrd_burst_fixed      | 010
 pbrd_burst_indet      | 001
 pbrd_burst_indet_done | 101
 pbread_flush          | 100
-----------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/datasm_cs> on signal <datasm_cs[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000001
 wait_caslat | 0000010
 wr_data     | 0000100
 wait_twr    | 0010000
 rd_data     | 0001000
 wait_rdack  | 1000000
 done        | 0100000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs> on signal <cmdsm_cs[1:10]> with one-hot encoding.
-----------------------------
 State         | Encoding
-----------------------------
 idle          | 0000000001
 load_mr_cmd   | 0000001000
 refresh_cmd   | 0000000010
 act_cmd       | 0000000100
 read_cmd      | 0001000000
 write_cmd     | 0010000000
 wait_twr      | 1000000000
 wait_tras     | 0000100000
 precharge_cmd | 0000010000
 wait_trrd     | 0100000000
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_ddr_controller_i/DDR_CTRL_I/INITSM_I/initsm_cs> on signal <initsm_cs[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset       | 000
 precharge1  | 001
 enable_dll  | 011
 reset_dll   | 010
 precharge2  | 110
 refresh1    | 111
 refresh2    | 101
 set_op_done | 100
-------------------------
Executing edif2ngd -noa "C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wrapper_async_fifo_v4_0.edn" "C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"
Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper_async_fifo_v4_0.ngo"...
Loading core <plb_ddr_controller_i_wrapper_async_fifo_v4_0> for timing and area information for instance <FIFO_GEN[0].V2_ASYNCH_FIFO_I>.
Loading core <plb_ddr_controller_i_wrapper_async_fifo_v4_0> for timing and area information for instance <FIFO_GEN[1].V2_ASYNCH_FIFO_I>.
Loading core <plb_ddr_controller_i_wrapper_async_fifo_v4_0> for timing and area information for instance <FIFO_GEN[2].V2_ASYNCH_FIFO_I>.
Loading core <plb_ddr_controller_i_wrapper_async_fifo_v4_0> for timing and area information for instance <FIFO_GEN[3].V2_ASYNCH_FIFO_I>.
WARNING:Xst:2404 -  FFs/Latches <Register_sel<0:0>> (without init value) have a constant value of 0 in block <init_statemachine>.
WARNING:Xst:2404 -  FFs/Latches <Register_data<0:8>> (without init value) have a constant value of 0 in block <init_statemachine>.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.
INFO:Xst:2502 - HDL ADVISOR - Unit <plb_slave_attachment_indet> : Asynchronous or synchronous initialization of the register <plb_size_reg> prevents it from being combined with the ROM <Mrom_valid_plb_size<0>> for implementation as read-only block RAM.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 11
 16x1-bit ROM                                          : 11
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 630
 Flip-Flops                                            : 630
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <Register_data_6> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_5> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_4> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_2> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_1> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
INFO:Xst:2261 - The FF/Latch <Register_sel> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_7> 
INFO:Xst:2261 - The FF/Latch <Tpwrup_load> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_0> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <Register_data_8> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_3> 

Optimizing unit <plb_ddr_controller_i_wrapper> ...

Optimizing unit <init_statemachine> ...

Optimizing unit <command_statemachine> ...

Optimizing unit <io_registers> ...

Optimizing unit <read_data_path> ...

Optimizing unit <ld_arith_reg_4> ...

Optimizing unit <srl_fifo2> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <counters> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <data_statemachine> ...

Optimizing unit <burst_support> ...

Optimizing unit <plb_slave_attachment_indet> ...
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.
WARNING:Xst:2677 - Node <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_dphase_active> of sequential type is unconnected in block <plb_ddr_controller_i_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i_wrapper> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 

Final Macro Processing ...

Processing Unit <plb_ddr_controller_i_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Tcaslat_end> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <plb_ddr_controller_i_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 614
 Flip-Flops                                            : 614

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_ddr_controller_i_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 359

Cell Usage :
# BELS                             : 1105
#      GND                         : 5
#      INV                         : 18
#      LUT2                        : 60
#      LUT2_D                      : 14
#      LUT2_L                      : 2
#      LUT3                        : 108
#      LUT3_D                      : 11
#      LUT3_L                      : 5
#      LUT4                        : 496
#      LUT4_D                      : 20
#      LUT4_L                      : 20
#      MULT_AND                    : 24
#      MUXCY                       : 127
#      MUXCY_D                     : 8
#      MUXCY_L                     : 31
#      MUXF5                       : 20
#      VCC                         : 5
#      XORCY                       : 131
# FlipFlops/Latches                : 912
#      FDC                         : 2
#      FDCE                        : 152
#      FDDRRSE                     : 42
#      FDE                         : 128
#      FDPE                        : 44
#      FDR                         : 230
#      FDR_1                       : 4
#      FDRE                        : 200
#      FDRS                        : 22
#      FDRS_1                      : 1
#      FDRSE                       : 22
#      FDS                         : 45
#      FDS_1                       : 8
#      FDSE                        : 12
# RAMS                             : 64
#      RAM16X1D                    : 64
# Shift Registers                  : 66
#      SRL16E                      : 66
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                     731  out of  44096     1%  
 Number of Slice Flip Flops:           750  out of  88192     0%  
 Number of 4 input LUTs:               948  out of  88192     1%  
    Number used as logic:              754
    Number used as Shift registers:     66
    Number used as RAMs:               128
 Number of IOs:                        359
 Number of bonded IOBs:                  0  out of   1040     0%  
    IOB Flip Flops:                    162

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                                                                            | Load  |
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+
Clk90_in                                                                     | NONE(plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/DDR_DMDQS_REG_GEN[3].PULLDOWNDQS_GEN.DDR_DQS_REG_I)| 16    |
PLB_Clk                                                                      | NONE(plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_30)                        | 806   |
DDR_Clk90_in                                                                 | NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU74)            | 254   |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)           | 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)           | 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU173)           | 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)           | 2     |
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                 | Buffer(FF name)                                                                       | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU114)| 120   |
PLB_Rst                                                                                                                                                        | NONE                                                                                  | 66    |
Sl_rdWdAddr<3>(XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)         | 4     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)| 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)| 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU173)| 2     |
plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)| 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.357ns (Maximum Frequency: 135.931MHz)
   Minimum input arrival time before clock: 4.260ns
   Maximum output required time after clock: 0.374ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 7.357ns (frequency: 135.931MHz)
  Total number of paths / destination ports: 31886 / 1670
-------------------------------------------------------------------------
Delay:               7.357ns (Levels of Logic = 11)
  Source:            plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/datasm_cs_FFd5 (FF)
  Destination:       plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/datasm_cs_FFd5 to plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.374   0.744  plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/datasm_cs_FFd5 (plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/datasm_cs_FFd5)
     LUT4_D:I0->LO         1   0.313   0.150  plb_ddr_controller_i/DDR_CTRL_I/IPIC_IF_I/IP2Bus_WrAck1 (N1735)
     LUT4:I3->O           29   0.313   0.813  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/Response_Ack1 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Response_Ack_i)
     LUT4_D:I2->O         11   0.313   0.729  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_wr_busy (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_wr_busy)
     LUT2_D:I1->O         10   0.313   0.629  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy1 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy)
     LUT4:I2->O            1   0.313   0.000  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom000011 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom0000)
     MUXCY:S->O            1   0.377   0.000  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/MUXCY_I (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<4>)
     MUXCY:CI->O           1   0.041   0.000  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.041   0.000  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.041   0.000  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.525   0.390  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<0>)
     INV:I->O              1   0.313   0.390  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Mxor_carry_active_high_Result1_INV_0 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                    0.234          plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      7.357ns (3.512ns logic, 3.845ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_Clk90_in'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      DDR_Clk90_in rising
  Destination Clock: DDR_Clk90_in rising

  Data Path: plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 903 / 714
-------------------------------------------------------------------------
Offset:              4.260ns (Levels of Logic = 5)
  Source:            PLB_abort (PAD)
  Destination:       plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3_D:I0->LO         1   0.313   0.128  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_cmd_abort1 (N1741)
     LUT4:I2->O            7   0.313   0.575  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns42 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/N54)
     LUT3:I2->O            1   0.313   0.533  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns26 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns_map11)
     LUT4:I0->O            2   0.313   0.495  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns62 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_mux0000_norst)
     LUT4:I3->O            4   0.313   0.486  plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_not0001 (plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_not0001)
     FDRE:CE                   0.335          plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
    ----------------------------------------
    Total                      4.260ns (2.043ns logic, 2.217ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              0.234ns (Levels of Logic = 0)
  Source:            DDR_DQS_I<3> (PAD)
  Destination:       plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination Clock: DDR_Clk90_in rising

  Data Path: DDR_DQS_I<3> to plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[3].RDDQS_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[3].RDDQS_REG
    ----------------------------------------
    Total                      0.234ns (0.234ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 172 / 172
-------------------------------------------------------------------------
Offset:              0.374ns (Levels of Logic = 0)
  Source:            plb_ddr_controller_i/DDR_CTRL_I/INITSM_I/Init_done (FF)
  Destination:       DDR_Init_done (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: plb_ddr_controller_i/DDR_CTRL_I/INITSM_I/Init_done to DDR_Init_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.374   0.000  plb_ddr_controller_i/DDR_CTRL_I/INITSM_I/Init_done (DDR_Init_done)
    ----------------------------------------
    Total                      0.374ns (0.374ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk90_in'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.374ns (Levels of Logic = 0)
  Source:            plb_ddr_controller_i/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I (FF)
  Destination:       DDR_Clkn (PAD)
  Source Clock:      Clk90_in rising

  Data Path: plb_ddr_controller_i/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I to DDR_Clkn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         0   0.374   0.000  plb_ddr_controller_i/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I (DDR_Clkn)
    ----------------------------------------
    Total                      0.374ns (0.374ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 31.83 / 31.89 s | Elapsed : 32.00 / 32.00 s
 
--> 

Total memory usage is 346988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  711 (   0 filtered)
Number of infos    :   20 (   0 filtered)

