// Seed: 4117854513
module module_0;
  wire id_1;
  always @(1) $display;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input logic id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7
    , id_10,
    output logic id_8
);
  initial begin : LABEL_0
    id_8 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0,
    input  wand id_1,
    output tri  id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
