Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 63abbb7a271a42239e9946aa25b40b63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot checksum_tb_behav xil_defaultlib.checksum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/ETH_IP_checksum/src/checksum.v" Line 1. Module checksum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.checksum
Compiling module xil_defaultlib.checksum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot checksum_tb_behav
