{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465501508173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465501508180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 14:45:07 2016 " "Processing started: Thu Jun  9 14:45:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465501508180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465501508180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05step1 -c lab05step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05step1 -c lab05step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465501508181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1465501508401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05step1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab05step1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab05step1 " "Found entity 1: lab05step1" {  } { { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465501508483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465501508483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05step1 " "Elaborating entity \"lab05step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1465501508550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/drewu/CPRE281/Lab05/lab05step1/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465501508642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1465501508642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "lab05step1.bdf" "inst2" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -160 408 528 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465501508655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1465501509594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1465501509594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1465501509736 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1465501509736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1465501509736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1465501509736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465501509813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 14:45:09 2016 " "Processing ended: Thu Jun  9 14:45:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465501509813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465501509813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465501509813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501509813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465501511097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465501511106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 14:45:10 2016 " "Processing started: Thu Jun  9 14:45:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465501511106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465501511106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465501511107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1465501511300 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab05step1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab05step1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1465501511364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465501511389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465501511389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1465501511555 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465501511936 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465501511936 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1465501511936 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465501511942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465501511942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465501511942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1465501511942 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_0 " "Pin Hex7_0 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_0 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -136 528 704 -120 "Hex7_0" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 7 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_1 " "Pin Hex7_1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_1 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -120 528 704 -104 "Hex7_1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_2 " "Pin Hex7_2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_2 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -104 528 704 -88 "Hex7_2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_3 " "Pin Hex7_3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_3 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -88 528 704 -72 "Hex7_3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_4 " "Pin Hex7_4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_4 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -72 528 704 -56 "Hex7_4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_5 " "Pin Hex7_5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_5 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -56 528 704 -40 "Hex7_5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex7_6 " "Pin Hex7_6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex7_6 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -40 528 704 -24 "Hex7_6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex7_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_0 " "Pin Hex6_0 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_0 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 64 528 704 80 "Hex6_0" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_1 " "Pin Hex6_1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_1 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 80 528 704 96 "Hex6_1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_2 " "Pin Hex6_2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_2 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 96 528 704 112 "Hex6_2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_3 " "Pin Hex6_3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_3 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 112 528 704 128 "Hex6_3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_4 " "Pin Hex6_4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_4 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 128 528 704 144 "Hex6_4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_5 " "Pin Hex6_5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_5 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 144 528 704 160 "Hex6_5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex6_6 " "Pin Hex6_6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex6_6 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 160 528 704 176 "Hex6_6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex6_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_0 " "Pin Hex5_0 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_0 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 296 536 712 312 "Hex5_0" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_1 " "Pin Hex5_1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_1 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 312 536 712 328 "Hex5_1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_2 " "Pin Hex5_2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_2 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 328 536 712 344 "Hex5_2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_3 " "Pin Hex5_3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_3 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 344 536 712 360 "Hex5_3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_4 " "Pin Hex5_4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_4 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 360 536 712 376 "Hex5_4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_5 " "Pin Hex5_5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_5 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 376 536 712 392 "Hex5_5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex5_6 " "Pin Hex5_6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex5_6 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 392 536 712 408 "Hex5_6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex5_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_0 " "Pin Hex4_0 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_0 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 488 528 704 504 "Hex4_0" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_1 " "Pin Hex4_1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_1 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 504 528 704 520 "Hex4_1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_2 " "Pin Hex4_2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_2 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 520 528 704 536 "Hex4_2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_3 " "Pin Hex4_3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_3 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 536 528 704 552 "Hex4_3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_4 " "Pin Hex4_4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_4 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 552 528 704 568 "Hex4_4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_5 " "Pin Hex4_5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_5 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 568 528 704 584 "Hex4_5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4_6 " "Pin Hex4_6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { Hex4_6 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 584 528 704 600 "Hex4_6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Hex4_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW14 " "Pin SW14 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW14 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -88 240 408 -72 "SW14" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW15 " "Pin SW15 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW15 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -104 240 408 -88 "SW15" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW16 " "Pin SW16 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW16 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -120 240 408 -104 "SW16" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW17 " "Pin SW17 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW17 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { -136 240 408 -120 "SW17" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW10 " "Pin SW10 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW10 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 112 240 408 128 "SW10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW11 " "Pin SW11 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW11 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 96 240 408 112 "SW11" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW12 " "Pin SW12 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW12 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 80 240 408 96 "SW12" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW13 " "Pin SW13 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW13 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 64 240 408 80 "SW13" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW06 " "Pin SW06 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW06 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 344 248 416 360 "SW06" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW06 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW07 " "Pin SW07 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW07 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 328 248 416 344 "SW07" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW07 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW08 " "Pin SW08 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW08 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 312 248 416 328 "SW08" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW08 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW09 " "Pin SW09 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW09 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 296 248 416 312 "SW09" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW09 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW02 " "Pin SW02 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW02 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 536 240 408 552 "SW02" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW02 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW03 " "Pin SW03 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW03 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 520 240 408 536 "SW03" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW03 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW04 " "Pin SW04 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW04 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 504 240 408 520 "SW04" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW04 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW05 " "Pin SW05 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { SW05 } } } { "lab05step1.bdf" "" { Schematic "/home/drewu/CPRE281/Lab05/lab05step1/lab05step1.bdf" { { 488 240 408 504 "SW05" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW05 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465501511985 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1465501511985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05step1.sdc " "Synopsys Design Constraints File file not found: 'lab05step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1465501512032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1465501512033 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1465501512033 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1465501512034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1465501512035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1465501512037 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1465501512037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1465501512038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1465501512039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1465501512039 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1465501512039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1465501512039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1465501512039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1465501512040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1465501512040 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1465501512040 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 16 28 0 " "Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 16 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1465501512042 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1465501512042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465501512042 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465501512043 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465501512043 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1465501512043 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465501512054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1465501512657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465501512692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1465501512695 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1465501512935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465501512935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1465501513320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "/home/drewu/CPRE281/Lab05/lab05step1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1465501513992 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1465501513992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465501514058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1465501514060 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1465501514060 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1465501514060 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465501514071 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_0 0 " "Pin \"Hex7_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_1 0 " "Pin \"Hex7_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_2 0 " "Pin \"Hex7_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_3 0 " "Pin \"Hex7_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_4 0 " "Pin \"Hex7_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_5 0 " "Pin \"Hex7_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7_6 0 " "Pin \"Hex7_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_0 0 " "Pin \"Hex6_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_1 0 " "Pin \"Hex6_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_2 0 " "Pin \"Hex6_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_3 0 " "Pin \"Hex6_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_4 0 " "Pin \"Hex6_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_5 0 " "Pin \"Hex6_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6_6 0 " "Pin \"Hex6_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_0 0 " "Pin \"Hex5_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_1 0 " "Pin \"Hex5_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_2 0 " "Pin \"Hex5_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_3 0 " "Pin \"Hex5_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_4 0 " "Pin \"Hex5_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_5 0 " "Pin \"Hex5_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5_6 0 " "Pin \"Hex5_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_0 0 " "Pin \"Hex4_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_1 0 " "Pin \"Hex4_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_2 0 " "Pin \"Hex4_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_3 0 " "Pin \"Hex4_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_4 0 " "Pin \"Hex4_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_5 0 " "Pin \"Hex4_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4_6 0 " "Pin \"Hex4_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1465501514075 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1465501514075 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1465501514168 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465501514174 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1465501514267 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465501514601 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1465501514624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465501515044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 14:45:15 2016 " "Processing ended: Thu Jun  9 14:45:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465501515044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465501515044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465501515044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501515044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465501516442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465501516448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 14:45:16 2016 " "Processing started: Thu Jun  9 14:45:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465501516448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465501516448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465501516450 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1465501517572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1465501517620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465501518134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 14:45:18 2016 " "Processing ended: Thu Jun  9 14:45:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465501518134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465501518134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465501518134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501518134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1465501518280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465501519364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465501519369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 14:45:19 2016 " "Processing started: Thu Jun  9 14:45:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465501519369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465501519369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab05step1 -c lab05step1 " "Command: quartus_sta lab05step1 -c lab05step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465501519370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1465501519394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1465501519599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465501519623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465501519623 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05step1.sdc " "Synopsys Design Constraints File file not found: 'lab05step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1465501519759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1465501519759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1465501519760 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1465501519760 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1465501519761 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1465501519784 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1465501519796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519878 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1465501519901 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1465501519902 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1465501519915 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1465501519915 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1465501519915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1465501519987 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1465501520008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1465501520080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1465501520080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465501520224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 14:45:20 2016 " "Processing ended: Thu Jun  9 14:45:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465501520224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465501520224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465501520224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501520224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465501521783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465501521788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 14:45:21 2016 " "Processing started: Thu Jun  9 14:45:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465501521788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465501521788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab05step1 -c lab05step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465501521789 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab05step1.vho\", \"lab05step1_fast.vho lab05step1_vhd.sdo lab05step1_vhd_fast.sdo /home/drewu/CPRE281/Lab05/lab05step1/simulation/modelsim/ simulation " "Generated files \"lab05step1.vho\", \"lab05step1_fast.vho\", \"lab05step1_vhd.sdo\" and \"lab05step1_vhd_fast.sdo\" in directory \"/home/drewu/CPRE281/Lab05/lab05step1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1465501522173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465501522266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 14:45:22 2016 " "Processing ended: Thu Jun  9 14:45:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465501522266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465501522266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465501522266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501522266 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465501522409 ""}
