pkgbase = python-fusesoc-git
	pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
	pkgver = r1200.ed63efa
	pkgrel = 1
	url = https://github.com/olofk/fusesoc
	arch = any
	license = GPLv3
	makedepends = git
	makedepends = python-setuptools
	depends = python
	depends = python-edalize-git
	optdepends = iverilog: for simulating verilog designs
	optdepends = ghdl: for simulating VHDL designs
	provides = python-fusesoc-git
	conflicts = python-fusesoc
	options = !emptydirs
	source = git+https://github.com/olofk/fusesoc
	sha256sums = SKIP

pkgname = python-fusesoc-git

