# FPGA_Vivado
This project is to implement a car parking system in Verilog. The Verilog code for the car parking system is fully presented along with Model sim Simulation output and Vivado Synthesis output ( Netlist diagram, Technology mapping diagram).
