# 16bit-carry-save-adder

This project implements a 16-bit Carry Save Adder (CSA) architecture in Verilog, designed for high-speed multi-operand addition. It includes a full adder, ripple carry adders (4-bit, 8-bit, 16-bit), and a CSA module that efficiently adds three 16-bit numbers.
