# system info NCO on 2022.03.05.00:17:07
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1646432226
#
#
# Files generated for NCO on 2022.03.05.00:17:07
files:
filepath,kind,attributes,module,is_top
simulation/NCO.vhd,VHDL,,NCO,true
simulation/submodules/mentor/mac_i_lpmd.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/mac_i_lpmd.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_mob_w.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_w.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_dp_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_dp_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_derot.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_derot.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/las.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/las.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/lmsd.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/lmsd.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/mentor/asj_gam_dp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/aldec/asj_gam_dp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0_sin_c.hex,HEX,,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0_cos_c.hex,HEX,,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0_sin_f.hex,HEX,,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0_cos_f.hex,HEX,,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0.v,VERILOG,,NCO_nco_ii_0,false
simulation/submodules/NCO_nco_ii_0_tb.vhd,OTHER,,NCO_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,NCO_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,NCO_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,NCO_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
NCO.nco_ii_0,NCO_nco_ii_0
