# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do bancoregis_8bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Projetos/AOC/bancoregis_8bits/bancoregis_8bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:36 on Mar 17,2025
# vcom -reportprogress 300 -93 -work work C:/Projetos/AOC/bancoregis_8bits/bancoregis_8bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bancoregis_8bits
# -- Compiling architecture main of bancoregis_8bits
# End time: 03:56:36 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bancoregis_8bits
# vsim work.bancoregis_8bits 
# Start time: 03:57:35 on Mar 17,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bancoregis_8bits(main)
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rs
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 01 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rt
wave create -driver freeze -pattern constant -value 10 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rd
add wave -position insertpoint  \
sim:/bancoregis_8bits/ReadData1
add wave -position insertpoint  \
sim:/bancoregis_8bits/ReadData2
add wave -position insertpoint  \
sim:/bancoregis_8bits/RegWrite
wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/RegWrite
add wave -position 3 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/RegWrite
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/clk
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/clk
wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/RegWrite
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/RegWrite
wave create -driver freeze -pattern random -initialvalue UUUUUUUU -period 300ns -random_type Uniform -seed 5 -range 7 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/WriteData
add wave -position 2 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/WriteData
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rs
add wave -position 3 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rs
wave create -driver freeze -pattern constant -value 01 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rt
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rt
wave create -driver freeze -pattern constant -value 10 -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rd
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rd
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/RegWrite
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/RegWrite
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/clk
add wave -position 5 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/clk
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
wave create -driver freeze -pattern clock -initialvalue 1 -period 200ns -dutycycle 50 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/clk
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 5 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/clk
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/RegWrite
add wave -position 5 -format Logic -height 17 -editable 2 Edit:/bancoregis_8bits/RegWrite
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
wave create -driver freeze -pattern counter -startvalue 00 -endvalue 11 -type Range -direction Up -period 100ns -step 1 -repeat forever -range 1 0 -starttime 0ps -endtime 1000ps sim:/bancoregis_8bits/Rs
wave create -driver freeze -pattern repeater -initialvalue 00 -period 200ns -sequence { 01 10 11  } -repeat forever -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rs
wave create -driver freeze -pattern repeater -initialvalue 00 -period 200ns -sequence { 01 10 11  } -repeat forever -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rs
wave create -driver freeze -pattern repeater -initialvalue 01 -period 200ns -sequence { 00 10 11  } -repeat forever -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rt
wave create -driver freeze -pattern repeater -initialvalue 10 -period 200ns -sequence { 00 01 11  } -repeat forever -range 1 0 -starttime 0ns -endtime 10000ns sim:/bancoregis_8bits/Rd
add wave -position 3 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rd
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rt
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bancoregis_8bits/Rs
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# 
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/clk "Time value must be greater than "now": 10000000 ps
# ** Error: (vsim-4004) The -cancel option requires a time period argument.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]"
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/RegWrite ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rd ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rs ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rt ""
run
run
# 
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/clk "Time value must be greater than "now": 10000000 ps
# ** Error: (vsim-4004) The -cancel option requires a time period argument.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]"
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/RegWrite ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rd ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rs ""
# Internal Error: In tclprim_ApplyStimulus for /bancoregis_8bits/Rt ""
restart
restart
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 04:42:51 on Mar 17,2025, Elapsed time: 0:45:16
# Errors: 2, Warnings: 0
wave editwrite -file C:/Projetos/AOC/bancoregis_8bits/simulation/modelsim/wave.do
