// Seed: 3981547551
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    output supply1 id_12,
    input wand id_13
    , id_20,
    output wire id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri0 id_17,
    input tri1 id_18
);
  wire id_21;
  assign module_1.type_24 = 0;
  assign id_12 = id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input wand id_4,
    output tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output wand id_8,
    input wire id_9,
    input tri0 id_10,
    input logic id_11,
    input wor id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri1 id_15
    , id_17
);
  logic id_18;
  wire  id_19;
  final $display(id_11, id_18, 1);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_12,
      id_5,
      id_1,
      id_6,
      id_4,
      id_9,
      id_2,
      id_3,
      id_14,
      id_15,
      id_5,
      id_10,
      id_5,
      id_10,
      id_5,
      id_7,
      id_10
  );
  assign id_18 = 1;
  uwire id_20 = id_1;
  wire  id_21;
  always @(posedge id_21) id_18 <= 1;
endmodule
