
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 8.1.02 EDK_I.20.4
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved.
*
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00001FFF
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00001FFF

/******************************************************************/

#define XPAR_XOPBARB_NUM_INSTANCES 1
#define XPAR_MB_OPB_BASEADDR 0xFFFFFFFF
#define XPAR_MB_OPB_HIGHADDR 0x00000000
#define XPAR_MB_OPB_DEVICE_ID 0
#define XPAR_MB_OPB_NUM_MASTERS 3

/******************************************************************/

#define XPAR_XUARTLITE_NUM_INSTANCES 1
#define XPAR_RS232_BASEADDR 0x40600000
#define XPAR_RS232_HIGHADDR 0x4060FFFF
#define XPAR_RS232_DEVICE_ID 0
#define XPAR_RS232_BAUDRATE 115200
#define XPAR_RS232_USE_PARITY 0
#define XPAR_RS232_ODD_PARITY 0
#define XPAR_RS232_DATA_BITS 8

/******************************************************************/

#define XPAR_XGPIO_NUM_INSTANCES 4
#define XPAR_LEDS_8BIT_BASEADDR 0x40020000
#define XPAR_LEDS_8BIT_HIGHADDR 0x4002FFFF
#define XPAR_LEDS_8BIT_DEVICE_ID 0
#define XPAR_LEDS_8BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_8BIT_IS_DUAL 0
#define XPAR_LED_7SEGMENT_BASEADDR 0x40040000
#define XPAR_LED_7SEGMENT_HIGHADDR 0x4004FFFF
#define XPAR_LED_7SEGMENT_DEVICE_ID 1
#define XPAR_LED_7SEGMENT_INTERRUPT_PRESENT 0
#define XPAR_LED_7SEGMENT_IS_DUAL 0
#define XPAR_PUSH_BUTTONS_3BIT_BASEADDR 0x40000000
#define XPAR_PUSH_BUTTONS_3BIT_HIGHADDR 0x4000FFFF
#define XPAR_PUSH_BUTTONS_3BIT_DEVICE_ID 2
#define XPAR_PUSH_BUTTONS_3BIT_INTERRUPT_PRESENT 0
#define XPAR_PUSH_BUTTONS_3BIT_IS_DUAL 0
#define XPAR_DIP_SWITCHES_8BIT_BASEADDR 0x40060000
#define XPAR_DIP_SWITCHES_8BIT_HIGHADDR 0x4006FFFF
#define XPAR_DIP_SWITCHES_8BIT_DEVICE_ID 3
#define XPAR_DIP_SWITCHES_8BIT_INTERRUPT_PRESENT 0
#define XPAR_DIP_SWITCHES_8BIT_IS_DUAL 0

/******************************************************************/

#define XPAR_SRAM_256KX32_NUM_BANKS_MEM 1

/******************************************************************/

#define XPAR_SRAM_256KX32_MEM0_BASEADDR 0x20100000
#define XPAR_SRAM_256KX32_MEM0_HIGHADDR 0x201FFFFF

/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 3
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
#define XPAR_XINTC_NUM_INSTANCES 1
#define XPAR_OPB_INTC_0_BASEADDR 0x41200000
#define XPAR_OPB_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_OPB_INTC_0_DEVICE_ID 0
#define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000002

/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID
#define XPAR_OPB_VGA_0_IP2INTC_IRPT_MASK 0X000001
#define XPAR_OPB_INTC_0_OPB_VGA_0_IP2INTC_IRPT_INTR 0
#define XPAR_RS232_INTERRUPT_MASK 0X000002
#define XPAR_OPB_INTC_0_RS232_INTERRUPT_INTR 1
#define XPAR_OPB_TIMER_0_INTERRUPT_MASK 0X000004
#define XPAR_OPB_INTC_0_OPB_TIMER_0_INTERRUPT_INTR 2

/******************************************************************/

#define XPAR_XTMRCTR_NUM_INSTANCES 1
#define XPAR_OPB_TIMER_0_BASEADDR 0x41C00000
#define XPAR_OPB_TIMER_0_HIGHADDR 0x41C0FFFF
#define XPAR_OPB_TIMER_0_DEVICE_ID 0

/******************************************************************/

#define XPAR_OPB_VGA_NUM_INSTANCES 1
#define XPAR_OPB_VGA_0_DEVICE_ID 0
#define XPAR_OPB_VGA_0_BASEADDR 0x73A00000
#define XPAR_OPB_VGA_0_HIGHADDR 0x73A0FFFF

/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/

#define XPAR_MICROBLAZE_0_D_OPB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_OPB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_BARREL 0
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 0

/******************************************************************/

