#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a3a840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a3a9d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a2c2d0 .functor NOT 1, L_0x1a93f50, C4<0>, C4<0>, C4<0>;
L_0x1a93d30 .functor XOR 2, L_0x1a93bd0, L_0x1a93c90, C4<00>, C4<00>;
L_0x1a93e40 .functor XOR 2, L_0x1a93d30, L_0x1a93da0, C4<00>, C4<00>;
v0x1a8c620_0 .net *"_ivl_10", 1 0, L_0x1a93da0;  1 drivers
v0x1a8c720_0 .net *"_ivl_12", 1 0, L_0x1a93e40;  1 drivers
v0x1a8c800_0 .net *"_ivl_2", 1 0, L_0x1a8f990;  1 drivers
v0x1a8c8c0_0 .net *"_ivl_4", 1 0, L_0x1a93bd0;  1 drivers
v0x1a8c9a0_0 .net *"_ivl_6", 1 0, L_0x1a93c90;  1 drivers
v0x1a8cad0_0 .net *"_ivl_8", 1 0, L_0x1a93d30;  1 drivers
v0x1a8cbb0_0 .net "a", 0 0, v0x1a87df0_0;  1 drivers
v0x1a8cc50_0 .net "b", 0 0, v0x1a87e90_0;  1 drivers
v0x1a8ccf0_0 .net "c", 0 0, v0x1a87f30_0;  1 drivers
v0x1a8cd90_0 .var "clk", 0 0;
v0x1a8ce30_0 .net "d", 0 0, v0x1a88070_0;  1 drivers
v0x1a8ced0_0 .net "out_pos_dut", 0 0, L_0x1a93860;  1 drivers
v0x1a8cf70_0 .net "out_pos_ref", 0 0, L_0x1a8e4a0;  1 drivers
v0x1a8d010_0 .net "out_sop_dut", 0 0, L_0x1a90e30;  1 drivers
v0x1a8d0b0_0 .net "out_sop_ref", 0 0, L_0x1a625a0;  1 drivers
v0x1a8d150_0 .var/2u "stats1", 223 0;
v0x1a8d1f0_0 .var/2u "strobe", 0 0;
v0x1a8d290_0 .net "tb_match", 0 0, L_0x1a93f50;  1 drivers
v0x1a8d360_0 .net "tb_mismatch", 0 0, L_0x1a2c2d0;  1 drivers
v0x1a8d400_0 .net "wavedrom_enable", 0 0, v0x1a88340_0;  1 drivers
v0x1a8d4d0_0 .net "wavedrom_title", 511 0, v0x1a883e0_0;  1 drivers
L_0x1a8f990 .concat [ 1 1 0 0], L_0x1a8e4a0, L_0x1a625a0;
L_0x1a93bd0 .concat [ 1 1 0 0], L_0x1a8e4a0, L_0x1a625a0;
L_0x1a93c90 .concat [ 1 1 0 0], L_0x1a93860, L_0x1a90e30;
L_0x1a93da0 .concat [ 1 1 0 0], L_0x1a8e4a0, L_0x1a625a0;
L_0x1a93f50 .cmp/eeq 2, L_0x1a8f990, L_0x1a93e40;
S_0x1a3ab60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a3a9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a2c6b0 .functor AND 1, v0x1a87f30_0, v0x1a88070_0, C4<1>, C4<1>;
L_0x1a2ca90 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a2ce70 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a2d0f0 .functor AND 1, L_0x1a2ca90, L_0x1a2ce70, C4<1>, C4<1>;
L_0x1a45450 .functor AND 1, L_0x1a2d0f0, v0x1a87f30_0, C4<1>, C4<1>;
L_0x1a625a0 .functor OR 1, L_0x1a2c6b0, L_0x1a45450, C4<0>, C4<0>;
L_0x1a8d920 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d990 .functor OR 1, L_0x1a8d920, v0x1a88070_0, C4<0>, C4<0>;
L_0x1a8daa0 .functor AND 1, v0x1a87f30_0, L_0x1a8d990, C4<1>, C4<1>;
L_0x1a8db60 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8dc30 .functor OR 1, L_0x1a8db60, v0x1a87e90_0, C4<0>, C4<0>;
L_0x1a8dca0 .functor AND 1, L_0x1a8daa0, L_0x1a8dc30, C4<1>, C4<1>;
L_0x1a8de20 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a8de90 .functor OR 1, L_0x1a8de20, v0x1a88070_0, C4<0>, C4<0>;
L_0x1a8ddb0 .functor AND 1, v0x1a87f30_0, L_0x1a8de90, C4<1>, C4<1>;
L_0x1a8e020 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e120 .functor OR 1, L_0x1a8e020, v0x1a88070_0, C4<0>, C4<0>;
L_0x1a8e1e0 .functor AND 1, L_0x1a8ddb0, L_0x1a8e120, C4<1>, C4<1>;
L_0x1a8e390 .functor XNOR 1, L_0x1a8dca0, L_0x1a8e1e0, C4<0>, C4<0>;
v0x1a2bc00_0 .net *"_ivl_0", 0 0, L_0x1a2c6b0;  1 drivers
v0x1a2c000_0 .net *"_ivl_12", 0 0, L_0x1a8d920;  1 drivers
v0x1a2c3e0_0 .net *"_ivl_14", 0 0, L_0x1a8d990;  1 drivers
v0x1a2c7c0_0 .net *"_ivl_16", 0 0, L_0x1a8daa0;  1 drivers
v0x1a2cba0_0 .net *"_ivl_18", 0 0, L_0x1a8db60;  1 drivers
v0x1a2cf80_0 .net *"_ivl_2", 0 0, L_0x1a2ca90;  1 drivers
v0x1a2d200_0 .net *"_ivl_20", 0 0, L_0x1a8dc30;  1 drivers
v0x1a86360_0 .net *"_ivl_24", 0 0, L_0x1a8de20;  1 drivers
v0x1a86440_0 .net *"_ivl_26", 0 0, L_0x1a8de90;  1 drivers
v0x1a86520_0 .net *"_ivl_28", 0 0, L_0x1a8ddb0;  1 drivers
v0x1a86600_0 .net *"_ivl_30", 0 0, L_0x1a8e020;  1 drivers
v0x1a866e0_0 .net *"_ivl_32", 0 0, L_0x1a8e120;  1 drivers
v0x1a867c0_0 .net *"_ivl_36", 0 0, L_0x1a8e390;  1 drivers
L_0x7f7f5ae2c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a86880_0 .net *"_ivl_38", 0 0, L_0x7f7f5ae2c018;  1 drivers
v0x1a86960_0 .net *"_ivl_4", 0 0, L_0x1a2ce70;  1 drivers
v0x1a86a40_0 .net *"_ivl_6", 0 0, L_0x1a2d0f0;  1 drivers
v0x1a86b20_0 .net *"_ivl_8", 0 0, L_0x1a45450;  1 drivers
v0x1a86c00_0 .net "a", 0 0, v0x1a87df0_0;  alias, 1 drivers
v0x1a86cc0_0 .net "b", 0 0, v0x1a87e90_0;  alias, 1 drivers
v0x1a86d80_0 .net "c", 0 0, v0x1a87f30_0;  alias, 1 drivers
v0x1a86e40_0 .net "d", 0 0, v0x1a88070_0;  alias, 1 drivers
v0x1a86f00_0 .net "out_pos", 0 0, L_0x1a8e4a0;  alias, 1 drivers
v0x1a86fc0_0 .net "out_sop", 0 0, L_0x1a625a0;  alias, 1 drivers
v0x1a87080_0 .net "pos0", 0 0, L_0x1a8dca0;  1 drivers
v0x1a87140_0 .net "pos1", 0 0, L_0x1a8e1e0;  1 drivers
L_0x1a8e4a0 .functor MUXZ 1, L_0x7f7f5ae2c018, L_0x1a8dca0, L_0x1a8e390, C4<>;
S_0x1a872c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a3a9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a87df0_0 .var "a", 0 0;
v0x1a87e90_0 .var "b", 0 0;
v0x1a87f30_0 .var "c", 0 0;
v0x1a87fd0_0 .net "clk", 0 0, v0x1a8cd90_0;  1 drivers
v0x1a88070_0 .var "d", 0 0;
v0x1a88160_0 .var/2u "fail", 0 0;
v0x1a88200_0 .var/2u "fail1", 0 0;
v0x1a882a0_0 .net "tb_match", 0 0, L_0x1a93f50;  alias, 1 drivers
v0x1a88340_0 .var "wavedrom_enable", 0 0;
v0x1a883e0_0 .var "wavedrom_title", 511 0;
E_0x1a391b0/0 .event negedge, v0x1a87fd0_0;
E_0x1a391b0/1 .event posedge, v0x1a87fd0_0;
E_0x1a391b0 .event/or E_0x1a391b0/0, E_0x1a391b0/1;
S_0x1a875f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a872c0;
 .timescale -12 -12;
v0x1a87830_0 .var/2s "i", 31 0;
E_0x1a39050 .event posedge, v0x1a87fd0_0;
S_0x1a87930 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a872c0;
 .timescale -12 -12;
v0x1a87b30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a87c10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a872c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a885c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a3a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a8e650 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e6e0 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e880 .functor AND 1, L_0x1a8e650, L_0x1a8e6e0, C4<1>, C4<1>;
L_0x1a8e990 .functor NOT 1, v0x1a87f30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8eb40 .functor AND 1, L_0x1a8e880, L_0x1a8e990, C4<1>, C4<1>;
L_0x1a8ec50 .functor AND 1, L_0x1a8eb40, v0x1a88070_0, C4<1>, C4<1>;
L_0x1a8ee60 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8efe0 .functor AND 1, L_0x1a8ee60, v0x1a87e90_0, C4<1>, C4<1>;
L_0x1a8f0f0 .functor NOT 1, v0x1a87f30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8f160 .functor AND 1, L_0x1a8efe0, L_0x1a8f0f0, C4<1>, C4<1>;
L_0x1a8f2d0 .functor NOT 1, v0x1a88070_0, C4<0>, C4<0>, C4<0>;
L_0x1a8f340 .functor AND 1, L_0x1a8f160, L_0x1a8f2d0, C4<1>, C4<1>;
L_0x1a8f470 .functor OR 1, L_0x1a8ec50, L_0x1a8f340, C4<0>, C4<0>;
L_0x1a8f580 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8f400 .functor AND 1, L_0x1a8f580, v0x1a87e90_0, C4<1>, C4<1>;
L_0x1a8f6c0 .functor AND 1, L_0x1a8f400, v0x1a87f30_0, C4<1>, C4<1>;
L_0x1a8f810 .functor NOT 1, v0x1a88070_0, C4<0>, C4<0>, C4<0>;
L_0x1a8f880 .functor AND 1, L_0x1a8f6c0, L_0x1a8f810, C4<1>, C4<1>;
L_0x1a8fa30 .functor OR 1, L_0x1a8f470, L_0x1a8f880, C4<0>, C4<0>;
L_0x1a8fb40 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a8fc60 .functor AND 1, v0x1a87df0_0, L_0x1a8fb40, C4<1>, C4<1>;
L_0x1a8fd20 .functor NOT 1, v0x1a87f30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8fe50 .functor AND 1, L_0x1a8fc60, L_0x1a8fd20, C4<1>, C4<1>;
L_0x1a8ff60 .functor AND 1, L_0x1a8fe50, v0x1a88070_0, C4<1>, C4<1>;
L_0x1a900f0 .functor OR 1, L_0x1a8fa30, L_0x1a8ff60, C4<0>, C4<0>;
L_0x1a90200 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a90350 .functor AND 1, v0x1a87df0_0, L_0x1a90200, C4<1>, C4<1>;
L_0x1a90410 .functor AND 1, L_0x1a90350, v0x1a87f30_0, C4<1>, C4<1>;
L_0x1a905c0 .functor NOT 1, v0x1a88070_0, C4<0>, C4<0>, C4<0>;
L_0x1a90630 .functor AND 1, L_0x1a90410, L_0x1a905c0, C4<1>, C4<1>;
L_0x1a90840 .functor OR 1, L_0x1a900f0, L_0x1a90630, C4<0>, C4<0>;
L_0x1a90950 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a90ad0 .functor AND 1, v0x1a87df0_0, L_0x1a90950, C4<1>, C4<1>;
L_0x1a90b90 .functor AND 1, L_0x1a90ad0, v0x1a87f30_0, C4<1>, C4<1>;
L_0x1a90d70 .functor AND 1, L_0x1a90b90, v0x1a88070_0, C4<1>, C4<1>;
L_0x1a90e30 .functor OR 1, L_0x1a90840, L_0x1a90d70, C4<0>, C4<0>;
L_0x1a910c0 .functor OR 1, v0x1a87df0_0, v0x1a87e90_0, C4<0>, C4<0>;
L_0x1a91130 .functor OR 1, L_0x1a910c0, v0x1a87f30_0, C4<0>, C4<0>;
L_0x1a90f90 .functor OR 1, L_0x1a91130, v0x1a88070_0, C4<0>, C4<0>;
L_0x1a91050 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a91340 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a913b0 .functor OR 1, L_0x1a91050, L_0x1a91340, C4<0>, C4<0>;
L_0x1a91620 .functor NOT 1, v0x1a87f30_0, C4<0>, C4<0>, C4<0>;
L_0x1a91690 .functor OR 1, L_0x1a913b0, L_0x1a91620, C4<0>, C4<0>;
L_0x1a91910 .functor AND 1, L_0x1a90f90, L_0x1a91690, C4<1>, C4<1>;
L_0x1a91a20 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a91c10 .functor NOT 1, v0x1a87e90_0, C4<0>, C4<0>, C4<0>;
L_0x1a91e90 .functor OR 1, L_0x1a91a20, L_0x1a91c10, C4<0>, C4<0>;
L_0x1a92130 .functor OR 1, L_0x1a91e90, v0x1a88070_0, C4<0>, C4<0>;
L_0x1a921f0 .functor AND 1, L_0x1a91910, L_0x1a92130, C4<1>, C4<1>;
L_0x1a924a0 .functor NOT 1, v0x1a87df0_0, C4<0>, C4<0>, C4<0>;
L_0x1a92720 .functor OR 1, L_0x1a924a0, v0x1a87f30_0, C4<0>, C4<0>;
L_0x1a92ba0 .functor NOT 1, v0x1a88070_0, C4<0>, C4<0>, C4<0>;
L_0x1a92e20 .functor OR 1, L_0x1a92720, L_0x1a92ba0, C4<0>, C4<0>;
L_0x1a930f0 .functor AND 1, L_0x1a921f0, L_0x1a92e20, C4<1>, C4<1>;
L_0x1a93200 .functor NOT 1, v0x1a87f30_0, C4<0>, C4<0>, C4<0>;
L_0x1a93440 .functor OR 1, v0x1a87e90_0, L_0x1a93200, C4<0>, C4<0>;
L_0x1a93500 .functor NOT 1, v0x1a88070_0, C4<0>, C4<0>, C4<0>;
L_0x1a93750 .functor OR 1, L_0x1a93440, L_0x1a93500, C4<0>, C4<0>;
L_0x1a93860 .functor AND 1, L_0x1a930f0, L_0x1a93750, C4<1>, C4<1>;
v0x1a88780_0 .net *"_ivl_0", 0 0, L_0x1a8e650;  1 drivers
v0x1a88860_0 .net *"_ivl_10", 0 0, L_0x1a8ec50;  1 drivers
v0x1a88940_0 .net *"_ivl_100", 0 0, L_0x1a924a0;  1 drivers
v0x1a88a30_0 .net *"_ivl_102", 0 0, L_0x1a92720;  1 drivers
v0x1a88b10_0 .net *"_ivl_104", 0 0, L_0x1a92ba0;  1 drivers
v0x1a88c40_0 .net *"_ivl_106", 0 0, L_0x1a92e20;  1 drivers
v0x1a88d20_0 .net *"_ivl_108", 0 0, L_0x1a930f0;  1 drivers
v0x1a88e00_0 .net *"_ivl_110", 0 0, L_0x1a93200;  1 drivers
v0x1a88ee0_0 .net *"_ivl_112", 0 0, L_0x1a93440;  1 drivers
v0x1a89050_0 .net *"_ivl_114", 0 0, L_0x1a93500;  1 drivers
v0x1a89130_0 .net *"_ivl_116", 0 0, L_0x1a93750;  1 drivers
v0x1a89210_0 .net *"_ivl_12", 0 0, L_0x1a8ee60;  1 drivers
v0x1a892f0_0 .net *"_ivl_14", 0 0, L_0x1a8efe0;  1 drivers
v0x1a893d0_0 .net *"_ivl_16", 0 0, L_0x1a8f0f0;  1 drivers
v0x1a894b0_0 .net *"_ivl_18", 0 0, L_0x1a8f160;  1 drivers
v0x1a89590_0 .net *"_ivl_2", 0 0, L_0x1a8e6e0;  1 drivers
v0x1a89670_0 .net *"_ivl_20", 0 0, L_0x1a8f2d0;  1 drivers
v0x1a89860_0 .net *"_ivl_22", 0 0, L_0x1a8f340;  1 drivers
v0x1a89940_0 .net *"_ivl_24", 0 0, L_0x1a8f470;  1 drivers
v0x1a89a20_0 .net *"_ivl_26", 0 0, L_0x1a8f580;  1 drivers
v0x1a89b00_0 .net *"_ivl_28", 0 0, L_0x1a8f400;  1 drivers
v0x1a89be0_0 .net *"_ivl_30", 0 0, L_0x1a8f6c0;  1 drivers
v0x1a89cc0_0 .net *"_ivl_32", 0 0, L_0x1a8f810;  1 drivers
v0x1a89da0_0 .net *"_ivl_34", 0 0, L_0x1a8f880;  1 drivers
v0x1a89e80_0 .net *"_ivl_36", 0 0, L_0x1a8fa30;  1 drivers
v0x1a89f60_0 .net *"_ivl_38", 0 0, L_0x1a8fb40;  1 drivers
v0x1a8a040_0 .net *"_ivl_4", 0 0, L_0x1a8e880;  1 drivers
v0x1a8a120_0 .net *"_ivl_40", 0 0, L_0x1a8fc60;  1 drivers
v0x1a8a200_0 .net *"_ivl_42", 0 0, L_0x1a8fd20;  1 drivers
v0x1a8a2e0_0 .net *"_ivl_44", 0 0, L_0x1a8fe50;  1 drivers
v0x1a8a3c0_0 .net *"_ivl_46", 0 0, L_0x1a8ff60;  1 drivers
v0x1a8a4a0_0 .net *"_ivl_48", 0 0, L_0x1a900f0;  1 drivers
v0x1a8a580_0 .net *"_ivl_50", 0 0, L_0x1a90200;  1 drivers
v0x1a8a870_0 .net *"_ivl_52", 0 0, L_0x1a90350;  1 drivers
v0x1a8a950_0 .net *"_ivl_54", 0 0, L_0x1a90410;  1 drivers
v0x1a8aa30_0 .net *"_ivl_56", 0 0, L_0x1a905c0;  1 drivers
v0x1a8ab10_0 .net *"_ivl_58", 0 0, L_0x1a90630;  1 drivers
v0x1a8abf0_0 .net *"_ivl_6", 0 0, L_0x1a8e990;  1 drivers
v0x1a8acd0_0 .net *"_ivl_60", 0 0, L_0x1a90840;  1 drivers
v0x1a8adb0_0 .net *"_ivl_62", 0 0, L_0x1a90950;  1 drivers
v0x1a8ae90_0 .net *"_ivl_64", 0 0, L_0x1a90ad0;  1 drivers
v0x1a8af70_0 .net *"_ivl_66", 0 0, L_0x1a90b90;  1 drivers
v0x1a8b050_0 .net *"_ivl_68", 0 0, L_0x1a90d70;  1 drivers
v0x1a8b130_0 .net *"_ivl_72", 0 0, L_0x1a910c0;  1 drivers
v0x1a8b210_0 .net *"_ivl_74", 0 0, L_0x1a91130;  1 drivers
v0x1a8b2f0_0 .net *"_ivl_76", 0 0, L_0x1a90f90;  1 drivers
v0x1a8b3d0_0 .net *"_ivl_78", 0 0, L_0x1a91050;  1 drivers
v0x1a8b4b0_0 .net *"_ivl_8", 0 0, L_0x1a8eb40;  1 drivers
v0x1a8b590_0 .net *"_ivl_80", 0 0, L_0x1a91340;  1 drivers
v0x1a8b670_0 .net *"_ivl_82", 0 0, L_0x1a913b0;  1 drivers
v0x1a8b750_0 .net *"_ivl_84", 0 0, L_0x1a91620;  1 drivers
v0x1a8b830_0 .net *"_ivl_86", 0 0, L_0x1a91690;  1 drivers
v0x1a8b910_0 .net *"_ivl_88", 0 0, L_0x1a91910;  1 drivers
v0x1a8b9f0_0 .net *"_ivl_90", 0 0, L_0x1a91a20;  1 drivers
v0x1a8bad0_0 .net *"_ivl_92", 0 0, L_0x1a91c10;  1 drivers
v0x1a8bbb0_0 .net *"_ivl_94", 0 0, L_0x1a91e90;  1 drivers
v0x1a8bc90_0 .net *"_ivl_96", 0 0, L_0x1a92130;  1 drivers
v0x1a8bd70_0 .net *"_ivl_98", 0 0, L_0x1a921f0;  1 drivers
v0x1a8be50_0 .net "a", 0 0, v0x1a87df0_0;  alias, 1 drivers
v0x1a8bef0_0 .net "b", 0 0, v0x1a87e90_0;  alias, 1 drivers
v0x1a8bfe0_0 .net "c", 0 0, v0x1a87f30_0;  alias, 1 drivers
v0x1a8c0d0_0 .net "d", 0 0, v0x1a88070_0;  alias, 1 drivers
v0x1a8c1c0_0 .net "out_pos", 0 0, L_0x1a93860;  alias, 1 drivers
v0x1a8c280_0 .net "out_sop", 0 0, L_0x1a90e30;  alias, 1 drivers
S_0x1a8c400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a3a9d0;
 .timescale -12 -12;
E_0x1a219f0 .event anyedge, v0x1a8d1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a8d1f0_0;
    %nor/r;
    %assign/vec4 v0x1a8d1f0_0, 0;
    %wait E_0x1a219f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a872c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a88160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a88200_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a872c0;
T_4 ;
    %wait E_0x1a391b0;
    %load/vec4 v0x1a882a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a88160_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a872c0;
T_5 ;
    %wait E_0x1a39050;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %wait E_0x1a39050;
    %load/vec4 v0x1a88160_0;
    %store/vec4 v0x1a88200_0, 0, 1;
    %fork t_1, S_0x1a875f0;
    %jmp t_0;
    .scope S_0x1a875f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a87830_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a87830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a39050;
    %load/vec4 v0x1a87830_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a87830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a87830_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a872c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a391b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a88070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87e90_0, 0;
    %assign/vec4 v0x1a87df0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a88160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a88200_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a3a9d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8d1f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a3a9d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a8cd90_0;
    %inv;
    %store/vec4 v0x1a8cd90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a3a9d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a87fd0_0, v0x1a8d360_0, v0x1a8cbb0_0, v0x1a8cc50_0, v0x1a8ccf0_0, v0x1a8ce30_0, v0x1a8d0b0_0, v0x1a8d010_0, v0x1a8cf70_0, v0x1a8ced0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a3a9d0;
T_9 ;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a3a9d0;
T_10 ;
    %wait E_0x1a391b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8d150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
    %load/vec4 v0x1a8d290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8d150_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a8d0b0_0;
    %load/vec4 v0x1a8d0b0_0;
    %load/vec4 v0x1a8d010_0;
    %xor;
    %load/vec4 v0x1a8d0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a8cf70_0;
    %load/vec4 v0x1a8cf70_0;
    %load/vec4 v0x1a8ced0_0;
    %xor;
    %load/vec4 v0x1a8cf70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a8d150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d150_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/ece241_2013_q2/iter9/response0/top_module.sv";
