[path]
   base_reg=local, ../../base/reg
   pipe=local, ../../base/pipe
;

[rtl]
   design:
      top=sp_mem
   child:
      base_reg=rtl
      pipe=rtl
   file:
      rtl/sp_mem.v
;