Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Oct  5 14:24:42 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_system_timing_summary_routed.rpt -rpx main_system_timing_summary_routed.rpx
| Design       : main_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clock_counter_reg[0]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: clock_counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 45 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.321        0.000                      0                   98        0.018        0.000                      0                   98        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.338        0.000                      0                   98        0.261        0.000                      0                   98        4.500        0.000                       0                    47  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.321        0.000                      0                   98        0.261        0.000                      0                   98        4.500        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.321        0.000                      0                   98        0.018        0.000                      0                   98  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.321        0.000                      0                   98        0.018        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 pause_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.211ns (23.472%)  route 3.948ns (76.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.623    -0.870    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  pause_counter_reg[9]/Q
                         net (fo=2, routed)           1.142     0.728    pause_counter_reg_n_0_[9]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     0.852 f  state[3]_i_14/O
                         net (fo=1, routed)           0.946     1.797    state[3]_i_14_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.921 f  state[3]_i_8/O
                         net (fo=4, routed)           0.769     2.690    state[3]_i_8_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.150     2.840 r  data_to_send[3]_i_2/O
                         net (fo=1, routed)           0.709     3.550    data_to_send
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.357     3.907 r  data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.382     4.289    data_to_send[3]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)       -0.238     8.627    data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.449    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.449    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.449    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.449    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.226     8.879    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.450    pause_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.226     8.879    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.450    pause_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.226     8.879    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.450    pause_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.226     8.879    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.450    pause_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.180ns (25.847%)  route 3.385ns (74.153%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.563     3.696    pause_counter[23]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524     8.353    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.042    -0.127 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    lcd_dimmer/p_0_in[2]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.387    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.235    pause_counter_reg_n_0_[0]
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  pause_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    pause_counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120    -0.455    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    lcd_dimmer/p_0_in[1]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.091    -0.403    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (44.044%)  route 0.238ns (55.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.590    -0.574    fastclk
    SLICE_X61Y89         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  slow_clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.238    -0.195    slow_clock_counter[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.046    -0.149 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    slow_clock_counter[2]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.105    -0.431    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    pause_counter0[1]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.671    -0.492    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lcd_dimmer/counter_reg[5]/Q
                         net (fo=4, routed)           0.242    -0.109    lcd_dimmer/counter_reg__0[5]
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    lcd_dimmer/p_0_in[5]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092    -0.400    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.591    -0.573    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  state_reg[3]/Q
                         net (fo=11, routed)          0.242    -0.189    pio_IBUF[12]
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    state[3]
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.092    -0.481    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.116 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.116    pause_counter0[2]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.087%)  route 0.244ns (51.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.244    -0.122    lcd_dimmer/counter_reg__0[4]
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.098    -0.024 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    lcd_dimmer/p_0_in[4]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.387    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.237ns (46.879%)  route 0.269ns (53.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.187    -0.167    lcd_dimmer/counter_reg__0[1]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.082    -0.040    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.051     0.011 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.011    lcd_dimmer/p_0_in[7]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.248    -0.478    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.371    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y90     data_to_send_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y90     data_to_send_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y89     dc_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y115     lcd_dimmer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y117     lcd_dimmer/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y86     pause_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y88     pause_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y88     pause_counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     dc_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     dc_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y115     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     pause_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y87     pause_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y87     pause_counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 pause_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.211ns (23.472%)  route 3.948ns (76.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.623    -0.870    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  pause_counter_reg[9]/Q
                         net (fo=2, routed)           1.142     0.728    pause_counter_reg_n_0_[9]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     0.852 f  state[3]_i_14/O
                         net (fo=1, routed)           0.946     1.797    state[3]_i_14_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.921 f  state[3]_i_8/O
                         net (fo=4, routed)           0.769     2.690    state[3]_i_8_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.150     2.840 r  data_to_send[3]_i_2/O
                         net (fo=1, routed)           0.709     3.550    data_to_send
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.357     3.907 r  data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.382     4.289    data_to_send[3]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)       -0.238     8.610    data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.180ns (25.847%)  route 3.385ns (74.153%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.563     3.696    pause_counter[23]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524     8.336    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.042    -0.127 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    lcd_dimmer/p_0_in[2]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.387    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.235    pause_counter_reg_n_0_[0]
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  pause_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    pause_counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120    -0.455    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    lcd_dimmer/p_0_in[1]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.091    -0.403    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (44.044%)  route 0.238ns (55.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.590    -0.574    fastclk
    SLICE_X61Y89         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  slow_clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.238    -0.195    slow_clock_counter[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.046    -0.149 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    slow_clock_counter[2]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.105    -0.431    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    pause_counter0[1]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.671    -0.492    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lcd_dimmer/counter_reg[5]/Q
                         net (fo=4, routed)           0.242    -0.109    lcd_dimmer/counter_reg__0[5]
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    lcd_dimmer/p_0_in[5]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092    -0.400    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.591    -0.573    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  state_reg[3]/Q
                         net (fo=11, routed)          0.242    -0.189    pio_IBUF[12]
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    state[3]
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.092    -0.481    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.116 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.116    pause_counter0[2]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.087%)  route 0.244ns (51.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.244    -0.122    lcd_dimmer/counter_reg__0[4]
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.098    -0.024 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    lcd_dimmer/p_0_in[4]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.387    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.237ns (46.879%)  route 0.269ns (53.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.187    -0.167    lcd_dimmer/counter_reg__0[1]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.082    -0.040    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.051     0.011 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.011    lcd_dimmer/p_0_in[7]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.248    -0.478    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.371    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y90     data_to_send_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y90     data_to_send_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y89     dc_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y115     lcd_dimmer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y117     lcd_dimmer/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y86     pause_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y88     pause_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y88     pause_counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     dc_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     dc_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y115     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     pause_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90     data_to_send_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y86     pause_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y87     pause_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y87     pause_counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 pause_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.211ns (23.472%)  route 3.948ns (76.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.623    -0.870    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  pause_counter_reg[9]/Q
                         net (fo=2, routed)           1.142     0.728    pause_counter_reg_n_0_[9]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     0.852 f  state[3]_i_14/O
                         net (fo=1, routed)           0.946     1.797    state[3]_i_14_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.921 f  state[3]_i_8/O
                         net (fo=4, routed)           0.769     2.690    state[3]_i_8_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.150     2.840 r  data_to_send[3]_i_2/O
                         net (fo=1, routed)           0.709     3.550    data_to_send
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.357     3.907 r  data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.382     4.289    data_to_send[3]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)       -0.238     8.610    data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.528    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.529    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.180ns (25.847%)  route 3.385ns (74.153%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.563     3.696    pause_counter[23]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524     8.336    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.042    -0.127 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    lcd_dimmer/p_0_in[2]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.145    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.235    pause_counter_reg_n_0_[0]
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  pause_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    pause_counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120    -0.212    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    lcd_dimmer/p_0_in[1]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.091    -0.161    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (44.044%)  route 0.238ns (55.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.590    -0.574    fastclk
    SLICE_X61Y89         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  slow_clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.238    -0.195    slow_clock_counter[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.046    -0.149 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    slow_clock_counter[2]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.242    -0.293    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.105    -0.188    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    pause_counter0[1]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.227    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.671    -0.492    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lcd_dimmer/counter_reg[5]/Q
                         net (fo=4, routed)           0.242    -0.109    lcd_dimmer/counter_reg__0[5]
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    lcd_dimmer/p_0_in[5]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.242    -0.250    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092    -0.158    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.591    -0.573    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  state_reg[3]/Q
                         net (fo=11, routed)          0.242    -0.189    pio_IBUF[12]
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    state[3]
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.092    -0.238    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.116 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.116    pause_counter0[2]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.227    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.087%)  route 0.244ns (51.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.244    -0.122    lcd_dimmer/counter_reg__0[4]
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.098    -0.024 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    lcd_dimmer/p_0_in[4]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.145    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.237ns (46.879%)  route 0.269ns (53.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.187    -0.167    lcd_dimmer/counter_reg__0[1]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.082    -0.040    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.051     0.011 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.011    lcd_dimmer/p_0_in[7]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.248    -0.478    
                         clock uncertainty            0.242    -0.236    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.129    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 pause_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.211ns (23.472%)  route 3.948ns (76.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.623    -0.870    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  pause_counter_reg[9]/Q
                         net (fo=2, routed)           1.142     0.728    pause_counter_reg_n_0_[9]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.124     0.852 f  state[3]_i_14/O
                         net (fo=1, routed)           0.946     1.797    state[3]_i_14_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.921 f  state[3]_i_8/O
                         net (fo=4, routed)           0.769     2.690    state[3]_i_8_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.150     2.840 r  data_to_send[3]_i_2/O
                         net (fo=1, routed)           0.709     3.550    data_to_send
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.357     3.907 r  data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.382     4.289    data_to_send[3]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X60Y90         FDRE                                         r  data_to_send_reg[3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)       -0.238     8.610    data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.180ns (25.027%)  route 3.535ns (74.973%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.713     3.846    pause_counter[23]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.505     8.529    fastclk
    SLICE_X65Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429     8.432    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[10]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[11]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[12]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.180ns (25.290%)  route 3.486ns (74.710%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.664     3.797    pause_counter[23]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.506     8.530    fastclk
    SLICE_X65Y88         FDRE                                         r  pause_counter_reg[9]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.862    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429     8.433    pause_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.180ns (25.847%)  route 3.385ns (74.153%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.624    -0.869    fastclk
    SLICE_X63Y90         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  state_reg[0]/Q
                         net (fo=15, routed)          1.444     1.031    pio_IBUF[9]
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.155 f  state[3]_i_9/O
                         net (fo=8, routed)           0.621     1.776    state[3]_i_9_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     1.926 r  pause_counter[23]_i_6/O
                         net (fo=1, routed)           0.433     2.360    pause_counter[23]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.326     2.686 r  pause_counter[23]_i_2/O
                         net (fo=25, routed)          0.323     3.009    pause_counter
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.133 r  pause_counter[23]_i_1/O
                         net (fo=24, routed)          0.563     3.696    pause_counter[23]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524     8.336    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.042    -0.127 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    lcd_dimmer/p_0_in[2]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.145    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.235    pause_counter_reg_n_0_[0]
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  pause_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    pause_counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120    -0.212    pause_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.169    lcd_dimmer/counter_reg__0[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    lcd_dimmer/p_0_in[1]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.091    -0.161    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (44.044%)  route 0.238ns (55.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.590    -0.574    fastclk
    SLICE_X61Y89         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  slow_clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.238    -0.195    slow_clock_counter[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.046    -0.149 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    slow_clock_counter[2]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X62Y89         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.242    -0.293    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.105    -0.188    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    pause_counter0[1]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.227    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.671    -0.492    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lcd_dimmer/counter_reg[5]/Q
                         net (fo=4, routed)           0.242    -0.109    lcd_dimmer/counter_reg__0[5]
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    lcd_dimmer/p_0_in[5]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.242    -0.250    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092    -0.158    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.591    -0.573    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  state_reg[3]/Q
                         net (fo=11, routed)          0.242    -0.189    pio_IBUF[12]
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    state[3]
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.861    -0.809    fastclk
    SLICE_X63Y89         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.092    -0.238    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pause_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    pause_counter_reg_n_0_[1]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.116 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.116    pause_counter0[2]
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.812    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.227    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.087%)  route 0.244ns (51.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.244    -0.122    lcd_dimmer/counter_reg__0[4]
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.098    -0.024 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    lcd_dimmer/p_0_in[4]
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.942    -0.729    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.242    -0.252    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.107    -0.145    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.237ns (46.879%)  route 0.269ns (53.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.669    -0.494    lcd_dimmer/clk_out1
    SLICE_X0Y117         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.187    -0.167    lcd_dimmer/counter_reg__0[1]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.082    -0.040    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.051     0.011 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.011    lcd_dimmer/p_0_in[7]
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=45, routed)          0.944    -0.727    lcd_dimmer/clk_out1
    SLICE_X1Y115         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.248    -0.478    
                         clock uncertainty            0.242    -0.236    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.129    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.140    





