// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_txEngMemAccessBreakdown (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        outputMemAccess_V_din,
        outputMemAccess_V_full_n,
        outputMemAccess_V_write,
        txMetaloader2memAccessBreakdow_dout,
        txMetaloader2memAccessBreakdow_empty_n,
        txMetaloader2memAccessBreakdow_read,
        memAccessBreakdown2txPkgStitch_din,
        memAccessBreakdown2txPkgStitch_full_n,
        memAccessBreakdown2txPkgStitch_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv24_10000 = 24'b10000000000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [71:0] outputMemAccess_V_din;
input   outputMemAccess_V_full_n;
output   outputMemAccess_V_write;
input  [71:0] txMetaloader2memAccessBreakdow_dout;
input   txMetaloader2memAccessBreakdow_empty_n;
output   txMetaloader2memAccessBreakdow_read;
output  [0:0] memAccessBreakdown2txPkgStitch_din;
input   memAccessBreakdown2txPkgStitch_full_n;
output   memAccessBreakdown2txPkgStitch_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[71:0] outputMemAccess_V_din;
reg outputMemAccess_V_write;
reg txMetaloader2memAccessBreakdow_read;
reg memAccessBreakdown2txPkgStitch_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [0:0] txEngBreakdown = 1'b0;
reg   [22:0] txEngTempCmd_bbt_V = 23'b00000000000000000000000;
reg   [31:0] txEngTempCmd_saddr_V = 32'b00000000000000000000000000000000;
reg   [15:0] txEngBreakTemp = 16'b0000000000000000;
reg   [15:0] txPktCounter = 16'b0000000000000000;
reg   [0:0] tmp_V_phi_fu_213_p4;
wire   [0:0] tmp_nbreadreq_fu_174_p3;
wire   [0:0] grp_nbwritereq_fu_182_p3;
reg    ap_sig_bdd_75;
wire   [0:0] tmp_207_fu_407_p2;
reg   [3:0] tmp_rsvd_V_phi_fu_225_p4;
reg   [3:0] tmp_tag_V_phi_fu_235_p4;
reg   [0:0] tmp_drr_V_phi_fu_245_p4;
reg   [0:0] tmp_eof_V_phi_fu_255_p4;
reg   [5:0] tmp_dsa_V_phi_fu_265_p4;
reg   [0:0] tmp_type_V_phi_fu_275_p4;
wire   [22:0] tmp_896_fu_296_p1;
reg   [22:0] tmp_bbt_V_6_phi_fu_285_p4;
wire   [22:0] tmp_209_fu_425_p1;
wire   [71:0] tmp_1_fu_436_p9;
wire   [71:0] tmp_2_fu_517_p5;
wire   [31:0] p_Val2_60_fu_345_p4;
wire   [31:0] p_Result_s_265_fu_477_p5;
wire   [15:0] val_assign_fu_413_p2;
wire   [15:0] tmp_217_fu_461_p2;
wire   [15:0] p_Result_s_fu_383_p4;
wire   [23:0] lhs_V_cast_fu_393_p1;
wire   [23:0] rhs_V_cast_fu_397_p1;
wire   [23:0] r_V_fu_401_p2;
wire   [15:0] tmp_895_fu_503_p1;
wire   [15:0] tmp_204_fu_507_p2;
wire   [22:0] tmp_bbt_V_fu_513_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_56;
reg    ap_sig_bdd_255;
reg    ap_sig_bdd_137;
reg    ap_sig_bdd_261;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_75)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_255) begin
        if (~(ap_const_lv1_0 == txEngBreakdown)) begin
            txEngBreakdown <= ap_const_lv1_0;
        end else if (ap_sig_bdd_261) begin
            txEngBreakdown <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_255) begin
        if (~(ap_const_lv1_0 == txEngBreakdown)) begin
            txEngTempCmd_saddr_V <= p_Result_s_265_fu_477_p5;
        end else if (ap_sig_bdd_56) begin
            txEngTempCmd_saddr_V <= {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75 & ~(ap_const_lv1_0 == tmp_207_fu_407_p2))) begin
        txEngBreakTemp <= val_assign_fu_413_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75)) begin
        txEngTempCmd_bbt_V <= tmp_896_fu_296_p1;
        txPktCounter <= tmp_217_fu_461_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_75)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_75))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_75)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// memAccessBreakdown2txPkgStitch_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txEngBreakdown or tmp_nbreadreq_fu_174_p3 or grp_nbwritereq_fu_182_p3 or ap_sig_bdd_75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75)) begin
        memAccessBreakdown2txPkgStitch_write = ap_const_logic_1;
    end else begin
        memAccessBreakdown2txPkgStitch_write = ap_const_logic_0;
    end
end

/// outputMemAccess_V_din assign process. ///
always @ (txEngBreakdown or tmp_1_fu_436_p9 or tmp_2_fu_517_p5 or ap_sig_bdd_56 or ap_sig_bdd_255)
begin
    if (ap_sig_bdd_255) begin
        if (~(ap_const_lv1_0 == txEngBreakdown)) begin
            outputMemAccess_V_din = tmp_2_fu_517_p5;
        end else if (ap_sig_bdd_56) begin
            outputMemAccess_V_din = tmp_1_fu_436_p9;
        end else begin
            outputMemAccess_V_din = 'bx;
        end
    end else begin
        outputMemAccess_V_din = 'bx;
    end
end

/// outputMemAccess_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txEngBreakdown or tmp_nbreadreq_fu_174_p3 or grp_nbwritereq_fu_182_p3 or ap_sig_bdd_75)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~(ap_const_lv1_0 == txEngBreakdown) & ~ap_sig_bdd_75))) begin
        outputMemAccess_V_write = ap_const_logic_1;
    end else begin
        outputMemAccess_V_write = ap_const_logic_0;
    end
end

/// tmp_V_phi_fu_213_p4 assign process. ///
always @ (tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_V_phi_fu_213_p4 = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_V_phi_fu_213_p4 = ap_const_lv1_0;
        end else begin
            tmp_V_phi_fu_213_p4 = 'bx;
        end
    end else begin
        tmp_V_phi_fu_213_p4 = 'bx;
    end
end

/// tmp_bbt_V_6_phi_fu_285_p4 assign process. ///
always @ (tmp_207_fu_407_p2 or tmp_896_fu_296_p1 or tmp_209_fu_425_p1 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_bbt_V_6_phi_fu_285_p4 = tmp_209_fu_425_p1;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_bbt_V_6_phi_fu_285_p4 = tmp_896_fu_296_p1;
        end else begin
            tmp_bbt_V_6_phi_fu_285_p4 = 'bx;
        end
    end else begin
        tmp_bbt_V_6_phi_fu_285_p4 = 'bx;
    end
end

/// tmp_drr_V_phi_fu_245_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_drr_V_phi_fu_245_p4 = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_drr_V_phi_fu_245_p4 = txMetaloader2memAccessBreakdow_dout[ap_const_lv32_1F];
        end else begin
            tmp_drr_V_phi_fu_245_p4 = 'bx;
        end
    end else begin
        tmp_drr_V_phi_fu_245_p4 = 'bx;
    end
end

/// tmp_dsa_V_phi_fu_265_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_dsa_V_phi_fu_265_p4 = ap_const_lv6_0;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_dsa_V_phi_fu_265_p4 = {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_1D : ap_const_lv32_18]}};
        end else begin
            tmp_dsa_V_phi_fu_265_p4 = 'bx;
        end
    end else begin
        tmp_dsa_V_phi_fu_265_p4 = 'bx;
    end
end

/// tmp_eof_V_phi_fu_255_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_eof_V_phi_fu_255_p4 = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_eof_V_phi_fu_255_p4 = txMetaloader2memAccessBreakdow_dout[ap_const_lv32_1E];
        end else begin
            tmp_eof_V_phi_fu_255_p4 = 'bx;
        end
    end else begin
        tmp_eof_V_phi_fu_255_p4 = 'bx;
    end
end

/// tmp_rsvd_V_phi_fu_225_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_rsvd_V_phi_fu_225_p4 = ap_const_lv4_0;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_rsvd_V_phi_fu_225_p4 = {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_47 : ap_const_lv32_44]}};
        end else begin
            tmp_rsvd_V_phi_fu_225_p4 = 'bx;
        end
    end else begin
        tmp_rsvd_V_phi_fu_225_p4 = 'bx;
    end
end

/// tmp_tag_V_phi_fu_235_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_tag_V_phi_fu_235_p4 = ap_const_lv4_0;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_tag_V_phi_fu_235_p4 = {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_43 : ap_const_lv32_40]}};
        end else begin
            tmp_tag_V_phi_fu_235_p4 = 'bx;
        end
    end else begin
        tmp_tag_V_phi_fu_235_p4 = 'bx;
    end
end

/// tmp_type_V_phi_fu_275_p4 assign process. ///
always @ (txMetaloader2memAccessBreakdow_dout or tmp_207_fu_407_p2 or ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        if (~(ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_type_V_phi_fu_275_p4 = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == tmp_207_fu_407_p2)) begin
            tmp_type_V_phi_fu_275_p4 = txMetaloader2memAccessBreakdow_dout[ap_const_lv32_17];
        end else begin
            tmp_type_V_phi_fu_275_p4 = 'bx;
        end
    end else begin
        tmp_type_V_phi_fu_275_p4 = 'bx;
    end
end

/// txMetaloader2memAccessBreakdow_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txEngBreakdown or tmp_nbreadreq_fu_174_p3 or grp_nbwritereq_fu_182_p3 or ap_sig_bdd_75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75)) begin
        txMetaloader2memAccessBreakdow_read = ap_const_logic_1;
    end else begin
        txMetaloader2memAccessBreakdow_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_75)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_137 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txEngBreakdown or tmp_nbreadreq_fu_174_p3 or grp_nbwritereq_fu_182_p3)
begin
    ap_sig_bdd_137 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_255 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_182_p3 or ap_sig_bdd_75)
begin
    ap_sig_bdd_255 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & ~ap_sig_bdd_75);
end

/// ap_sig_bdd_261 assign process. ///
always @ (txEngBreakdown or tmp_nbreadreq_fu_174_p3 or tmp_207_fu_407_p2)
begin
    ap_sig_bdd_261 = ((ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == tmp_207_fu_407_p2));
end

/// ap_sig_bdd_56 assign process. ///
always @ (txEngBreakdown or tmp_nbreadreq_fu_174_p3)
begin
    ap_sig_bdd_56 = ((ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3));
end

/// ap_sig_bdd_75 assign process. ///
always @ (ap_start or ap_done_reg or outputMemAccess_V_full_n or txEngBreakdown or txMetaloader2memAccessBreakdow_empty_n or memAccessBreakdown2txPkgStitch_full_n or tmp_nbreadreq_fu_174_p3 or grp_nbwritereq_fu_182_p3)
begin
    ap_sig_bdd_75 = (((txMetaloader2memAccessBreakdow_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3)) | ((ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & (outputMemAccess_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == txEngBreakdown) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_174_p3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & (memAccessBreakdown2txPkgStitch_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_182_p3) & (outputMemAccess_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == txEngBreakdown)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_nbwritereq_fu_182_p3 = outputMemAccess_V_full_n;
assign lhs_V_cast_fu_393_p1 = p_Result_s_fu_383_p4;
assign memAccessBreakdown2txPkgStitch_din = tmp_V_phi_fu_213_p4;
assign p_Result_s_265_fu_477_p5 = {{txEngTempCmd_saddr_V[32'd31 : 32'd16]}, {ap_const_lv16_0}};
assign p_Result_s_fu_383_p4 = {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign p_Val2_60_fu_345_p4 = {{txMetaloader2memAccessBreakdow_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
assign r_V_fu_401_p2 = (lhs_V_cast_fu_393_p1 + rhs_V_cast_fu_397_p1);
assign rhs_V_cast_fu_397_p1 = tmp_896_fu_296_p1;
assign tmp_1_fu_436_p9 = {{{{{{{{tmp_rsvd_V_phi_fu_225_p4}, {tmp_tag_V_phi_fu_235_p4}}, {p_Val2_60_fu_345_p4}}, {tmp_drr_V_phi_fu_245_p4}}, {tmp_eof_V_phi_fu_255_p4}}, {tmp_dsa_V_phi_fu_265_p4}}, {tmp_type_V_phi_fu_275_p4}}, {tmp_bbt_V_6_phi_fu_285_p4}};
assign tmp_204_fu_507_p2 = (tmp_895_fu_503_p1 - txEngBreakTemp);
assign tmp_207_fu_407_p2 = (r_V_fu_401_p2 > ap_const_lv24_10000? 1'b1: 1'b0);
assign tmp_209_fu_425_p1 = val_assign_fu_413_p2;
assign tmp_217_fu_461_p2 = (txPktCounter + ap_const_lv16_1);
assign tmp_2_fu_517_p5 = {{{{{{ap_const_lv8_0}, {p_Result_s_265_fu_477_p5}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_513_p1}};
assign tmp_895_fu_503_p1 = txEngTempCmd_bbt_V[15:0];
assign tmp_896_fu_296_p1 = txMetaloader2memAccessBreakdow_dout[22:0];
assign tmp_bbt_V_fu_513_p1 = tmp_204_fu_507_p2;
assign tmp_nbreadreq_fu_174_p3 = txMetaloader2memAccessBreakdow_empty_n;
assign val_assign_fu_413_p2 = (ap_const_lv16_0 - p_Result_s_fu_383_p4);


endmodule //toe_txEngMemAccessBreakdown

