
ClockSources.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ebc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001080  08001080  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001080  08001080  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001080  08001080  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001080  08001080  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001080  08001080  00002080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001084  08001084  00002084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001088  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08001094  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08001094  00003074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e1f  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000106e  00000000  00000000  00009e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000588  00000000  00000000  0000aed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000440  00000000  00000000  0000b458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000207e3  00000000  00000000  0000b898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000071ba  00000000  00000000  0002c07b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c751d  00000000  00000000  00033235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa752  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015a8  00000000  00000000  000fa798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000fbd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08001068 	.word	0x08001068

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08001068 	.word	0x08001068

08000204 <main>:
UART_HandleTypeDef huart2;



int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_Init();
 8000208:	f000 f8a6 	bl	8000358 <HAL_Init>
	SystemClockConfig(); // Application specification and not in HAL
 800020c:	f000 f804 	bl	8000218 <SystemClockConfig>
	UART2_Init();         // High level initialization of UART2 peripheral
 8000210:	f000 f80a 	bl	8000228 <UART2_Init>

	while(1);
 8000214:	bf00      	nop
 8000216:	e7fd      	b.n	8000214 <main+0x10>

08000218 <SystemClockConfig>:

	return 0;
}

void SystemClockConfig(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	// function to configure special clock configuration
}
 800021c:	bf00      	nop
 800021e:	46bd      	mov	sp, r7
 8000220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000224:	4770      	bx	lr
	...

08000228 <UART2_Init>:

void UART2_Init(void)
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;  // base address of the UART2 peripheral - this is the typedef in the handle - always has the base address of peripheral
 800022c:	4b0d      	ldr	r3, [pc, #52]	@ (8000264 <UART2_Init+0x3c>)
 800022e:	4a0e      	ldr	r2, [pc, #56]	@ (8000268 <UART2_Init+0x40>)
 8000230:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate=115200;
 8000232:	4b0c      	ldr	r3, [pc, #48]	@ (8000264 <UART2_Init+0x3c>)
 8000234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000238:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength=UART_WORDLENGTH_8B;
 800023a:	4b0a      	ldr	r3, [pc, #40]	@ (8000264 <UART2_Init+0x3c>)
 800023c:	2200      	movs	r2, #0
 800023e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits=UART_STOPBITS_1;
 8000240:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <UART2_Init+0x3c>)
 8000242:	2200      	movs	r2, #0
 8000244:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity=UART_PARITY_NONE;
 8000246:	4b07      	ldr	r3, [pc, #28]	@ (8000264 <UART2_Init+0x3c>)
 8000248:	2200      	movs	r2, #0
 800024a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl=UART_HWCONTROL_NONE;
 800024c:	4b05      	ldr	r3, [pc, #20]	@ (8000264 <UART2_Init+0x3c>)
 800024e:	2200      	movs	r2, #0
 8000250:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode=UART_MODE_TX_RX;
 8000252:	4b04      	ldr	r3, [pc, #16]	@ (8000264 <UART2_Init+0x3c>)
 8000254:	220c      	movs	r2, #12
 8000256:	615a      	str	r2, [r3, #20]

}
 8000258:	bf00      	nop
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	20000028 	.word	0x20000028
 8000268:	40004400 	.word	0x40004400

0800026c <HAL_MspInit>:
  * @brief  Initialize the MSP.
  * @retval None
  */
#include "stm32f4xx.h"
void HAL_MspInit(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
  // Customizing the function for my project
  // 1. task 1: Setup the processor priority grouping- NVIC_PRIORITYGROUP_0 then no interrupts can be directly configured
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000270:	2003      	movs	r0, #3
 8000272:	f000 f995 	bl	80005a0 <HAL_NVIC_SetPriorityGrouping>

  // 2. task 2 : Enable the required system exceptions of the ARM Cortex M4 system exceptions
	// #include "stm32f4xx.h" includes the SCB definition - so make sure to include it
	SCB->SHCSR &= ~(0x7 << 16); // first clear the bits from location 17,18 and 19 - activated the usage fault, memory fault and bus fault exception
 8000276:	4b10      	ldr	r3, [pc, #64]	@ (80002b8 <HAL_MspInit+0x4c>)
 8000278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800027a:	4a0f      	ldr	r2, [pc, #60]	@ (80002b8 <HAL_MspInit+0x4c>)
 800027c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8000280:	6253      	str	r3, [r2, #36]	@ 0x24
	SCB->SHCSR |= 0x7<<16; // set the bits 17,18 and 19
 8000282:	4b0d      	ldr	r3, [pc, #52]	@ (80002b8 <HAL_MspInit+0x4c>)
 8000284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000286:	4a0c      	ldr	r2, [pc, #48]	@ (80002b8 <HAL_MspInit+0x4c>)
 8000288:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800028c:	6253      	str	r3, [r2, #36]	@ 0x24

  // 3. task 3 : Setup the priority for the system exceptions
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800028e:	2200      	movs	r2, #0
 8000290:	2100      	movs	r1, #0
 8000292:	f06f 000a 	mvn.w	r0, #10
 8000296:	f000 f98e 	bl	80005b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800029a:	2200      	movs	r2, #0
 800029c:	2100      	movs	r1, #0
 800029e:	f06f 000b 	mvn.w	r0, #11
 80002a2:	f000 f988 	bl	80005b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80002a6:	2200      	movs	r2, #0
 80002a8:	2100      	movs	r1, #0
 80002aa:	f06f 0009 	mvn.w	r0, #9
 80002ae:	f000 f982 	bl	80005b6 <HAL_NVIC_SetPriority>

}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <SysTick_Handler>:
#include "main.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler()
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80002c0:	f000 f89c 	bl	80003fc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80002c4:	f000 f99f 	bl	8000606 <HAL_SYSTICK_IRQHandler>
}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}

080002cc <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 80002d0:	4802      	ldr	r0, [pc, #8]	@ (80002dc <USART2_IRQHandler+0x10>)
 80002d2:	f000 fa37 	bl	8000744 <HAL_UART_IRQHandler>
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	20000028 	.word	0x20000028

080002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002e4:	4b06      	ldr	r3, [pc, #24]	@ (8000300 <SystemInit+0x20>)
 80002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ea:	4a05      	ldr	r2, [pc, #20]	@ (8000300 <SystemInit+0x20>)
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000304:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800033c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000308:	f7ff ffea 	bl	80002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800030c:	480c      	ldr	r0, [pc, #48]	@ (8000340 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800030e:	490d      	ldr	r1, [pc, #52]	@ (8000344 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000310:	4a0d      	ldr	r2, [pc, #52]	@ (8000348 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000314:	e002      	b.n	800031c <LoopCopyDataInit>

08000316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800031a:	3304      	adds	r3, #4

0800031c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800031c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800031e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000320:	d3f9      	bcc.n	8000316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000322:	4a0a      	ldr	r2, [pc, #40]	@ (800034c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000324:	4c0a      	ldr	r4, [pc, #40]	@ (8000350 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000328:	e001      	b.n	800032e <LoopFillZerobss>

0800032a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800032a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800032c:	3204      	adds	r2, #4

0800032e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800032e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000330:	d3fb      	bcc.n	800032a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000332:	f000 fe75 	bl	8001020 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000336:	f7ff ff65 	bl	8000204 <main>
  bx  lr    
 800033a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800033c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000344:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000348:	08001088 	.word	0x08001088
  ldr r2, =_sbss
 800034c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000350:	20000074 	.word	0x20000074

08000354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000354:	e7fe      	b.n	8000354 <ADC_IRQHandler>
	...

08000358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800035c:	4b0e      	ldr	r3, [pc, #56]	@ (8000398 <HAL_Init+0x40>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a0d      	ldr	r2, [pc, #52]	@ (8000398 <HAL_Init+0x40>)
 8000362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000368:	4b0b      	ldr	r3, [pc, #44]	@ (8000398 <HAL_Init+0x40>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a0a      	ldr	r2, [pc, #40]	@ (8000398 <HAL_Init+0x40>)
 800036e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000374:	4b08      	ldr	r3, [pc, #32]	@ (8000398 <HAL_Init+0x40>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a07      	ldr	r2, [pc, #28]	@ (8000398 <HAL_Init+0x40>)
 800037a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800037e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000380:	2003      	movs	r0, #3
 8000382:	f000 f90d 	bl	80005a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000386:	2000      	movs	r0, #0
 8000388:	f000 f808 	bl	800039c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800038c:	f7ff ff6e 	bl	800026c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000390:	2300      	movs	r3, #0
}
 8000392:	4618      	mov	r0, r3
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40023c00 	.word	0x40023c00

0800039c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003a4:	4b12      	ldr	r3, [pc, #72]	@ (80003f0 <HAL_InitTick+0x54>)
 80003a6:	681a      	ldr	r2, [r3, #0]
 80003a8:	4b12      	ldr	r3, [pc, #72]	@ (80003f4 <HAL_InitTick+0x58>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	4619      	mov	r1, r3
 80003ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80003b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 f917 	bl	80005ee <HAL_SYSTICK_Config>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003c6:	2301      	movs	r3, #1
 80003c8:	e00e      	b.n	80003e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	2b0f      	cmp	r3, #15
 80003ce:	d80a      	bhi.n	80003e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003d0:	2200      	movs	r2, #0
 80003d2:	6879      	ldr	r1, [r7, #4]
 80003d4:	f04f 30ff 	mov.w	r0, #4294967295
 80003d8:	f000 f8ed 	bl	80005b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003dc:	4a06      	ldr	r2, [pc, #24]	@ (80003f8 <HAL_InitTick+0x5c>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003e2:	2300      	movs	r3, #0
 80003e4:	e000      	b.n	80003e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003e6:	2301      	movs	r3, #1
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	20000000 	.word	0x20000000
 80003f4:	20000008 	.word	0x20000008
 80003f8:	20000004 	.word	0x20000004

080003fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000400:	4b06      	ldr	r3, [pc, #24]	@ (800041c <HAL_IncTick+0x20>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	461a      	mov	r2, r3
 8000406:	4b06      	ldr	r3, [pc, #24]	@ (8000420 <HAL_IncTick+0x24>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4413      	add	r3, r2
 800040c:	4a04      	ldr	r2, [pc, #16]	@ (8000420 <HAL_IncTick+0x24>)
 800040e:	6013      	str	r3, [r2, #0]
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	20000008 	.word	0x20000008
 8000420:	20000070 	.word	0x20000070

08000424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  return uwTick;
 8000428:	4b03      	ldr	r3, [pc, #12]	@ (8000438 <HAL_GetTick+0x14>)
 800042a:	681b      	ldr	r3, [r3, #0]
}
 800042c:	4618      	mov	r0, r3
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	20000070 	.word	0x20000070

0800043c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b480      	push	{r7}
 800043e:	b085      	sub	sp, #20
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	f003 0307 	and.w	r3, r3, #7
 800044a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800044c:	4b0c      	ldr	r3, [pc, #48]	@ (8000480 <__NVIC_SetPriorityGrouping+0x44>)
 800044e:	68db      	ldr	r3, [r3, #12]
 8000450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000452:	68ba      	ldr	r2, [r7, #8]
 8000454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000458:	4013      	ands	r3, r2
 800045a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000460:	68bb      	ldr	r3, [r7, #8]
 8000462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800046c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800046e:	4a04      	ldr	r2, [pc, #16]	@ (8000480 <__NVIC_SetPriorityGrouping+0x44>)
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	60d3      	str	r3, [r2, #12]
}
 8000474:	bf00      	nop
 8000476:	3714      	adds	r7, #20
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr
 8000480:	e000ed00 	.word	0xe000ed00

08000484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000488:	4b04      	ldr	r3, [pc, #16]	@ (800049c <__NVIC_GetPriorityGrouping+0x18>)
 800048a:	68db      	ldr	r3, [r3, #12]
 800048c:	0a1b      	lsrs	r3, r3, #8
 800048e:	f003 0307 	and.w	r3, r3, #7
}
 8000492:	4618      	mov	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	e000ed00 	.word	0xe000ed00

080004a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	6039      	str	r1, [r7, #0]
 80004aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	db0a      	blt.n	80004ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	b2da      	uxtb	r2, r3
 80004b8:	490c      	ldr	r1, [pc, #48]	@ (80004ec <__NVIC_SetPriority+0x4c>)
 80004ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004be:	0112      	lsls	r2, r2, #4
 80004c0:	b2d2      	uxtb	r2, r2
 80004c2:	440b      	add	r3, r1
 80004c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004c8:	e00a      	b.n	80004e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	b2da      	uxtb	r2, r3
 80004ce:	4908      	ldr	r1, [pc, #32]	@ (80004f0 <__NVIC_SetPriority+0x50>)
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	f003 030f 	and.w	r3, r3, #15
 80004d6:	3b04      	subs	r3, #4
 80004d8:	0112      	lsls	r2, r2, #4
 80004da:	b2d2      	uxtb	r2, r2
 80004dc:	440b      	add	r3, r1
 80004de:	761a      	strb	r2, [r3, #24]
}
 80004e0:	bf00      	nop
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	e000e100 	.word	0xe000e100
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b089      	sub	sp, #36	@ 0x24
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	60b9      	str	r1, [r7, #8]
 80004fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	f003 0307 	and.w	r3, r3, #7
 8000506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000508:	69fb      	ldr	r3, [r7, #28]
 800050a:	f1c3 0307 	rsb	r3, r3, #7
 800050e:	2b04      	cmp	r3, #4
 8000510:	bf28      	it	cs
 8000512:	2304      	movcs	r3, #4
 8000514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000516:	69fb      	ldr	r3, [r7, #28]
 8000518:	3304      	adds	r3, #4
 800051a:	2b06      	cmp	r3, #6
 800051c:	d902      	bls.n	8000524 <NVIC_EncodePriority+0x30>
 800051e:	69fb      	ldr	r3, [r7, #28]
 8000520:	3b03      	subs	r3, #3
 8000522:	e000      	b.n	8000526 <NVIC_EncodePriority+0x32>
 8000524:	2300      	movs	r3, #0
 8000526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000528:	f04f 32ff 	mov.w	r2, #4294967295
 800052c:	69bb      	ldr	r3, [r7, #24]
 800052e:	fa02 f303 	lsl.w	r3, r2, r3
 8000532:	43da      	mvns	r2, r3
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	401a      	ands	r2, r3
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800053c:	f04f 31ff 	mov.w	r1, #4294967295
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	fa01 f303 	lsl.w	r3, r1, r3
 8000546:	43d9      	mvns	r1, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800054c:	4313      	orrs	r3, r2
         );
}
 800054e:	4618      	mov	r0, r3
 8000550:	3724      	adds	r7, #36	@ 0x24
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
	...

0800055c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	3b01      	subs	r3, #1
 8000568:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800056c:	d301      	bcc.n	8000572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800056e:	2301      	movs	r3, #1
 8000570:	e00f      	b.n	8000592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000572:	4a0a      	ldr	r2, [pc, #40]	@ (800059c <SysTick_Config+0x40>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	3b01      	subs	r3, #1
 8000578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800057a:	210f      	movs	r1, #15
 800057c:	f04f 30ff 	mov.w	r0, #4294967295
 8000580:	f7ff ff8e 	bl	80004a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000584:	4b05      	ldr	r3, [pc, #20]	@ (800059c <SysTick_Config+0x40>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800058a:	4b04      	ldr	r3, [pc, #16]	@ (800059c <SysTick_Config+0x40>)
 800058c:	2207      	movs	r2, #7
 800058e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000590:	2300      	movs	r3, #0
}
 8000592:	4618      	mov	r0, r3
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	e000e010 	.word	0xe000e010

080005a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005a8:	6878      	ldr	r0, [r7, #4]
 80005aa:	f7ff ff47 	bl	800043c <__NVIC_SetPriorityGrouping>
}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b086      	sub	sp, #24
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	4603      	mov	r3, r0
 80005be:	60b9      	str	r1, [r7, #8]
 80005c0:	607a      	str	r2, [r7, #4]
 80005c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005c8:	f7ff ff5c 	bl	8000484 <__NVIC_GetPriorityGrouping>
 80005cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	68b9      	ldr	r1, [r7, #8]
 80005d2:	6978      	ldr	r0, [r7, #20]
 80005d4:	f7ff ff8e 	bl	80004f4 <NVIC_EncodePriority>
 80005d8:	4602      	mov	r2, r0
 80005da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005de:	4611      	mov	r1, r2
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff ff5d 	bl	80004a0 <__NVIC_SetPriority>
}
 80005e6:	bf00      	nop
 80005e8:	3718      	adds	r7, #24
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}

080005ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f7ff ffb0 	bl	800055c <SysTick_Config>
 80005fc:	4603      	mov	r3, r0
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800060a:	f000 f802 	bl	8000612 <HAL_SYSTICK_Callback>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}

08000612 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800062c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800062e:	f7ff fef9 	bl	8000424 <HAL_GetTick>
 8000632:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800063a:	b2db      	uxtb	r3, r3
 800063c:	2b02      	cmp	r3, #2
 800063e:	d008      	beq.n	8000652 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2280      	movs	r2, #128	@ 0x80
 8000644:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2200      	movs	r2, #0
 800064a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
 8000650:	e052      	b.n	80006f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	681a      	ldr	r2, [r3, #0]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f022 0216 	bic.w	r2, r2, #22
 8000660:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000670:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000676:	2b00      	cmp	r3, #0
 8000678:	d103      	bne.n	8000682 <HAL_DMA_Abort+0x62>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f022 0208 	bic.w	r2, r2, #8
 8000690:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f022 0201 	bic.w	r2, r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80006a2:	e013      	b.n	80006cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80006a4:	f7ff febe 	bl	8000424 <HAL_GetTick>
 80006a8:	4602      	mov	r2, r0
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	2b05      	cmp	r3, #5
 80006b0:	d90c      	bls.n	80006cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2220      	movs	r2, #32
 80006b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2203      	movs	r2, #3
 80006bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2200      	movs	r2, #0
 80006c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80006c8:	2303      	movs	r3, #3
 80006ca:	e015      	b.n	80006f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1e4      	bne.n	80006a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80006de:	223f      	movs	r2, #63	@ 0x3f
 80006e0:	409a      	lsls	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2201      	movs	r2, #1
 80006ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2200      	movs	r2, #0
 80006f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3710      	adds	r7, #16
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}

08000700 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800070e:	b2db      	uxtb	r3, r3
 8000710:	2b02      	cmp	r3, #2
 8000712:	d004      	beq.n	800071e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2280      	movs	r2, #128	@ 0x80
 8000718:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800071a:	2301      	movs	r3, #1
 800071c:	e00c      	b.n	8000738 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2205      	movs	r2, #5
 8000722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f022 0201 	bic.w	r2, r2, #1
 8000734:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr

08000744 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b0ba      	sub	sp, #232	@ 0xe8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800076a:	2300      	movs	r3, #0
 800076c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8000770:	2300      	movs	r3, #0
 8000772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8000776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8000782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000786:	2b00      	cmp	r3, #0
 8000788:	d10f      	bne.n	80007aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800078a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800078e:	f003 0320 	and.w	r3, r3, #32
 8000792:	2b00      	cmp	r3, #0
 8000794:	d009      	beq.n	80007aa <HAL_UART_IRQHandler+0x66>
 8000796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800079a:	f003 0320 	and.w	r3, r3, #32
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d003      	beq.n	80007aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f000 fb7e 	bl	8000ea4 <UART_Receive_IT>
      return;
 80007a8:	e273      	b.n	8000c92 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80007aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	f000 80de 	beq.w	8000970 <HAL_UART_IRQHandler+0x22c>
 80007b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d106      	bne.n	80007ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80007c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80007c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	f000 80d1 	beq.w	8000970 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80007ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d00b      	beq.n	80007f2 <HAL_UART_IRQHandler+0xae>
 80007da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80007de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d005      	beq.n	80007f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ea:	f043 0201 	orr.w	r2, r3, #1
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80007f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d00b      	beq.n	8000816 <HAL_UART_IRQHandler+0xd2>
 80007fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	2b00      	cmp	r3, #0
 8000808:	d005      	beq.n	8000816 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800080e:	f043 0202 	orr.w	r2, r3, #2
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	2b00      	cmp	r3, #0
 8000820:	d00b      	beq.n	800083a <HAL_UART_IRQHandler+0xf6>
 8000822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	2b00      	cmp	r3, #0
 800082c:	d005      	beq.n	800083a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000832:	f043 0204 	orr.w	r2, r3, #4
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800083a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	2b00      	cmp	r3, #0
 8000844:	d011      	beq.n	800086a <HAL_UART_IRQHandler+0x126>
 8000846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800084a:	f003 0320 	and.w	r3, r3, #32
 800084e:	2b00      	cmp	r3, #0
 8000850:	d105      	bne.n	800085e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8000852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	2b00      	cmp	r3, #0
 800085c:	d005      	beq.n	800086a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000862:	f043 0208 	orr.w	r2, r3, #8
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800086e:	2b00      	cmp	r3, #0
 8000870:	f000 820a 	beq.w	8000c88 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000878:	f003 0320 	and.w	r3, r3, #32
 800087c:	2b00      	cmp	r3, #0
 800087e:	d008      	beq.n	8000892 <HAL_UART_IRQHandler+0x14e>
 8000880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000884:	f003 0320 	and.w	r3, r3, #32
 8000888:	2b00      	cmp	r3, #0
 800088a:	d002      	beq.n	8000892 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f000 fb09 	bl	8000ea4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	695b      	ldr	r3, [r3, #20]
 8000898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800089c:	2b40      	cmp	r3, #64	@ 0x40
 800089e:	bf0c      	ite	eq
 80008a0:	2301      	moveq	r3, #1
 80008a2:	2300      	movne	r3, #0
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ae:	f003 0308 	and.w	r3, r3, #8
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d103      	bne.n	80008be <HAL_UART_IRQHandler+0x17a>
 80008b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d04f      	beq.n	800095e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f000 fa14 	bl	8000cec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008ce:	2b40      	cmp	r3, #64	@ 0x40
 80008d0:	d141      	bne.n	8000956 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	3314      	adds	r3, #20
 80008d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80008dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80008e0:	e853 3f00 	ldrex	r3, [r3]
 80008e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80008e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80008ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	3314      	adds	r3, #20
 80008fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80008fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8000902:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000906:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800090a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800090e:	e841 2300 	strex	r3, r2, [r1]
 8000912:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8000916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d1d9      	bne.n	80008d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000922:	2b00      	cmp	r3, #0
 8000924:	d013      	beq.n	800094e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800092a:	4a8a      	ldr	r2, [pc, #552]	@ (8000b54 <HAL_UART_IRQHandler+0x410>)
 800092c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fee4 	bl	8000700 <HAL_DMA_Abort_IT>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d016      	beq.n	800096c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000944:	687a      	ldr	r2, [r7, #4]
 8000946:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000948:	4610      	mov	r0, r2
 800094a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800094c:	e00e      	b.n	800096c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f000 f9b6 	bl	8000cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000954:	e00a      	b.n	800096c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f000 f9b2 	bl	8000cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800095c:	e006      	b.n	800096c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f000 f9ae 	bl	8000cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800096a:	e18d      	b.n	8000c88 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800096c:	bf00      	nop
    return;
 800096e:	e18b      	b.n	8000c88 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000974:	2b01      	cmp	r3, #1
 8000976:	f040 8167 	bne.w	8000c48 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800097a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800097e:	f003 0310 	and.w	r3, r3, #16
 8000982:	2b00      	cmp	r3, #0
 8000984:	f000 8160 	beq.w	8000c48 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8000988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800098c:	f003 0310 	and.w	r3, r3, #16
 8000990:	2b00      	cmp	r3, #0
 8000992:	f000 8159 	beq.w	8000c48 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8000996:	2300      	movs	r3, #0
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009b6:	2b40      	cmp	r3, #64	@ 0x40
 80009b8:	f040 80ce 	bne.w	8000b58 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80009c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	f000 80a9 	beq.w	8000b24 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80009d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80009da:	429a      	cmp	r2, r3
 80009dc:	f080 80a2 	bcs.w	8000b24 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80009e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80009f2:	f000 8088 	beq.w	8000b06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	330c      	adds	r3, #12
 80009fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a04:	e853 3f00 	ldrex	r3, [r3]
 8000a08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8000a0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	330c      	adds	r3, #12
 8000a1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8000a22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000a26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8000a2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000a32:	e841 2300 	strex	r3, r2, [r1]
 8000a36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8000a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1d9      	bne.n	80009f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	3314      	adds	r3, #20
 8000a48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a4c:	e853 3f00 	ldrex	r3, [r3]
 8000a50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8000a52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000a54:	f023 0301 	bic.w	r3, r3, #1
 8000a58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	3314      	adds	r3, #20
 8000a62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8000a66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8000a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000a6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8000a72:	e841 2300 	strex	r3, r2, [r1]
 8000a76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8000a78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d1e1      	bne.n	8000a42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	3314      	adds	r3, #20
 8000a84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a88:	e853 3f00 	ldrex	r3, [r3]
 8000a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8000a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	3314      	adds	r3, #20
 8000a9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8000aa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000aa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8000aa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000aaa:	e841 2300 	strex	r3, r2, [r1]
 8000aae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8000ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1e3      	bne.n	8000a7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2220      	movs	r2, #32
 8000aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	330c      	adds	r3, #12
 8000aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ace:	e853 3f00 	ldrex	r3, [r3]
 8000ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8000ad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ad6:	f023 0310 	bic.w	r3, r3, #16
 8000ada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	330c      	adds	r3, #12
 8000ae4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000ae8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8000aea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000aec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000aee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000af0:	e841 2300 	strex	r3, r2, [r1]
 8000af4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8000af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1e3      	bne.n	8000ac4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fd8d 	bl	8000620 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2202      	movs	r2, #2
 8000b0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 f8d9 	bl	8000cd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8000b22:	e0b3      	b.n	8000c8c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000b28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	f040 80ad 	bne.w	8000c8c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b36:	69db      	ldr	r3, [r3, #28]
 8000b38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b3c:	f040 80a6 	bne.w	8000c8c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2202      	movs	r2, #2
 8000b44:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f000 f8c1 	bl	8000cd4 <HAL_UARTEx_RxEventCallback>
      return;
 8000b52:	e09b      	b.n	8000c8c <HAL_UART_IRQHandler+0x548>
 8000b54:	08000db3 	.word	0x08000db3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000b60:	b29b      	uxth	r3, r3
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f000 808e 	beq.w	8000c90 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8000b74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	f000 8089 	beq.w	8000c90 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	330c      	adds	r3, #12
 8000b84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b88:	e853 3f00 	ldrex	r3, [r3]
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8000b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8000b94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	330c      	adds	r3, #12
 8000b9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8000ba2:	647a      	str	r2, [r7, #68]	@ 0x44
 8000ba4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000ba6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000ba8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000baa:	e841 2300 	strex	r3, r2, [r1]
 8000bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8000bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1e3      	bne.n	8000b7e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	3314      	adds	r3, #20
 8000bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc0:	e853 3f00 	ldrex	r3, [r3]
 8000bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8000bc6:	6a3b      	ldr	r3, [r7, #32]
 8000bc8:	f023 0301 	bic.w	r3, r3, #1
 8000bcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	3314      	adds	r3, #20
 8000bd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000bda:	633a      	str	r2, [r7, #48]	@ 0x30
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000bde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000be0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000be2:	e841 2300 	strex	r3, r2, [r1]
 8000be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8000be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1e3      	bne.n	8000bb6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2220      	movs	r2, #32
 8000bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	330c      	adds	r3, #12
 8000c02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	e853 3f00 	ldrex	r3, [r3]
 8000c0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f023 0310 	bic.w	r3, r3, #16
 8000c12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	330c      	adds	r3, #12
 8000c1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8000c20:	61fa      	str	r2, [r7, #28]
 8000c22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000c24:	69b9      	ldr	r1, [r7, #24]
 8000c26:	69fa      	ldr	r2, [r7, #28]
 8000c28:	e841 2300 	strex	r3, r2, [r1]
 8000c2c:	617b      	str	r3, [r7, #20]
   return(result);
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1e3      	bne.n	8000bfc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2202      	movs	r2, #2
 8000c38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8000c3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8000c3e:	4619      	mov	r1, r3
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f000 f847 	bl	8000cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8000c46:	e023      	b.n	8000c90 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d009      	beq.n	8000c68 <HAL_UART_IRQHandler+0x524>
 8000c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d003      	beq.n	8000c68 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f000 f8b7 	bl	8000dd4 <UART_Transmit_IT>
    return;
 8000c66:	e014      	b.n	8000c92 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8000c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d00e      	beq.n	8000c92 <HAL_UART_IRQHandler+0x54e>
 8000c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d008      	beq.n	8000c92 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f000 f8f7 	bl	8000e74 <UART_EndTransmit_IT>
    return;
 8000c86:	e004      	b.n	8000c92 <HAL_UART_IRQHandler+0x54e>
    return;
 8000c88:	bf00      	nop
 8000c8a:	e002      	b.n	8000c92 <HAL_UART_IRQHandler+0x54e>
      return;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <HAL_UART_IRQHandler+0x54e>
      return;
 8000c90:	bf00      	nop
  }
}
 8000c92:	37e8      	adds	r7, #232	@ 0xe8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	460b      	mov	r3, r1
 8000cde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b095      	sub	sp, #84	@ 0x54
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	330c      	adds	r3, #12
 8000cfa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cfe:	e853 3f00 	ldrex	r3, [r3]
 8000d02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8000d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8000d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	330c      	adds	r3, #12
 8000d12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d14:	643a      	str	r2, [r7, #64]	@ 0x40
 8000d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000d18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000d1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000d1c:	e841 2300 	strex	r3, r2, [r1]
 8000d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8000d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1e5      	bne.n	8000cf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	3314      	adds	r3, #20
 8000d2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000d30:	6a3b      	ldr	r3, [r7, #32]
 8000d32:	e853 3f00 	ldrex	r3, [r3]
 8000d36:	61fb      	str	r3, [r7, #28]
   return(result);
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	f023 0301 	bic.w	r3, r3, #1
 8000d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3314      	adds	r3, #20
 8000d46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000d4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d50:	e841 2300 	strex	r3, r2, [r1]
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8000d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d1e5      	bne.n	8000d28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d119      	bne.n	8000d98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	330c      	adds	r3, #12
 8000d6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	e853 3f00 	ldrex	r3, [r3]
 8000d72:	60bb      	str	r3, [r7, #8]
   return(result);
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	f023 0310 	bic.w	r3, r3, #16
 8000d7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	330c      	adds	r3, #12
 8000d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000d84:	61ba      	str	r2, [r7, #24]
 8000d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000d88:	6979      	ldr	r1, [r7, #20]
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	e841 2300 	strex	r3, r2, [r1]
 8000d90:	613b      	str	r3, [r7, #16]
   return(result);
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1e5      	bne.n	8000d64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2220      	movs	r2, #32
 8000d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000da6:	bf00      	nop
 8000da8:	3754      	adds	r7, #84	@ 0x54
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b084      	sub	sp, #16
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f7ff ff7a 	bl	8000cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b21      	cmp	r3, #33	@ 0x21
 8000de6:	d13e      	bne.n	8000e66 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000df0:	d114      	bne.n	8000e1c <UART_Transmit_IT+0x48>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	691b      	ldr	r3, [r3, #16]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d110      	bne.n	8000e1c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	881b      	ldrh	r3, [r3, #0]
 8000e04:	461a      	mov	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e0e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a1b      	ldr	r3, [r3, #32]
 8000e14:	1c9a      	adds	r2, r3, #2
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	621a      	str	r2, [r3, #32]
 8000e1a:	e008      	b.n	8000e2e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	1c59      	adds	r1, r3, #1
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	6211      	str	r1, [r2, #32]
 8000e26:	781a      	ldrb	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	3b01      	subs	r3, #1
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d10f      	bne.n	8000e62 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	68da      	ldr	r2, [r3, #12]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e50:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68da      	ldr	r2, [r3, #12]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e60:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e000      	b.n	8000e68 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8000e66:	2302      	movs	r3, #2
  }
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	68da      	ldr	r2, [r3, #12]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e8a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2220      	movs	r2, #32
 8000e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff feff 	bl	8000c98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8000e9a:	2300      	movs	r3, #0
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	@ 0x30
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b22      	cmp	r3, #34	@ 0x22
 8000ebe:	f040 80aa 	bne.w	8001016 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000eca:	d115      	bne.n	8000ef8 <UART_Receive_IT+0x54>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	691b      	ldr	r3, [r3, #16]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d111      	bne.n	8000ef8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ef0:	1c9a      	adds	r2, r3, #2
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ef6:	e024      	b.n	8000f42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f06:	d007      	beq.n	8000f18 <UART_Receive_IT+0x74>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10a      	bne.n	8000f26 <UART_Receive_IT+0x82>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d106      	bne.n	8000f26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	e008      	b.n	8000f38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d15d      	bne.n	8001012 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	68da      	ldr	r2, [r3, #12]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f022 0220 	bic.w	r2, r2, #32
 8000f64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	695a      	ldr	r2, [r3, #20]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f022 0201 	bic.w	r2, r2, #1
 8000f84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2220      	movs	r2, #32
 8000f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d135      	bne.n	8001008 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	330c      	adds	r3, #12
 8000fa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	e853 3f00 	ldrex	r3, [r3]
 8000fb0:	613b      	str	r3, [r7, #16]
   return(result);
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	f023 0310 	bic.w	r3, r3, #16
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	330c      	adds	r3, #12
 8000fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fc2:	623a      	str	r2, [r7, #32]
 8000fc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000fc6:	69f9      	ldr	r1, [r7, #28]
 8000fc8:	6a3a      	ldr	r2, [r7, #32]
 8000fca:	e841 2300 	strex	r3, r2, [r1]
 8000fce:	61bb      	str	r3, [r7, #24]
   return(result);
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1e5      	bne.n	8000fa2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	2b10      	cmp	r3, #16
 8000fe2:	d10a      	bne.n	8000ffa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000ffe:	4619      	mov	r1, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff fe67 	bl	8000cd4 <HAL_UARTEx_RxEventCallback>
 8001006:	e002      	b.n	800100e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff fe4f 	bl	8000cac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800100e:	2300      	movs	r3, #0
 8001010:	e002      	b.n	8001018 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001016:	2302      	movs	r3, #2
  }
}
 8001018:	4618      	mov	r0, r3
 800101a:	3730      	adds	r7, #48	@ 0x30
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <__libc_init_array>:
 8001020:	b570      	push	{r4, r5, r6, lr}
 8001022:	4d0d      	ldr	r5, [pc, #52]	@ (8001058 <__libc_init_array+0x38>)
 8001024:	4c0d      	ldr	r4, [pc, #52]	@ (800105c <__libc_init_array+0x3c>)
 8001026:	1b64      	subs	r4, r4, r5
 8001028:	10a4      	asrs	r4, r4, #2
 800102a:	2600      	movs	r6, #0
 800102c:	42a6      	cmp	r6, r4
 800102e:	d109      	bne.n	8001044 <__libc_init_array+0x24>
 8001030:	4d0b      	ldr	r5, [pc, #44]	@ (8001060 <__libc_init_array+0x40>)
 8001032:	4c0c      	ldr	r4, [pc, #48]	@ (8001064 <__libc_init_array+0x44>)
 8001034:	f000 f818 	bl	8001068 <_init>
 8001038:	1b64      	subs	r4, r4, r5
 800103a:	10a4      	asrs	r4, r4, #2
 800103c:	2600      	movs	r6, #0
 800103e:	42a6      	cmp	r6, r4
 8001040:	d105      	bne.n	800104e <__libc_init_array+0x2e>
 8001042:	bd70      	pop	{r4, r5, r6, pc}
 8001044:	f855 3b04 	ldr.w	r3, [r5], #4
 8001048:	4798      	blx	r3
 800104a:	3601      	adds	r6, #1
 800104c:	e7ee      	b.n	800102c <__libc_init_array+0xc>
 800104e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001052:	4798      	blx	r3
 8001054:	3601      	adds	r6, #1
 8001056:	e7f2      	b.n	800103e <__libc_init_array+0x1e>
 8001058:	08001080 	.word	0x08001080
 800105c:	08001080 	.word	0x08001080
 8001060:	08001080 	.word	0x08001080
 8001064:	08001084 	.word	0x08001084

08001068 <_init>:
 8001068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106a:	bf00      	nop
 800106c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800106e:	bc08      	pop	{r3}
 8001070:	469e      	mov	lr, r3
 8001072:	4770      	bx	lr

08001074 <_fini>:
 8001074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001076:	bf00      	nop
 8001078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800107a:	bc08      	pop	{r3}
 800107c:	469e      	mov	lr, r3
 800107e:	4770      	bx	lr
