MODEL
MODEL_VERSION "v1998.8";
DESIGN "dasl2p";

/* port names and type */
INPUT S:PIN15 = CLK;
INPUT S:PIN12 = DSP_A2;
INPUT S:PIN13 = DSP_A1;
INPUT S:PIN16 = DSP_A0;
INPUT S:PIN64 = RESETn;
INPUT S:PIN35 = IOSTRn;
INPUT S:PIN36 = R_Wn;
INPUT S:PIN43 = DR0;
INPUT S:PIN2 = CINTn;
INPUT S:PIN63 = COUT;
INPUT S:PIN59 = DR1;
INPUT S:PIN27 = DSP_BX0;
INPUT S:PIN5 = BR1;
INPUT S:PIN19 = DSP_BX1;
INPUT S:PIN47 = BR0;
TRIOUT S:PIN18 = DSP_D0;
TRIOUT S:PIN17 = DSP_D1;
TRIOUT S:PIN52 = FSc0;
TRIOUT S:PIN49 = BCLK0;
TRIOUT S:PIN10 = FSc1;
TRIOUT S:PIN7 = BCLK1;
TRIOUT S:PIN44 = DCLK0;
TRIOUT S:PIN60 = DCLK1;
TRIOUT S:PIN9 = FSa1;
TRIOUT S:PIN40 = LED0a;
TRIOUT S:PIN57 = LED1a;
OUTPUT S:PIN61 = CCLK;
OUTPUT S:PIN1 = CIN;
OUTPUT S:PIN39 = LED0b;
OUTPUT S:PIN56 = LED1b;
TRIOUT S:PIN8 = FSb1;
TRIOUT S:PIN51 = FSa0;
TRIOUT S:PIN50 = FSb0;
OUTPUT S:PIN48 = BX0;
OUTPUT S:PIN6 = BX1;
OUTPUT S:PIN32 = DSP_BCLK0;
OUTPUT S:PIN22 = DSP_BCLK1;
OUTPUT S:PIN31 = DSP_BFS0;
OUTPUT S:PIN42 = DX0;
OUTPUT S:PIN58 = DX1;
OUTPUT S:PIN20 = DSP_BFS1;
OUTPUT S:PIN45 = CCS0n;
OUTPUT S:PIN62 = CCS1n;
OUTPUT S:PIN33 = DSP_BR0;
OUTPUT S:PIN34 = DSP_BR1;
OUTPUT S:PIN23 = DSP_INT3n;
OUTPUT S:PIN25 = DSP_INT0n;
OUTPUT S:PIN24 = DSP_INT1n;
OUTPUT S:PIN46 = MCLK0;
OUTPUT S:PIN4 = MCLK1;
OUTPUT S:PIN38 = TST_FS;
OUTPUT S:PIN11 = TST_M_Sn;

/* timing arc definitions */
BR1_BX0_delay: DELAY BR1 BX0;
DSP_BX0_BX0_delay: DELAY DSP_BX0 BX0;
BR0_BX1_delay: DELAY BR0 BX1;
DSP_BX1_BX1_delay: DELAY DSP_BX1 BX1;
BCLK0_DSP_BCLK0_delay: DELAY BCLK0 DSP_BCLK0;
BCLK1_DSP_BCLK1_delay: DELAY BCLK1 DSP_BCLK1;
FSc0_DSP_BFS0_delay: DELAY FSc0 DSP_BFS0;
FSc1_DSP_BFS1_delay: DELAY FSc1 DSP_BFS1;
BR0_DSP_BR0_delay: DELAY BR0 DSP_BR0;
BR1_DSP_BR1_delay: DELAY BR1 DSP_BR1;
R_Wn_DSP_D0_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D0;
DR1_DSP_D0_delay: DELAY (ENABLE_HIGH) DR1 DSP_D0;
COUT_DSP_D0_delay: DELAY (ENABLE_HIGH) COUT DSP_D0;
IOSTRn_DSP_D0_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D0;
CINTn_DSP_D0_delay: DELAY (ENABLE_HIGH) CINTn DSP_D0;
DSP_A0_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A0 DSP_D0;
DSP_A1_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A1 DSP_D0;
DR0_DSP_D0_delay: DELAY (ENABLE_HIGH) DR0 DSP_D0;
DSP_A2_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A2 DSP_D0;
R_Wn_DSP_D1_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D1;
IOSTRn_DSP_D1_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D1;
DCLK0_DSP_INT0n_delay: DELAY DCLK0 DSP_INT0n;
DCLK1_DSP_INT1n_delay: DELAY DCLK1 DSP_INT1n;
CINTn_DSP_INT3n_delay: DELAY CINTn DSP_INT3n;
DR1_DX0_delay: DELAY DR1 DX0;
DR0_DX1_delay: DELAY DR0 DX1;
RESETn_LED0a_delay: DELAY (ENABLE_HIGH) RESETn LED0a;
RESETn_LED1a_delay: DELAY (ENABLE_HIGH) RESETn LED1a;
R_Wn_DSP_D0_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D0;
R_Wn_FSc0_delay: DELAY (ENABLE_HIGH) R_Wn FSc0;
R_Wn_BCLK0_delay: DELAY (ENABLE_HIGH) R_Wn BCLK0;
R_Wn_FSc1_delay: DELAY (ENABLE_HIGH) R_Wn FSc1;
R_Wn_BCLK1_delay: DELAY (ENABLE_HIGH) R_Wn BCLK1;
R_Wn_DCLK0_delay: DELAY (ENABLE_HIGH) R_Wn DCLK0;
R_Wn_DCLK1_delay: DELAY (ENABLE_HIGH) R_Wn DCLK1;
R_Wn_FSa1_delay: DELAY (ENABLE_HIGH) R_Wn FSa1;
R_Wn_LED0a_delay: DELAY (ENABLE_HIGH) R_Wn LED0a;
R_Wn_LED1a_delay: DELAY (ENABLE_HIGH) R_Wn LED1a;
R_Wn_CCLK_delay: DELAY R_Wn CCLK;
R_Wn_CIN_delay: DELAY R_Wn CIN;
R_Wn_LED0b_delay: DELAY R_Wn LED0b;
R_Wn_LED1b_delay: DELAY R_Wn LED1b;
R_Wn_FSb1_delay: DELAY (ENABLE_HIGH) R_Wn FSb1;
R_Wn_FSa0_delay: DELAY (ENABLE_HIGH) R_Wn FSa0;
R_Wn_FSb0_delay: DELAY (ENABLE_HIGH) R_Wn FSb0;
R_Wn_BX0_delay: DELAY R_Wn BX0;
R_Wn_BX1_delay: DELAY R_Wn BX1;
R_Wn_DSP_BCLK0_delay: DELAY R_Wn DSP_BCLK0;
R_Wn_DSP_BCLK1_delay: DELAY R_Wn DSP_BCLK1;
R_Wn_DSP_BFS0_delay: DELAY R_Wn DSP_BFS0;
R_Wn_DX0_delay: DELAY R_Wn DX0;
R_Wn_DX1_delay: DELAY R_Wn DX1;
R_Wn_DSP_BFS1_delay: DELAY R_Wn DSP_BFS1;
R_Wn_CCS0n_delay: DELAY R_Wn CCS0n;
R_Wn_CCS1n_delay: DELAY R_Wn CCS1n;
IOSTRn_DSP_D0_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D0;
IOSTRn_FSc0_delay: DELAY (ENABLE_HIGH) IOSTRn FSc0;
IOSTRn_BCLK0_delay: DELAY (ENABLE_HIGH) IOSTRn BCLK0;
IOSTRn_FSc1_delay: DELAY (ENABLE_HIGH) IOSTRn FSc1;
IOSTRn_BCLK1_delay: DELAY (ENABLE_HIGH) IOSTRn BCLK1;
IOSTRn_DCLK0_delay: DELAY (ENABLE_HIGH) IOSTRn DCLK0;
IOSTRn_DCLK1_delay: DELAY (ENABLE_HIGH) IOSTRn DCLK1;
IOSTRn_FSa1_delay: DELAY (ENABLE_HIGH) IOSTRn FSa1;
IOSTRn_LED0a_delay: DELAY (ENABLE_HIGH) IOSTRn LED0a;
IOSTRn_LED1a_delay: DELAY (ENABLE_HIGH) IOSTRn LED1a;
IOSTRn_CCLK_delay: DELAY IOSTRn CCLK;
IOSTRn_CIN_delay: DELAY IOSTRn CIN;
IOSTRn_LED0b_delay: DELAY IOSTRn LED0b;
IOSTRn_LED1b_delay: DELAY IOSTRn LED1b;
IOSTRn_FSb1_delay: DELAY (ENABLE_HIGH) IOSTRn FSb1;
IOSTRn_FSa0_delay: DELAY (ENABLE_HIGH) IOSTRn FSa0;
IOSTRn_FSb0_delay: DELAY (ENABLE_HIGH) IOSTRn FSb0;
IOSTRn_BX0_delay: DELAY IOSTRn BX0;
IOSTRn_BX1_delay: DELAY IOSTRn BX1;
IOSTRn_DSP_BCLK0_delay: DELAY IOSTRn DSP_BCLK0;
IOSTRn_DSP_BCLK1_delay: DELAY IOSTRn DSP_BCLK1;
IOSTRn_DSP_BFS0_delay: DELAY IOSTRn DSP_BFS0;
IOSTRn_DX0_delay: DELAY IOSTRn DX0;
IOSTRn_DX1_delay: DELAY IOSTRn DX1;
IOSTRn_DSP_BFS1_delay: DELAY IOSTRn DSP_BFS1;
IOSTRn_CCS0n_delay: DELAY IOSTRn CCS0n;
IOSTRn_CCS1n_delay: DELAY IOSTRn CCS1n;
DSP_A0_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A0 DSP_D0;
DSP_A0_FSc0_delay: DELAY (ENABLE_HIGH) DSP_A0 FSc0;
DSP_A0_BCLK0_delay: DELAY (ENABLE_HIGH) DSP_A0 BCLK0;
DSP_A0_FSc1_delay: DELAY (ENABLE_HIGH) DSP_A0 FSc1;
DSP_A0_BCLK1_delay: DELAY (ENABLE_HIGH) DSP_A0 BCLK1;
DSP_A0_DCLK0_delay: DELAY (ENABLE_HIGH) DSP_A0 DCLK0;
DSP_A0_DCLK1_delay: DELAY (ENABLE_HIGH) DSP_A0 DCLK1;
DSP_A0_FSa1_delay: DELAY (ENABLE_HIGH) DSP_A0 FSa1;
DSP_A0_LED0a_delay: DELAY (ENABLE_HIGH) DSP_A0 LED0a;
DSP_A0_LED1a_delay: DELAY (ENABLE_HIGH) DSP_A0 LED1a;
DSP_A0_CCLK_delay: DELAY DSP_A0 CCLK;
DSP_A0_CIN_delay: DELAY DSP_A0 CIN;
DSP_A0_LED0b_delay: DELAY DSP_A0 LED0b;
DSP_A0_LED1b_delay: DELAY DSP_A0 LED1b;
DSP_A0_FSb1_delay: DELAY (ENABLE_HIGH) DSP_A0 FSb1;
DSP_A0_FSa0_delay: DELAY (ENABLE_HIGH) DSP_A0 FSa0;
DSP_A0_FSb0_delay: DELAY (ENABLE_HIGH) DSP_A0 FSb0;
DSP_A0_BX0_delay: DELAY DSP_A0 BX0;
DSP_A0_BX1_delay: DELAY DSP_A0 BX1;
DSP_A0_DSP_BCLK0_delay: DELAY DSP_A0 DSP_BCLK0;
DSP_A0_DSP_BCLK1_delay: DELAY DSP_A0 DSP_BCLK1;
DSP_A0_DSP_BFS0_delay: DELAY DSP_A0 DSP_BFS0;
DSP_A0_DX0_delay: DELAY DSP_A0 DX0;
DSP_A0_DX1_delay: DELAY DSP_A0 DX1;
DSP_A0_DSP_BFS1_delay: DELAY DSP_A0 DSP_BFS1;
DSP_A0_CCS0n_delay: DELAY DSP_A0 CCS0n;
DSP_A0_CCS1n_delay: DELAY DSP_A0 CCS1n;
DSP_A1_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A1 DSP_D0;
DSP_A1_FSc0_delay: DELAY (ENABLE_HIGH) DSP_A1 FSc0;
DSP_A1_BCLK0_delay: DELAY (ENABLE_HIGH) DSP_A1 BCLK0;
DSP_A1_FSc1_delay: DELAY (ENABLE_HIGH) DSP_A1 FSc1;
DSP_A1_BCLK1_delay: DELAY (ENABLE_HIGH) DSP_A1 BCLK1;
DSP_A1_DCLK0_delay: DELAY (ENABLE_HIGH) DSP_A1 DCLK0;
DSP_A1_DCLK1_delay: DELAY (ENABLE_HIGH) DSP_A1 DCLK1;
DSP_A1_FSa1_delay: DELAY (ENABLE_HIGH) DSP_A1 FSa1;
DSP_A1_LED0a_delay: DELAY (ENABLE_HIGH) DSP_A1 LED0a;
DSP_A1_LED1a_delay: DELAY (ENABLE_HIGH) DSP_A1 LED1a;
DSP_A1_CCLK_delay: DELAY DSP_A1 CCLK;
DSP_A1_CIN_delay: DELAY DSP_A1 CIN;
DSP_A1_LED0b_delay: DELAY DSP_A1 LED0b;
DSP_A1_LED1b_delay: DELAY DSP_A1 LED1b;
DSP_A1_FSb1_delay: DELAY (ENABLE_HIGH) DSP_A1 FSb1;
DSP_A1_FSa0_delay: DELAY (ENABLE_HIGH) DSP_A1 FSa0;
DSP_A1_FSb0_delay: DELAY (ENABLE_HIGH) DSP_A1 FSb0;
DSP_A1_BX0_delay: DELAY DSP_A1 BX0;
DSP_A1_BX1_delay: DELAY DSP_A1 BX1;
DSP_A1_DSP_BCLK0_delay: DELAY DSP_A1 DSP_BCLK0;
DSP_A1_DSP_BCLK1_delay: DELAY DSP_A1 DSP_BCLK1;
DSP_A1_DSP_BFS0_delay: DELAY DSP_A1 DSP_BFS0;
DSP_A1_DX0_delay: DELAY DSP_A1 DX0;
DSP_A1_DX1_delay: DELAY DSP_A1 DX1;
DSP_A1_DSP_BFS1_delay: DELAY DSP_A1 DSP_BFS1;
DSP_A1_CCS0n_delay: DELAY DSP_A1 CCS0n;
DSP_A1_CCS1n_delay: DELAY DSP_A1 CCS1n;
DSP_A2_DSP_D0_delay: DELAY (ENABLE_HIGH) DSP_A2 DSP_D0;
DSP_A2_FSc0_delay: DELAY (ENABLE_HIGH) DSP_A2 FSc0;
DSP_A2_BCLK0_delay: DELAY (ENABLE_HIGH) DSP_A2 BCLK0;
DSP_A2_FSc1_delay: DELAY (ENABLE_HIGH) DSP_A2 FSc1;
DSP_A2_BCLK1_delay: DELAY (ENABLE_HIGH) DSP_A2 BCLK1;
DSP_A2_DCLK0_delay: DELAY (ENABLE_HIGH) DSP_A2 DCLK0;
DSP_A2_DCLK1_delay: DELAY (ENABLE_HIGH) DSP_A2 DCLK1;
DSP_A2_FSa1_delay: DELAY (ENABLE_HIGH) DSP_A2 FSa1;
DSP_A2_LED0a_delay: DELAY (ENABLE_HIGH) DSP_A2 LED0a;
DSP_A2_LED1a_delay: DELAY (ENABLE_HIGH) DSP_A2 LED1a;
DSP_A2_CCLK_delay: DELAY DSP_A2 CCLK;
DSP_A2_CIN_delay: DELAY DSP_A2 CIN;
DSP_A2_LED0b_delay: DELAY DSP_A2 LED0b;
DSP_A2_LED1b_delay: DELAY DSP_A2 LED1b;
DSP_A2_FSb1_delay: DELAY (ENABLE_HIGH) DSP_A2 FSb1;
DSP_A2_FSa0_delay: DELAY (ENABLE_HIGH) DSP_A2 FSa0;
DSP_A2_FSb0_delay: DELAY (ENABLE_HIGH) DSP_A2 FSb0;
DSP_A2_BX0_delay: DELAY DSP_A2 BX0;
DSP_A2_BX1_delay: DELAY DSP_A2 BX1;
DSP_A2_DSP_BCLK0_delay: DELAY DSP_A2 DSP_BCLK0;
DSP_A2_DSP_BCLK1_delay: DELAY DSP_A2 DSP_BCLK1;
DSP_A2_DSP_BFS0_delay: DELAY DSP_A2 DSP_BFS0;
DSP_A2_DX0_delay: DELAY DSP_A2 DX0;
DSP_A2_DX1_delay: DELAY DSP_A2 DX1;
DSP_A2_DSP_BFS1_delay: DELAY DSP_A2 DSP_BFS1;
DSP_A2_CCS0n_delay: DELAY DSP_A2 CCS0n;
DSP_A2_CCS1n_delay: DELAY DSP_A2 CCS1n;
CLK_FSc0_delay: DELAY (ENABLE_HIGH) CLK FSc0;
CLK_BCLK0_delay: DELAY (ENABLE_HIGH) CLK BCLK0;
CLK_FSc1_delay: DELAY (ENABLE_HIGH) CLK FSc1;
CLK_BCLK1_delay: DELAY (ENABLE_HIGH) CLK BCLK1;
CLK_DCLK0_delay: DELAY (ENABLE_HIGH) CLK DCLK0;
CLK_DCLK1_delay: DELAY (ENABLE_HIGH) CLK DCLK1;
CLK_FSa1_delay: DELAY (ENABLE_HIGH) CLK FSa1;
CLK_FSb1_delay: DELAY (ENABLE_HIGH) CLK FSb1;
CLK_FSa0_delay: DELAY (ENABLE_HIGH) CLK FSa0;
CLK_FSb0_delay: DELAY (ENABLE_HIGH) CLK FSb0;
CLK_DSP_BCLK0_delay: DELAY CLK DSP_BCLK0;
CLK_DSP_BCLK1_delay: DELAY CLK DSP_BCLK1;
CLK_DSP_BFS0_delay: DELAY CLK DSP_BFS0;
CLK_DSP_BFS1_delay: DELAY CLK DSP_BFS1;
CLK_MCLK0_delay: DELAY CLK MCLK0;
CLK_MCLK1_delay: DELAY CLK MCLK1;

/* timing check arc definitions */
DSP_D0_R_Wn_setup: SETUP(POSEDGE) DSP_D0 R_Wn;
DSP_D1_R_Wn_setup: SETUP(POSEDGE) DSP_D1 R_Wn;
DSP_D0_R_Wn_hold: HOLD(POSEDGE) DSP_D0 R_Wn;
DSP_D1_R_Wn_hold: HOLD(POSEDGE) DSP_D1 R_Wn;
DSP_D0_IOSTRn_setup: SETUP(POSEDGE) DSP_D0 IOSTRn;
DSP_D1_IOSTRn_setup: SETUP(POSEDGE) DSP_D1 IOSTRn;
DSP_D0_IOSTRn_hold: HOLD(POSEDGE) DSP_D0 IOSTRn;
DSP_D1_IOSTRn_hold: HOLD(POSEDGE) DSP_D1 IOSTRn;
DSP_D0_DSP_A0_setup: SETUP(POSEDGE) DSP_D0 DSP_A0;
DSP_D1_DSP_A0_setup: SETUP(POSEDGE) DSP_D1 DSP_A0;
DSP_D0_DSP_A0_hold: HOLD(POSEDGE) DSP_D0 DSP_A0;
DSP_D1_DSP_A0_hold: HOLD(POSEDGE) DSP_D1 DSP_A0;
DSP_D0_DSP_A1_setup: SETUP(POSEDGE) DSP_D0 DSP_A1;
DSP_D1_DSP_A1_setup: SETUP(POSEDGE) DSP_D1 DSP_A1;
DSP_D0_DSP_A1_hold: HOLD(POSEDGE) DSP_D0 DSP_A1;
DSP_D1_DSP_A1_hold: HOLD(POSEDGE) DSP_D1 DSP_A1;
DSP_D0_DSP_A2_setup: SETUP(POSEDGE) DSP_D0 DSP_A2;
DSP_D1_DSP_A2_setup: SETUP(POSEDGE) DSP_D1 DSP_A2;
DSP_D0_DSP_A2_hold: HOLD(POSEDGE) DSP_D0 DSP_A2;
DSP_D1_DSP_A2_hold: HOLD(POSEDGE) DSP_D1 DSP_A2;

ENDMODEL
