==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.31 seconds. CPU system time: 3.58 seconds. Elapsed time: 46.15 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 54,624 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,500 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,532 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,549 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'relu(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:77:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_10' is marked as complete unroll implied by the pipeline pragma (nn.cpp:95:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_5' is marked as complete unroll implied by the pipeline pragma (nn.cpp:73:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_5' (nn.cpp:73:30) in function 'neural_network' completely with a factor of 43 (nn.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 19 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<17, 9>' completely with a factor of 22 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<17, 9>' completely with a factor of 8 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-178] Inlining function 'softmax(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output': Cyclic partitioning with factor 4 on dimension 1. (nn.cpp:44:13)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output': Complete partitioning on dimension 1. (nn.cpp:45:16)
INFO: [HLS 214-248] Applying array_partition to 'layer1_weight_tile': Complete partitioning on dimension 2. (nn.cpp:53:13)
INFO: [HLS 214-248] Applying array_partition to 'layer2_weight_tile': Complete partitioning on dimension 2. (nn.cpp:54:16)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (nn.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (nn.cpp:38:0)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<17, 9>(ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.71 seconds. CPU system time: 1.19 seconds. Elapsed time: 14.32 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.459 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_92_9' (nn.cpp:92) in function 'neural_network' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_10' (nn.cpp:95) in function 'neural_network' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:93:9) to (nn.cpp:92:26) in function 'neural_network'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:27:9) to (nn.cpp:28:12) in function 'neural_network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'neural_network' (nn.cpp:14:22)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.488 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (nn.cpp:62:26) in function 'neural_network'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (nn.cpp:60:19) in function 'neural_network' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_7' (nn.cpp:84:26) in function 'neural_network'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_6' (nn.cpp:82:22) in function 'neural_network' more than one sub loop.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 172 for loop 'VITIS_LOOP_62_2_VITIS_LOOP_63_3' in function 'neural_network'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_70_4' in function 'neural_network'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'neural_network' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln62_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_2_VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7, loop 'VITIS_LOOP_62_2_VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 47, loop 'VITIS_LOOP_70_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_7_VITIS_LOOP_85_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_84_7_VITIS_LOOP_85_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_92_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9'.
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_92_9' (loop 'VITIS_LOOP_92_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv_i_i_le16_out_write_ln92', nn.cpp:92) of variable 'layer2_output', nn.cpp:98 on local variable 'conv_i_i_le16_out' and 'load' operation ('conv_i_i_le16_out_load', nn.cpp:98) on local variable 'conv_i_i_le16_out'.
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_92_9' (loop 'VITIS_LOOP_92_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv_i_i_le16_out_write_ln92', nn.cpp:92) of variable 'layer2_output', nn.cpp:98 on local variable 'conv_i_i_le16_out' and 'load' operation ('conv_i_i_le16_out_load', nn.cpp:98) on local variable 'conv_i_i_le16_out'.
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_92_9' (loop 'VITIS_LOOP_92_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('conv_i_i_le16_out_write_ln92', nn.cpp:92) of variable 'layer2_output', nn.cpp:98 on local variable 'conv_i_i_le16_out' and 'load' operation ('conv_i_i_le16_out_load', nn.cpp:98) on local variable 'conv_i_i_le16_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 8, loop 'VITIS_LOOP_92_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.559 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_3'.
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_32_3' (loop 'VITIS_LOOP_32_3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between wire write operation ('output_0_write_ln34', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103) and wire read operation ('output_0_read', nn.cpp:34->nn.cpp:103) on port 'output_0' (nn.cpp:34->nn.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 30, Depth = 31, loop 'VITIS_LOOP_32_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUTO_1R' to 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3' pipeline 'VITIS_LOOP_62_2_VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_70_4' pipeline 'VITIS_LOOP_70_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_16s_24ns_24_4_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_70_4'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_70_4_layer1_bias_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_layer2_weights_ROM_AUTO_1R' to 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_layer2_weights_ROM_AUcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8' pipeline 'VITIS_LOOP_84_7_VITIS_LOOP_85_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_layer2_weights_ROM_AUcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_92_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_92_9' pipeline 'VITIS_LOOP_92_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_15ns_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_92_9'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_92_9_layer2_bias_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_18ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_26_2'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_f_x_lsb_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_32_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_32_3' pipeline 'VITIS_LOOP_32_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'neural_network' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL.
INFO: [RTGEN 206-100] Bundling port 'input_0', 'input_1', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41' and 'input_42' to AXI-Lite port INPUT.
INFO: [RTGEN 206-100] Bundling port 'output_0', 'output_1', 'output_2', 'output_3', 'output_4', 'output_5', 'output_6', 'output_7', 'output_8' and 'output_9' to AXI-Lite port OUTPUT.
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network'.
INFO: [RTMG 210-278] Implementing memory 'neural_network_layer1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'neural_network_layer1_weight_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'neural_network_layer2_weight_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.38 seconds; current allocated memory: 1.610 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for neural_network.
INFO: [VLOG 209-307] Generating Verilog RTL for neural_network.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.83 seconds. CPU system time: 5.31 seconds. Elapsed time: 75.91 seconds; current allocated memory: 165.848 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_unsw_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fcnn_unsw_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26.07 seconds. CPU system time: 1.85 seconds. Elapsed time: 27.02 seconds; current allocated memory: 6.422 MB.
