

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_75_3'
================================================================
* Date:           Tue May  7 17:59:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.593 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_3  |       27|       27|         4|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|       0|     96|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     830|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   16|     830|    284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_15s_18s_33_1_1_U20  |mul_15s_18s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_15s_18s_33_1_1_U22  |mul_15s_18s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_15s_18s_33_1_1_U28  |mul_15s_18s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U21  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U23  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U24  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U25  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U26  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U27  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U29  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U30  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U31  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U32  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U33  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U34  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_15s_33_1_1_U35  |mul_18s_15s_33_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  16|  0|  96|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |h_U    |receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R  |        4|  0|   0|    0|   193|   15|     1|         2895|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                 |        4|  0|   0|    0|   193|   15|     1|         2895|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_761_p2   |         +|   0|  0|  15|           8|           4|
    |icmp_ln75_fu_684_p2  |      icmp|   0|  0|  15|           8|           7|
    |or_ln75_1_fu_695_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln75_2_fu_706_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln75_3_fu_717_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln75_4_fu_728_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln75_5_fu_739_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln75_6_fu_750_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln75_fu_678_p2    |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          73|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    8|         16|
    |i_2_fu_118                        |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   18|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |delay_line_I_0_load_reg_1251      |  18|   0|   18|          0|
    |delay_line_I_1_load_reg_1266      |  18|   0|   18|          0|
    |delay_line_I_2_load_reg_1301      |  18|   0|   18|          0|
    |delay_line_I_3_load_reg_1306      |  18|   0|   18|          0|
    |delay_line_I_4_load_reg_1311      |  18|   0|   18|          0|
    |delay_line_I_5_load_reg_1316      |  18|   0|   18|          0|
    |delay_line_I_6_load_reg_1321      |  18|   0|   18|          0|
    |delay_line_I_7_load_reg_1326      |  18|   0|   18|          0|
    |delay_line_Q_0_load_reg_1261      |  18|   0|   18|          0|
    |delay_line_Q_1_load_reg_1336      |  18|   0|   18|          0|
    |delay_line_Q_2_load_reg_1341      |  18|   0|   18|          0|
    |delay_line_Q_3_load_reg_1346      |  18|   0|   18|          0|
    |delay_line_Q_4_load_reg_1351      |  18|   0|   18|          0|
    |delay_line_Q_5_load_reg_1356      |  18|   0|   18|          0|
    |delay_line_Q_6_load_reg_1361      |  18|   0|   18|          0|
    |delay_line_Q_7_load_reg_1366      |  18|   0|   18|          0|
    |h_load_1_reg_1271                 |  15|   0|   15|          0|
    |h_load_2_reg_1276                 |  15|   0|   15|          0|
    |h_load_3_reg_1281                 |  15|   0|   15|          0|
    |h_load_4_reg_1286                 |  15|   0|   15|          0|
    |h_load_5_reg_1291                 |  15|   0|   15|          0|
    |h_load_6_reg_1296                 |  15|   0|   15|          0|
    |h_load_7_reg_1331                 |  15|   0|   15|          0|
    |h_load_reg_1256                   |  15|   0|   15|          0|
    |i_2_fu_118                        |   8|   0|    8|          0|
    |icmp_ln75_reg_1142                |   1|   0|    1|          0|
    |trunc_ln1_reg_1376                |  17|   0|   17|          0|
    |trunc_ln77_1_reg_1381             |  17|   0|   17|          0|
    |trunc_ln77_2_reg_1386             |  17|   0|   17|          0|
    |trunc_ln77_3_reg_1391             |  17|   0|   17|          0|
    |trunc_ln77_4_reg_1396             |  17|   0|   17|          0|
    |trunc_ln77_5_reg_1401             |  17|   0|   17|          0|
    |trunc_ln77_6_reg_1406             |  17|   0|   17|          0|
    |trunc_ln77_7_reg_1411             |  17|   0|   17|          0|
    |trunc_ln78_1_reg_1416             |  17|   0|   17|          0|
    |trunc_ln78_2_reg_1421             |  17|   0|   17|          0|
    |trunc_ln78_3_reg_1426             |  17|   0|   17|          0|
    |trunc_ln78_4_reg_1431             |  17|   0|   17|          0|
    |trunc_ln78_5_reg_1436             |  17|   0|   17|          0|
    |trunc_ln78_6_reg_1441             |  17|   0|   17|          0|
    |trunc_ln78_7_reg_1446             |  17|   0|   17|          0|
    |trunc_ln_reg_1371                 |  17|   0|   17|          0|
    |zext_ln75_reg_1107                |   5|   0|   64|         59|
    |icmp_ln75_reg_1142                |  64|  32|    1|          0|
    |zext_ln75_reg_1107                |  64|  32|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 830|  64|  826|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_75_3|  return value|
|filt_I_address0          |  out|    5|   ap_memory|                             filt_I|         array|
|filt_I_ce0               |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_we0               |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_d0                |  out|   17|   ap_memory|                             filt_I|         array|
|filt_Q_address0          |  out|    5|   ap_memory|                             filt_Q|         array|
|filt_Q_ce0               |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_we0               |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_d0                |  out|   17|   ap_memory|                             filt_Q|         array|
|filt_I_1_address0        |  out|    5|   ap_memory|                           filt_I_1|         array|
|filt_I_1_ce0             |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_we0             |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_d0              |  out|   17|   ap_memory|                           filt_I_1|         array|
|filt_Q_1_address0        |  out|    5|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_ce0             |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_we0             |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_d0              |  out|   17|   ap_memory|                           filt_Q_1|         array|
|filt_I_2_address0        |  out|    5|   ap_memory|                           filt_I_2|         array|
|filt_I_2_ce0             |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_we0             |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_d0              |  out|   17|   ap_memory|                           filt_I_2|         array|
|filt_Q_2_address0        |  out|    5|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_ce0             |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_we0             |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_d0              |  out|   17|   ap_memory|                           filt_Q_2|         array|
|filt_I_3_address0        |  out|    5|   ap_memory|                           filt_I_3|         array|
|filt_I_3_ce0             |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_we0             |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_d0              |  out|   17|   ap_memory|                           filt_I_3|         array|
|filt_Q_3_address0        |  out|    5|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_ce0             |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_we0             |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_d0              |  out|   17|   ap_memory|                           filt_Q_3|         array|
|filt_I_4_address0        |  out|    5|   ap_memory|                           filt_I_4|         array|
|filt_I_4_ce0             |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_we0             |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_d0              |  out|   17|   ap_memory|                           filt_I_4|         array|
|filt_Q_4_address0        |  out|    5|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_ce0             |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_we0             |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_d0              |  out|   17|   ap_memory|                           filt_Q_4|         array|
|filt_I_5_address0        |  out|    5|   ap_memory|                           filt_I_5|         array|
|filt_I_5_ce0             |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_we0             |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_d0              |  out|   17|   ap_memory|                           filt_I_5|         array|
|filt_Q_5_address0        |  out|    5|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_ce0             |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_we0             |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_d0              |  out|   17|   ap_memory|                           filt_Q_5|         array|
|filt_I_6_address0        |  out|    5|   ap_memory|                           filt_I_6|         array|
|filt_I_6_ce0             |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_we0             |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_d0              |  out|   17|   ap_memory|                           filt_I_6|         array|
|filt_Q_6_address0        |  out|    5|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_ce0             |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_we0             |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_d0              |  out|   17|   ap_memory|                           filt_Q_6|         array|
|filt_I_7_address0        |  out|    5|   ap_memory|                           filt_I_7|         array|
|filt_I_7_ce0             |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_we0             |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_d0              |  out|   17|   ap_memory|                           filt_I_7|         array|
|filt_Q_7_address0        |  out|    5|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_ce0             |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_we0             |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_d0              |  out|   17|   ap_memory|                           filt_Q_7|         array|
|delay_line_I_0_address0  |  out|    5|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_ce0       |  out|    1|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_q0        |   in|   18|   ap_memory|                     delay_line_I_0|         array|
|delay_line_Q_0_address0  |  out|    5|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_ce0       |  out|    1|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_q0        |   in|   18|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_I_1_address0  |  out|    5|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_ce0       |  out|    1|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_q0        |   in|   18|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_2_address0  |  out|    5|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_ce0       |  out|    1|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_q0        |   in|   18|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_3_address0  |  out|    5|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_ce0       |  out|    1|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_q0        |   in|   18|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_4_address0  |  out|    5|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_ce0       |  out|    1|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_q0        |   in|   18|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_5_address0  |  out|    5|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_ce0       |  out|    1|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_q0        |   in|   18|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_6_address0  |  out|    5|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_ce0       |  out|    1|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_q0        |   in|   18|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_7_address0  |  out|    5|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_ce0       |  out|    1|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_q0        |   in|   18|   ap_memory|                     delay_line_I_7|         array|
|delay_line_Q_1_address0  |  out|    5|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_ce0       |  out|    1|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_q0        |   in|   18|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_2_address0  |  out|    5|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_ce0       |  out|    1|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_q0        |   in|   18|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_3_address0  |  out|    5|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_ce0       |  out|    1|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_q0        |   in|   18|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_4_address0  |  out|    5|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_ce0       |  out|    1|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_q0        |   in|   18|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_5_address0  |  out|    5|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_ce0       |  out|    1|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_q0        |   in|   18|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_6_address0  |  out|    5|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_ce0       |  out|    1|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_q0        |   in|   18|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_7_address0  |  out|    5|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_ce0       |  out|    1|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_q0        |   in|   18|   ap_memory|                     delay_line_Q_7|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 7 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body43.0.split"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i8 %i_2" [receiver.cpp:75]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i" [receiver.cpp:75]   --->   Operation 11 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i, i32 3, i32 7" [receiver.cpp:75]   --->   Operation 12 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %lshr_ln3" [receiver.cpp:75]   --->   Operation 13 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%delay_line_I_0_addr = getelementptr i18 %delay_line_I_0, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 14 'getelementptr' 'delay_line_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr" [receiver.cpp:77]   --->   Operation 15 'load' 'delay_line_I_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i15 %h, i64 0, i64 %i_2_cast" [receiver.cpp:77]   --->   Operation 16 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%h_load = load i8 %h_addr" [receiver.cpp:77]   --->   Operation 17 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%delay_line_Q_0_addr = getelementptr i18 %delay_line_Q_0, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 18 'getelementptr' 'delay_line_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr" [receiver.cpp:78]   --->   Operation 19 'load' 'delay_line_Q_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln75 = or i8 %i, i8 1" [receiver.cpp:75]   --->   Operation 20 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_ult  i8 %or_ln75, i8 193" [receiver.cpp:75]   --->   Operation 21 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.end62.exitStub, void %for.body43.1" [receiver.cpp:75]   --->   Operation 22 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %or_ln75" [receiver.cpp:75]   --->   Operation 23 'zext' 'zext_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%delay_line_I_1_addr = getelementptr i18 %delay_line_I_1, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 24 'getelementptr' 'delay_line_I_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:77]   --->   Operation 25 'load' 'delay_line_I_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln75_1" [receiver.cpp:77]   --->   Operation 26 'getelementptr' 'h_addr_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%h_load_1 = load i8 %h_addr_1" [receiver.cpp:77]   --->   Operation 27 'load' 'h_load_1' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%delay_line_Q_1_addr = getelementptr i18 %delay_line_Q_1, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 28 'getelementptr' 'delay_line_Q_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln75_1 = or i8 %i, i8 2" [receiver.cpp:75]   --->   Operation 29 'or' 'or_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %or_ln75_1" [receiver.cpp:77]   --->   Operation 30 'zext' 'zext_ln77' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%delay_line_I_2_addr = getelementptr i18 %delay_line_I_2, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 31 'getelementptr' 'delay_line_I_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln77" [receiver.cpp:77]   --->   Operation 32 'getelementptr' 'h_addr_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%h_load_2 = load i8 %h_addr_2" [receiver.cpp:77]   --->   Operation 33 'load' 'h_load_2' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%delay_line_Q_2_addr = getelementptr i18 %delay_line_Q_2, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 34 'getelementptr' 'delay_line_Q_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln75_2 = or i8 %i, i8 3" [receiver.cpp:75]   --->   Operation 35 'or' 'or_ln75_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %or_ln75_2" [receiver.cpp:77]   --->   Operation 36 'zext' 'zext_ln77_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%delay_line_I_3_addr = getelementptr i18 %delay_line_I_3, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 37 'getelementptr' 'delay_line_I_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr i15 %h, i64 0, i64 %zext_ln77_1" [receiver.cpp:77]   --->   Operation 38 'getelementptr' 'h_addr_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%h_load_3 = load i8 %h_addr_3" [receiver.cpp:77]   --->   Operation 39 'load' 'h_load_3' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%delay_line_Q_3_addr = getelementptr i18 %delay_line_Q_3, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 40 'getelementptr' 'delay_line_Q_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln75_3 = or i8 %i, i8 4" [receiver.cpp:75]   --->   Operation 41 'or' 'or_ln75_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i8 %or_ln75_3" [receiver.cpp:77]   --->   Operation 42 'zext' 'zext_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%delay_line_I_4_addr = getelementptr i18 %delay_line_I_4, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 43 'getelementptr' 'delay_line_I_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr i15 %h, i64 0, i64 %zext_ln77_2" [receiver.cpp:77]   --->   Operation 44 'getelementptr' 'h_addr_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%h_load_4 = load i8 %h_addr_4" [receiver.cpp:77]   --->   Operation 45 'load' 'h_load_4' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%delay_line_Q_4_addr = getelementptr i18 %delay_line_Q_4, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 46 'getelementptr' 'delay_line_Q_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln75_4 = or i8 %i, i8 5" [receiver.cpp:75]   --->   Operation 47 'or' 'or_ln75_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i8 %or_ln75_4" [receiver.cpp:77]   --->   Operation 48 'zext' 'zext_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%delay_line_I_5_addr = getelementptr i18 %delay_line_I_5, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 49 'getelementptr' 'delay_line_I_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%h_addr_5 = getelementptr i15 %h, i64 0, i64 %zext_ln77_3" [receiver.cpp:77]   --->   Operation 50 'getelementptr' 'h_addr_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%h_load_5 = load i8 %h_addr_5" [receiver.cpp:77]   --->   Operation 51 'load' 'h_load_5' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%delay_line_Q_5_addr = getelementptr i18 %delay_line_Q_5, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 52 'getelementptr' 'delay_line_Q_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln75_5 = or i8 %i, i8 6" [receiver.cpp:75]   --->   Operation 53 'or' 'or_ln75_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i8 %or_ln75_5" [receiver.cpp:77]   --->   Operation 54 'zext' 'zext_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%delay_line_I_6_addr = getelementptr i18 %delay_line_I_6, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 55 'getelementptr' 'delay_line_I_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%h_addr_6 = getelementptr i15 %h, i64 0, i64 %zext_ln77_4" [receiver.cpp:77]   --->   Operation 56 'getelementptr' 'h_addr_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%h_load_6 = load i8 %h_addr_6" [receiver.cpp:77]   --->   Operation 57 'load' 'h_load_6' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%delay_line_Q_6_addr = getelementptr i18 %delay_line_Q_6, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 58 'getelementptr' 'delay_line_Q_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln75_6 = or i8 %i, i8 7" [receiver.cpp:75]   --->   Operation 59 'or' 'or_ln75_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i8 %or_ln75_6" [receiver.cpp:77]   --->   Operation 60 'zext' 'zext_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%delay_line_I_7_addr = getelementptr i18 %delay_line_I_7, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 61 'getelementptr' 'delay_line_I_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:77]   --->   Operation 62 'load' 'delay_line_I_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:77]   --->   Operation 63 'load' 'delay_line_I_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:77]   --->   Operation 64 'load' 'delay_line_I_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:77]   --->   Operation 65 'load' 'delay_line_I_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:77]   --->   Operation 66 'load' 'delay_line_I_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:77]   --->   Operation 67 'load' 'delay_line_I_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%h_addr_7 = getelementptr i15 %h, i64 0, i64 %zext_ln77_5" [receiver.cpp:77]   --->   Operation 68 'getelementptr' 'h_addr_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%h_load_7 = load i8 %h_addr_7" [receiver.cpp:77]   --->   Operation 69 'load' 'h_load_7' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%delay_line_Q_7_addr = getelementptr i18 %delay_line_Q_7, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 70 'getelementptr' 'delay_line_Q_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:78]   --->   Operation 71 'load' 'delay_line_Q_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:78]   --->   Operation 72 'load' 'delay_line_Q_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:78]   --->   Operation 73 'load' 'delay_line_Q_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:78]   --->   Operation 74 'load' 'delay_line_Q_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:78]   --->   Operation 75 'load' 'delay_line_Q_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:78]   --->   Operation 76 'load' 'delay_line_Q_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:78]   --->   Operation 77 'load' 'delay_line_Q_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 78 [1/1] (1.91ns)   --->   "%add_ln75 = add i8 %i, i8 8" [receiver.cpp:75]   --->   Operation 78 'add' 'add_ln75' <Predicate = (icmp_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 %add_ln75, i8 %i_2" [receiver.cpp:75]   --->   Operation 79 'store' 'store_ln75' <Predicate = (icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr" [receiver.cpp:77]   --->   Operation 80 'load' 'delay_line_I_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%h_load = load i8 %h_addr" [receiver.cpp:77]   --->   Operation 81 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr" [receiver.cpp:78]   --->   Operation 82 'load' 'delay_line_Q_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:77]   --->   Operation 83 'load' 'delay_line_I_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%h_load_1 = load i8 %h_addr_1" [receiver.cpp:77]   --->   Operation 84 'load' 'h_load_1' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%h_load_2 = load i8 %h_addr_2" [receiver.cpp:77]   --->   Operation 85 'load' 'h_load_2' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%h_load_3 = load i8 %h_addr_3" [receiver.cpp:77]   --->   Operation 86 'load' 'h_load_3' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%h_load_4 = load i8 %h_addr_4" [receiver.cpp:77]   --->   Operation 87 'load' 'h_load_4' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%h_load_5 = load i8 %h_addr_5" [receiver.cpp:77]   --->   Operation 88 'load' 'h_load_5' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%h_load_6 = load i8 %h_addr_6" [receiver.cpp:77]   --->   Operation 89 'load' 'h_load_6' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:77]   --->   Operation 90 'load' 'delay_line_I_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:77]   --->   Operation 91 'load' 'delay_line_I_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:77]   --->   Operation 92 'load' 'delay_line_I_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:77]   --->   Operation 93 'load' 'delay_line_I_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:77]   --->   Operation 94 'load' 'delay_line_I_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 95 [1/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:77]   --->   Operation 95 'load' 'delay_line_I_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%h_load_7 = load i8 %h_addr_7" [receiver.cpp:77]   --->   Operation 96 'load' 'h_load_7' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:78]   --->   Operation 97 'load' 'delay_line_Q_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:78]   --->   Operation 98 'load' 'delay_line_Q_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:78]   --->   Operation 99 'load' 'delay_line_Q_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:78]   --->   Operation 100 'load' 'delay_line_Q_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:78]   --->   Operation 101 'load' 'delay_line_Q_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:78]   --->   Operation 102 'load' 'delay_line_Q_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:78]   --->   Operation 103 'load' 'delay_line_Q_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i18 %delay_line_I_0_load" [receiver.cpp:77]   --->   Operation 104 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i15 %h_load" [receiver.cpp:77]   --->   Operation 105 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (5.59ns)   --->   "%mul_ln77 = mul i33 %sext_ln77_1, i33 %sext_ln77" [receiver.cpp:77]   --->   Operation 106 'mul' 'mul_ln77' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i18 %delay_line_Q_0_load" [receiver.cpp:78]   --->   Operation 108 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (5.59ns)   --->   "%mul_ln78 = mul i33 %sext_ln78, i33 %sext_ln77_1" [receiver.cpp:78]   --->   Operation 109 'mul' 'mul_ln78' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 110 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i18 %delay_line_I_1_load" [receiver.cpp:77]   --->   Operation 111 'sext' 'sext_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i15 %h_load_1" [receiver.cpp:77]   --->   Operation 112 'sext' 'sext_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (5.59ns)   --->   "%mul_ln77_1 = mul i33 %sext_ln77_3, i33 %sext_ln77_2" [receiver.cpp:77]   --->   Operation 113 'mul' 'mul_ln77_1' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_1, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 114 'partselect' 'trunc_ln77_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i15 %h_load_2" [receiver.cpp:77]   --->   Operation 115 'sext' 'sext_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i15 %h_load_3" [receiver.cpp:77]   --->   Operation 116 'sext' 'sext_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i15 %h_load_4" [receiver.cpp:77]   --->   Operation 117 'sext' 'sext_ln77_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln77_7 = sext i15 %h_load_5" [receiver.cpp:77]   --->   Operation 118 'sext' 'sext_ln77_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln77_8 = sext i15 %h_load_6" [receiver.cpp:77]   --->   Operation 119 'sext' 'sext_ln77_8' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln77_9 = sext i18 %delay_line_I_2_load" [receiver.cpp:77]   --->   Operation 120 'sext' 'sext_ln77_9' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (5.59ns)   --->   "%mul_ln77_2 = mul i33 %sext_ln77_9, i33 %sext_ln77_4" [receiver.cpp:77]   --->   Operation 121 'mul' 'mul_ln77_2' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_2, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 122 'partselect' 'trunc_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln77_10 = sext i18 %delay_line_I_3_load" [receiver.cpp:77]   --->   Operation 123 'sext' 'sext_ln77_10' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (5.59ns)   --->   "%mul_ln77_3 = mul i33 %sext_ln77_10, i33 %sext_ln77_5" [receiver.cpp:77]   --->   Operation 124 'mul' 'mul_ln77_3' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_3, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 125 'partselect' 'trunc_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln77_11 = sext i18 %delay_line_I_4_load" [receiver.cpp:77]   --->   Operation 126 'sext' 'sext_ln77_11' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (5.59ns)   --->   "%mul_ln77_4 = mul i33 %sext_ln77_11, i33 %sext_ln77_6" [receiver.cpp:77]   --->   Operation 127 'mul' 'mul_ln77_4' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_4, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 128 'partselect' 'trunc_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln77_12 = sext i18 %delay_line_I_5_load" [receiver.cpp:77]   --->   Operation 129 'sext' 'sext_ln77_12' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (5.59ns)   --->   "%mul_ln77_5 = mul i33 %sext_ln77_12, i33 %sext_ln77_7" [receiver.cpp:77]   --->   Operation 130 'mul' 'mul_ln77_5' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_5, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 131 'partselect' 'trunc_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln77_13 = sext i18 %delay_line_I_6_load" [receiver.cpp:77]   --->   Operation 132 'sext' 'sext_ln77_13' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (5.59ns)   --->   "%mul_ln77_6 = mul i33 %sext_ln77_13, i33 %sext_ln77_8" [receiver.cpp:77]   --->   Operation 133 'mul' 'mul_ln77_6' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_6, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 134 'partselect' 'trunc_ln77_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln77_14 = sext i18 %delay_line_I_7_load" [receiver.cpp:77]   --->   Operation 135 'sext' 'sext_ln77_14' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln77_15 = sext i15 %h_load_7" [receiver.cpp:77]   --->   Operation 136 'sext' 'sext_ln77_15' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (5.59ns)   --->   "%mul_ln77_7 = mul i33 %sext_ln77_15, i33 %sext_ln77_14" [receiver.cpp:77]   --->   Operation 137 'mul' 'mul_ln77_7' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_7, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 138 'partselect' 'trunc_ln77_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i18 %delay_line_Q_1_load" [receiver.cpp:78]   --->   Operation 139 'sext' 'sext_ln78_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (5.59ns)   --->   "%mul_ln78_1 = mul i33 %sext_ln78_1, i33 %sext_ln77_3" [receiver.cpp:78]   --->   Operation 140 'mul' 'mul_ln78_1' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_1, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 141 'partselect' 'trunc_ln78_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i18 %delay_line_Q_2_load" [receiver.cpp:78]   --->   Operation 142 'sext' 'sext_ln78_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (5.59ns)   --->   "%mul_ln78_2 = mul i33 %sext_ln78_2, i33 %sext_ln77_4" [receiver.cpp:78]   --->   Operation 143 'mul' 'mul_ln78_2' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_2, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 144 'partselect' 'trunc_ln78_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln78_3 = sext i18 %delay_line_Q_3_load" [receiver.cpp:78]   --->   Operation 145 'sext' 'sext_ln78_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln78_3 = mul i33 %sext_ln78_3, i33 %sext_ln77_5" [receiver.cpp:78]   --->   Operation 146 'mul' 'mul_ln78_3' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_3, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 147 'partselect' 'trunc_ln78_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln78_4 = sext i18 %delay_line_Q_4_load" [receiver.cpp:78]   --->   Operation 148 'sext' 'sext_ln78_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln78_4 = mul i33 %sext_ln78_4, i33 %sext_ln77_6" [receiver.cpp:78]   --->   Operation 149 'mul' 'mul_ln78_4' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_4, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 150 'partselect' 'trunc_ln78_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln78_5 = sext i18 %delay_line_Q_5_load" [receiver.cpp:78]   --->   Operation 151 'sext' 'sext_ln78_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (5.59ns)   --->   "%mul_ln78_5 = mul i33 %sext_ln78_5, i33 %sext_ln77_7" [receiver.cpp:78]   --->   Operation 152 'mul' 'mul_ln78_5' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_5, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 153 'partselect' 'trunc_ln78_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln78_6 = sext i18 %delay_line_Q_6_load" [receiver.cpp:78]   --->   Operation 154 'sext' 'sext_ln78_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (5.59ns)   --->   "%mul_ln78_6 = mul i33 %sext_ln78_6, i33 %sext_ln77_8" [receiver.cpp:78]   --->   Operation 155 'mul' 'mul_ln78_6' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_6, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 156 'partselect' 'trunc_ln78_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln78_7 = sext i18 %delay_line_Q_7_load" [receiver.cpp:78]   --->   Operation 157 'sext' 'sext_ln78_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (5.59ns)   --->   "%mul_ln78_7 = mul i33 %sext_ln78_7, i33 %sext_ln77_15" [receiver.cpp:78]   --->   Operation 158 'mul' 'mul_ln78_7' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_7, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 159 'partselect' 'trunc_ln78_7' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [receiver.cpp:75]   --->   Operation 161 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%filt_I_addr_1 = getelementptr i17 %filt_I, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 162 'getelementptr' 'filt_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln, i5 %filt_I_addr_1" [receiver.cpp:77]   --->   Operation 163 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%filt_Q_addr_1 = getelementptr i17 %filt_Q, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 164 'getelementptr' 'filt_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln1, i5 %filt_Q_addr_1" [receiver.cpp:78]   --->   Operation 165 'store' 'store_ln78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%filt_I_1_addr = getelementptr i17 %filt_I_1, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 167 'getelementptr' 'filt_I_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%filt_Q_1_addr = getelementptr i17 %filt_Q_1, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 168 'getelementptr' 'filt_Q_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%filt_I_2_addr = getelementptr i17 %filt_I_2, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 169 'getelementptr' 'filt_I_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%filt_Q_2_addr = getelementptr i17 %filt_Q_2, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 170 'getelementptr' 'filt_Q_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%filt_I_3_addr = getelementptr i17 %filt_I_3, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 171 'getelementptr' 'filt_I_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%filt_Q_3_addr = getelementptr i17 %filt_Q_3, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 172 'getelementptr' 'filt_Q_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%filt_I_4_addr = getelementptr i17 %filt_I_4, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 173 'getelementptr' 'filt_I_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%filt_Q_4_addr = getelementptr i17 %filt_Q_4, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 174 'getelementptr' 'filt_Q_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%filt_I_5_addr = getelementptr i17 %filt_I_5, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 175 'getelementptr' 'filt_I_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%filt_Q_5_addr = getelementptr i17 %filt_Q_5, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 176 'getelementptr' 'filt_Q_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%filt_I_6_addr = getelementptr i17 %filt_I_6, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 177 'getelementptr' 'filt_I_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%filt_Q_6_addr = getelementptr i17 %filt_Q_6, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 178 'getelementptr' 'filt_Q_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%filt_I_7_addr = getelementptr i17 %filt_I_7, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 179 'getelementptr' 'filt_I_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_1, i5 %filt_I_1_addr" [receiver.cpp:77]   --->   Operation 180 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_2, i5 %filt_I_2_addr" [receiver.cpp:77]   --->   Operation 181 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_3, i5 %filt_I_3_addr" [receiver.cpp:77]   --->   Operation 182 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_4, i5 %filt_I_4_addr" [receiver.cpp:77]   --->   Operation 183 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_5, i5 %filt_I_5_addr" [receiver.cpp:77]   --->   Operation 184 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_6, i5 %filt_I_6_addr" [receiver.cpp:77]   --->   Operation 185 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_7, i5 %filt_I_7_addr" [receiver.cpp:77]   --->   Operation 186 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%filt_Q_7_addr = getelementptr i17 %filt_Q_7, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 187 'getelementptr' 'filt_Q_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_1, i5 %filt_Q_1_addr" [receiver.cpp:78]   --->   Operation 188 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_2, i5 %filt_Q_2_addr" [receiver.cpp:78]   --->   Operation 189 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_3, i5 %filt_Q_3_addr" [receiver.cpp:78]   --->   Operation 190 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_4, i5 %filt_Q_4_addr" [receiver.cpp:78]   --->   Operation 191 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_5, i5 %filt_Q_5_addr" [receiver.cpp:78]   --->   Operation 192 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_6, i5 %filt_Q_6_addr" [receiver.cpp:78]   --->   Operation 193 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_7, i5 %filt_Q_7_addr" [receiver.cpp:78]   --->   Operation 194 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body43.0.split" [receiver.cpp:75]   --->   Operation 195 'br' 'br_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filt_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_line_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ delay_line_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                   (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
i                     (load             ) [ 00000]
i_2_cast              (zext             ) [ 00000]
lshr_ln3              (partselect       ) [ 00000]
zext_ln75             (zext             ) [ 01111]
delay_line_I_0_addr   (getelementptr    ) [ 01100]
h_addr                (getelementptr    ) [ 01100]
delay_line_Q_0_addr   (getelementptr    ) [ 01100]
or_ln75               (or               ) [ 00000]
icmp_ln75             (icmp             ) [ 01111]
br_ln75               (br               ) [ 00000]
zext_ln75_1           (zext             ) [ 00000]
delay_line_I_1_addr   (getelementptr    ) [ 01100]
h_addr_1              (getelementptr    ) [ 01100]
delay_line_Q_1_addr   (getelementptr    ) [ 01100]
or_ln75_1             (or               ) [ 00000]
zext_ln77             (zext             ) [ 00000]
delay_line_I_2_addr   (getelementptr    ) [ 01100]
h_addr_2              (getelementptr    ) [ 01100]
delay_line_Q_2_addr   (getelementptr    ) [ 01100]
or_ln75_2             (or               ) [ 00000]
zext_ln77_1           (zext             ) [ 00000]
delay_line_I_3_addr   (getelementptr    ) [ 01100]
h_addr_3              (getelementptr    ) [ 01100]
delay_line_Q_3_addr   (getelementptr    ) [ 01100]
or_ln75_3             (or               ) [ 00000]
zext_ln77_2           (zext             ) [ 00000]
delay_line_I_4_addr   (getelementptr    ) [ 01100]
h_addr_4              (getelementptr    ) [ 01100]
delay_line_Q_4_addr   (getelementptr    ) [ 01100]
or_ln75_4             (or               ) [ 00000]
zext_ln77_3           (zext             ) [ 00000]
delay_line_I_5_addr   (getelementptr    ) [ 01100]
h_addr_5              (getelementptr    ) [ 01100]
delay_line_Q_5_addr   (getelementptr    ) [ 01100]
or_ln75_5             (or               ) [ 00000]
zext_ln77_4           (zext             ) [ 00000]
delay_line_I_6_addr   (getelementptr    ) [ 01100]
h_addr_6              (getelementptr    ) [ 01100]
delay_line_Q_6_addr   (getelementptr    ) [ 01100]
or_ln75_6             (or               ) [ 00000]
zext_ln77_5           (zext             ) [ 00000]
delay_line_I_7_addr   (getelementptr    ) [ 01100]
h_addr_7              (getelementptr    ) [ 01100]
delay_line_Q_7_addr   (getelementptr    ) [ 01100]
add_ln75              (add              ) [ 00000]
store_ln75            (store            ) [ 00000]
delay_line_I_0_load   (load             ) [ 01010]
h_load                (load             ) [ 01010]
delay_line_Q_0_load   (load             ) [ 01010]
delay_line_I_1_load   (load             ) [ 01010]
h_load_1              (load             ) [ 01010]
h_load_2              (load             ) [ 01010]
h_load_3              (load             ) [ 01010]
h_load_4              (load             ) [ 01010]
h_load_5              (load             ) [ 01010]
h_load_6              (load             ) [ 01010]
delay_line_I_2_load   (load             ) [ 01010]
delay_line_I_3_load   (load             ) [ 01010]
delay_line_I_4_load   (load             ) [ 01010]
delay_line_I_5_load   (load             ) [ 01010]
delay_line_I_6_load   (load             ) [ 01010]
delay_line_I_7_load   (load             ) [ 01010]
h_load_7              (load             ) [ 01010]
delay_line_Q_1_load   (load             ) [ 01010]
delay_line_Q_2_load   (load             ) [ 01010]
delay_line_Q_3_load   (load             ) [ 01010]
delay_line_Q_4_load   (load             ) [ 01010]
delay_line_Q_5_load   (load             ) [ 01010]
delay_line_Q_6_load   (load             ) [ 01010]
delay_line_Q_7_load   (load             ) [ 01010]
sext_ln77             (sext             ) [ 00000]
sext_ln77_1           (sext             ) [ 00000]
mul_ln77              (mul              ) [ 00000]
trunc_ln              (partselect       ) [ 01001]
sext_ln78             (sext             ) [ 00000]
mul_ln78              (mul              ) [ 00000]
trunc_ln1             (partselect       ) [ 01001]
sext_ln77_2           (sext             ) [ 00000]
sext_ln77_3           (sext             ) [ 00000]
mul_ln77_1            (mul              ) [ 00000]
trunc_ln77_1          (partselect       ) [ 01001]
sext_ln77_4           (sext             ) [ 00000]
sext_ln77_5           (sext             ) [ 00000]
sext_ln77_6           (sext             ) [ 00000]
sext_ln77_7           (sext             ) [ 00000]
sext_ln77_8           (sext             ) [ 00000]
sext_ln77_9           (sext             ) [ 00000]
mul_ln77_2            (mul              ) [ 00000]
trunc_ln77_2          (partselect       ) [ 01001]
sext_ln77_10          (sext             ) [ 00000]
mul_ln77_3            (mul              ) [ 00000]
trunc_ln77_3          (partselect       ) [ 01001]
sext_ln77_11          (sext             ) [ 00000]
mul_ln77_4            (mul              ) [ 00000]
trunc_ln77_4          (partselect       ) [ 01001]
sext_ln77_12          (sext             ) [ 00000]
mul_ln77_5            (mul              ) [ 00000]
trunc_ln77_5          (partselect       ) [ 01001]
sext_ln77_13          (sext             ) [ 00000]
mul_ln77_6            (mul              ) [ 00000]
trunc_ln77_6          (partselect       ) [ 01001]
sext_ln77_14          (sext             ) [ 00000]
sext_ln77_15          (sext             ) [ 00000]
mul_ln77_7            (mul              ) [ 00000]
trunc_ln77_7          (partselect       ) [ 01001]
sext_ln78_1           (sext             ) [ 00000]
mul_ln78_1            (mul              ) [ 00000]
trunc_ln78_1          (partselect       ) [ 01001]
sext_ln78_2           (sext             ) [ 00000]
mul_ln78_2            (mul              ) [ 00000]
trunc_ln78_2          (partselect       ) [ 01001]
sext_ln78_3           (sext             ) [ 00000]
mul_ln78_3            (mul              ) [ 00000]
trunc_ln78_3          (partselect       ) [ 01001]
sext_ln78_4           (sext             ) [ 00000]
mul_ln78_4            (mul              ) [ 00000]
trunc_ln78_4          (partselect       ) [ 01001]
sext_ln78_5           (sext             ) [ 00000]
mul_ln78_5            (mul              ) [ 00000]
trunc_ln78_5          (partselect       ) [ 01001]
sext_ln78_6           (sext             ) [ 00000]
mul_ln78_6            (mul              ) [ 00000]
trunc_ln78_6          (partselect       ) [ 01001]
sext_ln78_7           (sext             ) [ 00000]
mul_ln78_7            (mul              ) [ 00000]
trunc_ln78_7          (partselect       ) [ 01001]
specpipeline_ln0      (specpipeline     ) [ 00000]
specloopname_ln75     (specloopname     ) [ 00000]
filt_I_addr_1         (getelementptr    ) [ 00000]
store_ln77            (store            ) [ 00000]
filt_Q_addr_1         (getelementptr    ) [ 00000]
store_ln78            (store            ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
filt_I_1_addr         (getelementptr    ) [ 00000]
filt_Q_1_addr         (getelementptr    ) [ 00000]
filt_I_2_addr         (getelementptr    ) [ 00000]
filt_Q_2_addr         (getelementptr    ) [ 00000]
filt_I_3_addr         (getelementptr    ) [ 00000]
filt_Q_3_addr         (getelementptr    ) [ 00000]
filt_I_4_addr         (getelementptr    ) [ 00000]
filt_Q_4_addr         (getelementptr    ) [ 00000]
filt_I_5_addr         (getelementptr    ) [ 00000]
filt_Q_5_addr         (getelementptr    ) [ 00000]
filt_I_6_addr         (getelementptr    ) [ 00000]
filt_Q_6_addr         (getelementptr    ) [ 00000]
filt_I_7_addr         (getelementptr    ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
store_ln77            (store            ) [ 00000]
filt_Q_7_addr         (getelementptr    ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
store_ln78            (store            ) [ 00000]
br_ln75               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filt_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt_Q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filt_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filt_Q_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filt_I_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filt_Q_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filt_I_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filt_Q_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filt_I_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filt_Q_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filt_I_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="filt_Q_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="filt_I_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="filt_Q_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="filt_I_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="filt_Q_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="delay_line_I_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="h">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="delay_line_Q_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_I_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delay_line_I_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_line_I_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_line_I_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delay_line_I_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="delay_line_I_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="delay_line_I_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delay_line_Q_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delay_line_Q_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delay_line_Q_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="delay_line_Q_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="delay_line_Q_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="delay_line_Q_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="delay_line_Q_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="delay_line_I_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_0_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_0_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="h_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="15" slack="0"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="8" bw="8" slack="0"/>
<pin id="152" dir="0" index="9" bw="15" slack="2147483647"/>
<pin id="153" dir="0" index="10" bw="0" slack="0"/>
<pin id="155" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="13" bw="15" slack="0"/>
<pin id="157" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="16" bw="8" slack="0"/>
<pin id="160" dir="0" index="17" bw="15" slack="2147483647"/>
<pin id="161" dir="0" index="18" bw="0" slack="0"/>
<pin id="163" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="21" bw="15" slack="2147483647"/>
<pin id="165" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="25" bw="15" slack="2147483647"/>
<pin id="169" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="28" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="29" bw="15" slack="2147483647"/>
<pin id="173" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="15" slack="1"/>
<pin id="150" dir="1" index="7" bw="15" slack="1"/>
<pin id="154" dir="1" index="11" bw="15" slack="1"/>
<pin id="158" dir="1" index="15" bw="15" slack="1"/>
<pin id="162" dir="1" index="19" bw="15" slack="1"/>
<pin id="166" dir="1" index="23" bw="15" slack="1"/>
<pin id="170" dir="1" index="27" bw="15" slack="1"/>
<pin id="174" dir="1" index="31" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 h_load_1/1 h_load_2/1 h_load_3/1 h_load_4/1 h_load_5/1 h_load_6/1 h_load_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="delay_line_Q_0_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_0_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_0_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="delay_line_I_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_1_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_1_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="h_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="delay_line_Q_1_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="delay_line_I_2_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_2_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="h_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="delay_line_Q_2_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="delay_line_I_3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_3_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="h_addr_3_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="delay_line_Q_3_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="delay_line_I_4_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_4_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="h_addr_4_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_4/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="delay_line_Q_4_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_4_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="delay_line_I_5_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_5_addr/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="h_addr_5_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_5/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="delay_line_Q_5_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_5_addr/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="delay_line_I_6_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_6_addr/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="h_addr_6_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="delay_line_Q_6_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_6_addr/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="delay_line_I_7_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="18" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_7_addr/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_2_load/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_3_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_4_load/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_5_load/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_6_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_7_load/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="h_addr_7_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="15" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_7/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="delay_line_Q_7_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_7_addr/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_1_load/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_2_load/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_3_load/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_4_load/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_5_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_6_load/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_7_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="filt_I_addr_1_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="17" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="3"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_addr_1/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln77_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="17" slack="1"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="filt_Q_addr_1_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="3"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_addr_1/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln78_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="17" slack="1"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="filt_I_1_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="3"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_1_addr/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="filt_Q_1_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="3"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_1_addr/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="filt_I_2_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="3"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_2_addr/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="filt_Q_2_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="17" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="3"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_2_addr/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="filt_I_3_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="17" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="3"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_3_addr/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="filt_Q_3_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="17" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="3"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_3_addr/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="filt_I_4_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="3"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_4_addr/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="filt_Q_4_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="17" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="3"/>
<pin id="506" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_4_addr/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="filt_I_5_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="3"/>
<pin id="513" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_5_addr/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="filt_Q_5_addr_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="17" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="3"/>
<pin id="520" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_5_addr/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="filt_I_6_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="17" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="3"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_6_addr/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="filt_Q_6_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="17" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="3"/>
<pin id="534" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_6_addr/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="filt_I_7_addr_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="17" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="3"/>
<pin id="541" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_7_addr/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln77_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="17" slack="1"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln77_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="17" slack="1"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln77_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="17" slack="1"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln77_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="17" slack="1"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln77_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="17" slack="1"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln77_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="17" slack="1"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln77_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="17" slack="1"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="filt_Q_7_addr_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="3"/>
<pin id="590" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_7_addr/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln78_access_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="17" slack="1"/>
<pin id="596" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln78_access_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="17" slack="1"/>
<pin id="602" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln78_access_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="17" slack="1"/>
<pin id="608" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln78_access_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="17" slack="1"/>
<pin id="614" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln78_access_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="0" index="1" bw="17" slack="1"/>
<pin id="620" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln78_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="17" slack="1"/>
<pin id="626" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln78_access_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="17" slack="1"/>
<pin id="632" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln0_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="i_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="i_2_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="lshr_ln3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="0" index="3" bw="4" slack="0"/>
<pin id="653" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln75_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln75_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln75_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln75_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln75_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln77_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="or_ln75_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_2/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln77_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln75_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_3/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln77_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="or_ln75_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_4/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln77_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_ln75_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_5/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln77_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln75_6_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_6/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln77_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_5/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln75_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="0"/>
<pin id="764" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln75_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln77_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="18" slack="1"/>
<pin id="774" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln77_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="15" slack="1"/>
<pin id="777" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_1/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="mul_ln77_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="15" slack="0"/>
<pin id="780" dir="0" index="1" bw="18" slack="0"/>
<pin id="781" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="17" slack="0"/>
<pin id="786" dir="0" index="1" bw="33" slack="0"/>
<pin id="787" dir="0" index="2" bw="6" slack="0"/>
<pin id="788" dir="0" index="3" bw="7" slack="0"/>
<pin id="789" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln78_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="18" slack="1"/>
<pin id="796" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="mul_ln78_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="18" slack="0"/>
<pin id="799" dir="0" index="1" bw="15" slack="0"/>
<pin id="800" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="17" slack="0"/>
<pin id="805" dir="0" index="1" bw="33" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="0" index="3" bw="7" slack="0"/>
<pin id="808" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln77_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="18" slack="1"/>
<pin id="815" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_2/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln77_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="15" slack="1"/>
<pin id="818" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_3/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="mul_ln77_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="15" slack="0"/>
<pin id="821" dir="0" index="1" bw="18" slack="0"/>
<pin id="822" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_1/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln77_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="17" slack="0"/>
<pin id="827" dir="0" index="1" bw="33" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="7" slack="0"/>
<pin id="830" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_1/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln77_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="15" slack="1"/>
<pin id="837" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_4/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln77_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="15" slack="1"/>
<pin id="840" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_5/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln77_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="1"/>
<pin id="843" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_6/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln77_7_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="15" slack="1"/>
<pin id="846" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_7/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln77_8_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="1"/>
<pin id="849" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_8/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln77_9_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="18" slack="1"/>
<pin id="852" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_9/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="mul_ln77_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="18" slack="0"/>
<pin id="855" dir="0" index="1" bw="15" slack="0"/>
<pin id="856" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_2/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln77_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="0"/>
<pin id="861" dir="0" index="1" bw="33" slack="0"/>
<pin id="862" dir="0" index="2" bw="6" slack="0"/>
<pin id="863" dir="0" index="3" bw="7" slack="0"/>
<pin id="864" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_2/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln77_10_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="18" slack="1"/>
<pin id="871" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_10/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="mul_ln77_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="18" slack="0"/>
<pin id="874" dir="0" index="1" bw="15" slack="0"/>
<pin id="875" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_3/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="trunc_ln77_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="17" slack="0"/>
<pin id="880" dir="0" index="1" bw="33" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="0" index="3" bw="7" slack="0"/>
<pin id="883" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_3/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sext_ln77_11_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="1"/>
<pin id="890" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_11/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="mul_ln77_4_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="18" slack="0"/>
<pin id="893" dir="0" index="1" bw="15" slack="0"/>
<pin id="894" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_4/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln77_4_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="17" slack="0"/>
<pin id="899" dir="0" index="1" bw="33" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="0" index="3" bw="7" slack="0"/>
<pin id="902" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_4/3 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln77_12_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="18" slack="1"/>
<pin id="909" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_12/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="mul_ln77_5_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="0"/>
<pin id="912" dir="0" index="1" bw="15" slack="0"/>
<pin id="913" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_5/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln77_5_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="17" slack="0"/>
<pin id="918" dir="0" index="1" bw="33" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="7" slack="0"/>
<pin id="921" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_5/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln77_13_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="18" slack="1"/>
<pin id="928" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_13/3 "/>
</bind>
</comp>

<comp id="929" class="1004" name="mul_ln77_6_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="18" slack="0"/>
<pin id="931" dir="0" index="1" bw="15" slack="0"/>
<pin id="932" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_6/3 "/>
</bind>
</comp>

<comp id="935" class="1004" name="trunc_ln77_6_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="17" slack="0"/>
<pin id="937" dir="0" index="1" bw="33" slack="0"/>
<pin id="938" dir="0" index="2" bw="6" slack="0"/>
<pin id="939" dir="0" index="3" bw="7" slack="0"/>
<pin id="940" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_6/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln77_14_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="18" slack="1"/>
<pin id="947" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_14/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln77_15_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="15" slack="1"/>
<pin id="950" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_15/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="mul_ln77_7_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="15" slack="0"/>
<pin id="953" dir="0" index="1" bw="18" slack="0"/>
<pin id="954" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_7/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln77_7_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="17" slack="0"/>
<pin id="959" dir="0" index="1" bw="33" slack="0"/>
<pin id="960" dir="0" index="2" bw="6" slack="0"/>
<pin id="961" dir="0" index="3" bw="7" slack="0"/>
<pin id="962" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_7/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln78_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="18" slack="1"/>
<pin id="969" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_1/3 "/>
</bind>
</comp>

<comp id="970" class="1004" name="mul_ln78_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="18" slack="0"/>
<pin id="972" dir="0" index="1" bw="15" slack="0"/>
<pin id="973" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_1/3 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln78_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="17" slack="0"/>
<pin id="978" dir="0" index="1" bw="33" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="0" index="3" bw="7" slack="0"/>
<pin id="981" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_1/3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln78_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="18" slack="1"/>
<pin id="988" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_2/3 "/>
</bind>
</comp>

<comp id="989" class="1004" name="mul_ln78_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="18" slack="0"/>
<pin id="991" dir="0" index="1" bw="15" slack="0"/>
<pin id="992" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_2/3 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln78_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="17" slack="0"/>
<pin id="997" dir="0" index="1" bw="33" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_2/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln78_3_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="18" slack="1"/>
<pin id="1007" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_3/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="mul_ln78_3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="18" slack="0"/>
<pin id="1010" dir="0" index="1" bw="15" slack="0"/>
<pin id="1011" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_3/3 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln78_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="17" slack="0"/>
<pin id="1016" dir="0" index="1" bw="33" slack="0"/>
<pin id="1017" dir="0" index="2" bw="6" slack="0"/>
<pin id="1018" dir="0" index="3" bw="7" slack="0"/>
<pin id="1019" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_3/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln78_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="18" slack="1"/>
<pin id="1026" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_4/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="mul_ln78_4_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="18" slack="0"/>
<pin id="1029" dir="0" index="1" bw="15" slack="0"/>
<pin id="1030" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_4/3 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln78_4_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="17" slack="0"/>
<pin id="1035" dir="0" index="1" bw="33" slack="0"/>
<pin id="1036" dir="0" index="2" bw="6" slack="0"/>
<pin id="1037" dir="0" index="3" bw="7" slack="0"/>
<pin id="1038" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_4/3 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln78_5_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="18" slack="1"/>
<pin id="1045" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_5/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="mul_ln78_5_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="18" slack="0"/>
<pin id="1048" dir="0" index="1" bw="15" slack="0"/>
<pin id="1049" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_5/3 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="trunc_ln78_5_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="17" slack="0"/>
<pin id="1054" dir="0" index="1" bw="33" slack="0"/>
<pin id="1055" dir="0" index="2" bw="6" slack="0"/>
<pin id="1056" dir="0" index="3" bw="7" slack="0"/>
<pin id="1057" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_5/3 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln78_6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="18" slack="1"/>
<pin id="1064" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_6/3 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="mul_ln78_6_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="18" slack="0"/>
<pin id="1067" dir="0" index="1" bw="15" slack="0"/>
<pin id="1068" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_6/3 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="trunc_ln78_6_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="17" slack="0"/>
<pin id="1073" dir="0" index="1" bw="33" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="0" index="3" bw="7" slack="0"/>
<pin id="1076" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_6/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln78_7_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="18" slack="1"/>
<pin id="1083" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_7/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="mul_ln78_7_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="18" slack="0"/>
<pin id="1086" dir="0" index="1" bw="15" slack="0"/>
<pin id="1087" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_7/3 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="trunc_ln78_7_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="17" slack="0"/>
<pin id="1092" dir="0" index="1" bw="33" slack="0"/>
<pin id="1093" dir="0" index="2" bw="6" slack="0"/>
<pin id="1094" dir="0" index="3" bw="7" slack="0"/>
<pin id="1095" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_7/3 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="i_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="zext_ln75_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="3"/>
<pin id="1109" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="delay_line_I_0_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="1"/>
<pin id="1129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_0_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="h_addr_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="1137" class="1005" name="delay_line_Q_0_addr_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="5" slack="1"/>
<pin id="1139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_0_addr "/>
</bind>
</comp>

<comp id="1142" class="1005" name="icmp_ln75_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="delay_line_I_1_addr_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="1"/>
<pin id="1148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_1_addr "/>
</bind>
</comp>

<comp id="1151" class="1005" name="h_addr_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="delay_line_Q_1_addr_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="1"/>
<pin id="1158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_1_addr "/>
</bind>
</comp>

<comp id="1161" class="1005" name="delay_line_I_2_addr_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="1"/>
<pin id="1163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_2_addr "/>
</bind>
</comp>

<comp id="1166" class="1005" name="h_addr_2_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_2 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="delay_line_Q_2_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="1"/>
<pin id="1173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_2_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="delay_line_I_3_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="5" slack="1"/>
<pin id="1178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_3_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="h_addr_3_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_3 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="delay_line_Q_3_addr_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="5" slack="1"/>
<pin id="1188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_3_addr "/>
</bind>
</comp>

<comp id="1191" class="1005" name="delay_line_I_4_addr_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="1"/>
<pin id="1193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_4_addr "/>
</bind>
</comp>

<comp id="1196" class="1005" name="h_addr_4_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="1"/>
<pin id="1198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_4 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="delay_line_Q_4_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="5" slack="1"/>
<pin id="1203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_4_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="delay_line_I_5_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="5" slack="1"/>
<pin id="1208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_5_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="h_addr_5_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="1"/>
<pin id="1213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_5 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="delay_line_Q_5_addr_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="1"/>
<pin id="1218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_5_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="delay_line_I_6_addr_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="5" slack="1"/>
<pin id="1223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_6_addr "/>
</bind>
</comp>

<comp id="1226" class="1005" name="h_addr_6_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="1"/>
<pin id="1228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_6 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="delay_line_Q_6_addr_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="5" slack="1"/>
<pin id="1233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_6_addr "/>
</bind>
</comp>

<comp id="1236" class="1005" name="delay_line_I_7_addr_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="5" slack="1"/>
<pin id="1238" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_7_addr "/>
</bind>
</comp>

<comp id="1241" class="1005" name="h_addr_7_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="1"/>
<pin id="1243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_7 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="delay_line_Q_7_addr_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="5" slack="1"/>
<pin id="1248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_7_addr "/>
</bind>
</comp>

<comp id="1251" class="1005" name="delay_line_I_0_load_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="18" slack="1"/>
<pin id="1253" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_0_load "/>
</bind>
</comp>

<comp id="1256" class="1005" name="h_load_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="15" slack="1"/>
<pin id="1258" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load "/>
</bind>
</comp>

<comp id="1261" class="1005" name="delay_line_Q_0_load_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="18" slack="1"/>
<pin id="1263" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_0_load "/>
</bind>
</comp>

<comp id="1266" class="1005" name="delay_line_I_1_load_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="18" slack="1"/>
<pin id="1268" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_1_load "/>
</bind>
</comp>

<comp id="1271" class="1005" name="h_load_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="15" slack="1"/>
<pin id="1273" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="h_load_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="15" slack="1"/>
<pin id="1278" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="h_load_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="15" slack="1"/>
<pin id="1283" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="h_load_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="15" slack="1"/>
<pin id="1288" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_4 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="h_load_5_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="15" slack="1"/>
<pin id="1293" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_5 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="h_load_6_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="15" slack="1"/>
<pin id="1298" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_6 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="delay_line_I_2_load_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="18" slack="1"/>
<pin id="1303" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_2_load "/>
</bind>
</comp>

<comp id="1306" class="1005" name="delay_line_I_3_load_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="18" slack="1"/>
<pin id="1308" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_3_load "/>
</bind>
</comp>

<comp id="1311" class="1005" name="delay_line_I_4_load_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="18" slack="1"/>
<pin id="1313" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_4_load "/>
</bind>
</comp>

<comp id="1316" class="1005" name="delay_line_I_5_load_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="18" slack="1"/>
<pin id="1318" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_5_load "/>
</bind>
</comp>

<comp id="1321" class="1005" name="delay_line_I_6_load_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="18" slack="1"/>
<pin id="1323" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_6_load "/>
</bind>
</comp>

<comp id="1326" class="1005" name="delay_line_I_7_load_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="18" slack="1"/>
<pin id="1328" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_7_load "/>
</bind>
</comp>

<comp id="1331" class="1005" name="h_load_7_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="15" slack="1"/>
<pin id="1333" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h_load_7 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="delay_line_Q_1_load_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="18" slack="1"/>
<pin id="1338" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_1_load "/>
</bind>
</comp>

<comp id="1341" class="1005" name="delay_line_Q_2_load_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="18" slack="1"/>
<pin id="1343" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_2_load "/>
</bind>
</comp>

<comp id="1346" class="1005" name="delay_line_Q_3_load_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="18" slack="1"/>
<pin id="1348" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_3_load "/>
</bind>
</comp>

<comp id="1351" class="1005" name="delay_line_Q_4_load_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="18" slack="1"/>
<pin id="1353" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_4_load "/>
</bind>
</comp>

<comp id="1356" class="1005" name="delay_line_Q_5_load_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="18" slack="1"/>
<pin id="1358" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_5_load "/>
</bind>
</comp>

<comp id="1361" class="1005" name="delay_line_Q_6_load_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="18" slack="1"/>
<pin id="1363" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_6_load "/>
</bind>
</comp>

<comp id="1366" class="1005" name="delay_line_Q_7_load_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="18" slack="1"/>
<pin id="1368" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_7_load "/>
</bind>
</comp>

<comp id="1371" class="1005" name="trunc_ln_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="17" slack="1"/>
<pin id="1373" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1376" class="1005" name="trunc_ln1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="17" slack="1"/>
<pin id="1378" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="trunc_ln77_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="17" slack="1"/>
<pin id="1383" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="trunc_ln77_2_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="17" slack="1"/>
<pin id="1388" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="trunc_ln77_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="17" slack="1"/>
<pin id="1393" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="trunc_ln77_4_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="17" slack="1"/>
<pin id="1398" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_4 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="trunc_ln77_5_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="17" slack="1"/>
<pin id="1403" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_5 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="trunc_ln77_6_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="17" slack="1"/>
<pin id="1408" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_6 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="trunc_ln77_7_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="17" slack="1"/>
<pin id="1413" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_7 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="trunc_ln78_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="17" slack="1"/>
<pin id="1418" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="trunc_ln78_2_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="17" slack="1"/>
<pin id="1423" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="trunc_ln78_3_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="17" slack="1"/>
<pin id="1428" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_3 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="trunc_ln78_4_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="17" slack="1"/>
<pin id="1433" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_4 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="trunc_ln78_5_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="17" slack="1"/>
<pin id="1438" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_5 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="trunc_ln78_6_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="17" slack="1"/>
<pin id="1443" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_6 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="trunc_ln78_7_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="17" slack="1"/>
<pin id="1448" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="175"><net_src comp="135" pin="3"/><net_sink comp="142" pin=18"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="142" pin=16"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="142" pin=13"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="142" pin=10"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="142" pin=8"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="142" pin=5"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="76" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="217" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="239" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="261" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="283" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="305" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="327" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="210" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="232" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="254" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="276" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="298" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="320" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="378" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="4" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="6" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="8" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="10" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="12" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="14" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="16" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="18" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="20" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="22" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="24" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="26" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="453" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="467" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="481" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="495" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="509" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="523" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="537" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="460" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="474" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="488" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="616"><net_src comp="502" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="516" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="530" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="586" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="654"><net_src comp="70" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="640" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="72" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="74" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="661"><net_src comp="648" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="668"><net_src comp="658" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="669"><net_src comp="658" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="670"><net_src comp="658" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="671"><net_src comp="658" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="672"><net_src comp="658" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="673"><net_src comp="658" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="674"><net_src comp="658" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="675"><net_src comp="658" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="676"><net_src comp="658" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="677"><net_src comp="658" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="682"><net_src comp="640" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="78" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="80" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="678" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="699"><net_src comp="640" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="82" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="710"><net_src comp="640" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="84" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="721"><net_src comp="640" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="86" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="732"><net_src comp="640" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="88" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="743"><net_src comp="640" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="754"><net_src comp="640" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="92" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="765"><net_src comp="640" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="94" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="772" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="98" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="100" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="775" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="96" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="98" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="100" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="96" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="98" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="100" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="835" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="865"><net_src comp="96" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="853" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="98" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="100" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="838" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="884"><net_src comp="96" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="872" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="98" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="887"><net_src comp="100" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="841" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="903"><net_src comp="96" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="891" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="98" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="100" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="844" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="96" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="98" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="100" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="933"><net_src comp="926" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="847" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="941"><net_src comp="96" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="98" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="100" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="955"><net_src comp="948" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="945" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="963"><net_src comp="96" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="98" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="966"><net_src comp="100" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="974"><net_src comp="967" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="816" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="982"><net_src comp="96" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="98" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="100" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="993"><net_src comp="986" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="835" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="96" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="98" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="100" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="838" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1020"><net_src comp="96" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1022"><net_src comp="98" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1023"><net_src comp="100" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1031"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="841" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1039"><net_src comp="96" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1041"><net_src comp="98" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1042"><net_src comp="100" pin="0"/><net_sink comp="1033" pin=3"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="844" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1058"><net_src comp="96" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="98" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="100" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="847" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1077"><net_src comp="96" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="98" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="100" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="948" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1096"><net_src comp="96" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="98" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="100" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1103"><net_src comp="118" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1110"><net_src comp="658" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1114"><net_src comp="1107" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1116"><net_src comp="1107" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1117"><net_src comp="1107" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1118"><net_src comp="1107" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1119"><net_src comp="1107" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1120"><net_src comp="1107" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1121"><net_src comp="1107" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1122"><net_src comp="1107" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1123"><net_src comp="1107" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1124"><net_src comp="1107" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1125"><net_src comp="1107" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1126"><net_src comp="1107" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="1130"><net_src comp="122" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1135"><net_src comp="135" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="142" pin=18"/></net>

<net id="1140"><net_src comp="176" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1145"><net_src comp="684" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="189" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1154"><net_src comp="202" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="142" pin=16"/></net>

<net id="1159"><net_src comp="210" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1164"><net_src comp="217" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1169"><net_src comp="224" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="142" pin=13"/></net>

<net id="1174"><net_src comp="232" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1179"><net_src comp="239" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1184"><net_src comp="246" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="1189"><net_src comp="254" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1194"><net_src comp="261" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1199"><net_src comp="268" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="1204"><net_src comp="276" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1209"><net_src comp="283" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1214"><net_src comp="290" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="1219"><net_src comp="298" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1224"><net_src comp="305" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1229"><net_src comp="312" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1234"><net_src comp="320" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1239"><net_src comp="327" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1244"><net_src comp="370" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1249"><net_src comp="378" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1254"><net_src comp="129" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1259"><net_src comp="142" pin="31"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1264"><net_src comp="183" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1269"><net_src comp="196" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1274"><net_src comp="142" pin="27"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1279"><net_src comp="142" pin="23"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1284"><net_src comp="142" pin="19"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1289"><net_src comp="142" pin="15"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1294"><net_src comp="142" pin="11"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1299"><net_src comp="142" pin="7"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1304"><net_src comp="334" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1309"><net_src comp="340" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1314"><net_src comp="346" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1319"><net_src comp="352" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1324"><net_src comp="358" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1329"><net_src comp="364" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1334"><net_src comp="142" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1339"><net_src comp="385" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1344"><net_src comp="391" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1349"><net_src comp="397" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1354"><net_src comp="403" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1359"><net_src comp="409" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1364"><net_src comp="415" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1369"><net_src comp="421" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1374"><net_src comp="784" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="1379"><net_src comp="803" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1384"><net_src comp="825" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1389"><net_src comp="859" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1394"><net_src comp="878" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1399"><net_src comp="897" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1404"><net_src comp="916" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1409"><net_src comp="935" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1414"><net_src comp="957" pin="4"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1419"><net_src comp="976" pin="4"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1424"><net_src comp="995" pin="4"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1429"><net_src comp="1014" pin="4"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1434"><net_src comp="1033" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1439"><net_src comp="1052" pin="4"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1444"><net_src comp="1071" pin="4"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1449"><net_src comp="1090" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="629" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filt_I | {4 }
	Port: filt_Q | {4 }
	Port: filt_I_1 | {4 }
	Port: filt_Q_1 | {4 }
	Port: filt_I_2 | {4 }
	Port: filt_Q_2 | {4 }
	Port: filt_I_3 | {4 }
	Port: filt_Q_3 | {4 }
	Port: filt_I_4 | {4 }
	Port: filt_Q_4 | {4 }
	Port: filt_I_5 | {4 }
	Port: filt_Q_5 | {4 }
	Port: filt_I_6 | {4 }
	Port: filt_Q_6 | {4 }
	Port: filt_I_7 | {4 }
	Port: filt_Q_7 | {4 }
	Port: delay_line_I_0 | {}
	Port: h | {}
	Port: delay_line_Q_0 | {}
	Port: delay_line_I_1 | {}
	Port: delay_line_I_2 | {}
	Port: delay_line_I_3 | {}
	Port: delay_line_I_4 | {}
	Port: delay_line_I_5 | {}
	Port: delay_line_I_6 | {}
	Port: delay_line_I_7 | {}
	Port: delay_line_Q_1 | {}
	Port: delay_line_Q_2 | {}
	Port: delay_line_Q_3 | {}
	Port: delay_line_Q_4 | {}
	Port: delay_line_Q_5 | {}
	Port: delay_line_Q_6 | {}
	Port: delay_line_Q_7 | {}
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_0 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : h | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_0 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_I_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_75_3 : delay_line_Q_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		i_2_cast : 2
		lshr_ln3 : 2
		zext_ln75 : 3
		delay_line_I_0_addr : 4
		delay_line_I_0_load : 5
		h_addr : 3
		h_load : 4
		delay_line_Q_0_addr : 4
		delay_line_Q_0_load : 5
		or_ln75 : 2
		icmp_ln75 : 2
		br_ln75 : 3
		zext_ln75_1 : 2
		delay_line_I_1_addr : 4
		delay_line_I_1_load : 5
		h_addr_1 : 3
		h_load_1 : 4
		delay_line_Q_1_addr : 4
		or_ln75_1 : 2
		zext_ln77 : 2
		delay_line_I_2_addr : 4
		h_addr_2 : 3
		h_load_2 : 4
		delay_line_Q_2_addr : 4
		or_ln75_2 : 2
		zext_ln77_1 : 2
		delay_line_I_3_addr : 4
		h_addr_3 : 3
		h_load_3 : 4
		delay_line_Q_3_addr : 4
		or_ln75_3 : 2
		zext_ln77_2 : 2
		delay_line_I_4_addr : 4
		h_addr_4 : 3
		h_load_4 : 4
		delay_line_Q_4_addr : 4
		or_ln75_4 : 2
		zext_ln77_3 : 2
		delay_line_I_5_addr : 4
		h_addr_5 : 3
		h_load_5 : 4
		delay_line_Q_5_addr : 4
		or_ln75_5 : 2
		zext_ln77_4 : 2
		delay_line_I_6_addr : 4
		h_addr_6 : 3
		h_load_6 : 4
		delay_line_Q_6_addr : 4
		or_ln75_6 : 2
		zext_ln77_5 : 2
		delay_line_I_7_addr : 4
		delay_line_I_2_load : 5
		delay_line_I_3_load : 5
		delay_line_I_4_load : 5
		delay_line_I_5_load : 5
		delay_line_I_6_load : 5
		delay_line_I_7_load : 5
		h_addr_7 : 3
		h_load_7 : 4
		delay_line_Q_7_addr : 4
		delay_line_Q_1_load : 5
		delay_line_Q_2_load : 5
		delay_line_Q_3_load : 5
		delay_line_Q_4_load : 5
		delay_line_Q_5_load : 5
		delay_line_Q_6_load : 5
		delay_line_Q_7_load : 5
		add_ln75 : 2
		store_ln75 : 3
	State 2
	State 3
		mul_ln77 : 1
		trunc_ln : 2
		mul_ln78 : 1
		trunc_ln1 : 2
		mul_ln77_1 : 1
		trunc_ln77_1 : 2
		mul_ln77_2 : 1
		trunc_ln77_2 : 2
		mul_ln77_3 : 1
		trunc_ln77_3 : 2
		mul_ln77_4 : 1
		trunc_ln77_4 : 2
		mul_ln77_5 : 1
		trunc_ln77_5 : 2
		mul_ln77_6 : 1
		trunc_ln77_6 : 2
		mul_ln77_7 : 1
		trunc_ln77_7 : 2
		mul_ln78_1 : 1
		trunc_ln78_1 : 2
		mul_ln78_2 : 1
		trunc_ln78_2 : 2
		mul_ln78_3 : 1
		trunc_ln78_3 : 2
		mul_ln78_4 : 1
		trunc_ln78_4 : 2
		mul_ln78_5 : 1
		trunc_ln78_5 : 2
		mul_ln78_6 : 1
		trunc_ln78_6 : 2
		mul_ln78_7 : 1
		trunc_ln78_7 : 2
	State 4
		store_ln77 : 1
		store_ln78 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln78 : 1
		store_ln78 : 1
		store_ln78 : 1
		store_ln78 : 1
		store_ln78 : 1
		store_ln78 : 1
		store_ln78 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    mul_ln77_fu_778   |    1    |    0    |    6    |
|          |    mul_ln78_fu_797   |    1    |    0    |    6    |
|          |   mul_ln77_1_fu_819  |    1    |    0    |    6    |
|          |   mul_ln77_2_fu_853  |    1    |    0    |    6    |
|          |   mul_ln77_3_fu_872  |    1    |    0    |    6    |
|          |   mul_ln77_4_fu_891  |    1    |    0    |    6    |
|          |   mul_ln77_5_fu_910  |    1    |    0    |    6    |
|    mul   |   mul_ln77_6_fu_929  |    1    |    0    |    6    |
|          |   mul_ln77_7_fu_951  |    1    |    0    |    6    |
|          |   mul_ln78_1_fu_970  |    1    |    0    |    6    |
|          |   mul_ln78_2_fu_989  |    1    |    0    |    6    |
|          |  mul_ln78_3_fu_1008  |    1    |    0    |    6    |
|          |  mul_ln78_4_fu_1027  |    1    |    0    |    6    |
|          |  mul_ln78_5_fu_1046  |    1    |    0    |    6    |
|          |  mul_ln78_6_fu_1065  |    1    |    0    |    6    |
|          |  mul_ln78_7_fu_1084  |    1    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln75_fu_684   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln75_fu_761   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    i_2_cast_fu_643   |    0    |    0    |    0    |
|          |   zext_ln75_fu_658   |    0    |    0    |    0    |
|          |  zext_ln75_1_fu_690  |    0    |    0    |    0    |
|          |   zext_ln77_fu_701   |    0    |    0    |    0    |
|   zext   |  zext_ln77_1_fu_712  |    0    |    0    |    0    |
|          |  zext_ln77_2_fu_723  |    0    |    0    |    0    |
|          |  zext_ln77_3_fu_734  |    0    |    0    |    0    |
|          |  zext_ln77_4_fu_745  |    0    |    0    |    0    |
|          |  zext_ln77_5_fu_756  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    lshr_ln3_fu_648   |    0    |    0    |    0    |
|          |    trunc_ln_fu_784   |    0    |    0    |    0    |
|          |   trunc_ln1_fu_803   |    0    |    0    |    0    |
|          |  trunc_ln77_1_fu_825 |    0    |    0    |    0    |
|          |  trunc_ln77_2_fu_859 |    0    |    0    |    0    |
|          |  trunc_ln77_3_fu_878 |    0    |    0    |    0    |
|          |  trunc_ln77_4_fu_897 |    0    |    0    |    0    |
|          |  trunc_ln77_5_fu_916 |    0    |    0    |    0    |
|partselect|  trunc_ln77_6_fu_935 |    0    |    0    |    0    |
|          |  trunc_ln77_7_fu_957 |    0    |    0    |    0    |
|          |  trunc_ln78_1_fu_976 |    0    |    0    |    0    |
|          |  trunc_ln78_2_fu_995 |    0    |    0    |    0    |
|          | trunc_ln78_3_fu_1014 |    0    |    0    |    0    |
|          | trunc_ln78_4_fu_1033 |    0    |    0    |    0    |
|          | trunc_ln78_5_fu_1052 |    0    |    0    |    0    |
|          | trunc_ln78_6_fu_1071 |    0    |    0    |    0    |
|          | trunc_ln78_7_fu_1090 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln75_fu_678    |    0    |    0    |    0    |
|          |   or_ln75_1_fu_695   |    0    |    0    |    0    |
|          |   or_ln75_2_fu_706   |    0    |    0    |    0    |
|    or    |   or_ln75_3_fu_717   |    0    |    0    |    0    |
|          |   or_ln75_4_fu_728   |    0    |    0    |    0    |
|          |   or_ln75_5_fu_739   |    0    |    0    |    0    |
|          |   or_ln75_6_fu_750   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln77_fu_772   |    0    |    0    |    0    |
|          |  sext_ln77_1_fu_775  |    0    |    0    |    0    |
|          |   sext_ln78_fu_794   |    0    |    0    |    0    |
|          |  sext_ln77_2_fu_813  |    0    |    0    |    0    |
|          |  sext_ln77_3_fu_816  |    0    |    0    |    0    |
|          |  sext_ln77_4_fu_835  |    0    |    0    |    0    |
|          |  sext_ln77_5_fu_838  |    0    |    0    |    0    |
|          |  sext_ln77_6_fu_841  |    0    |    0    |    0    |
|          |  sext_ln77_7_fu_844  |    0    |    0    |    0    |
|          |  sext_ln77_8_fu_847  |    0    |    0    |    0    |
|          |  sext_ln77_9_fu_850  |    0    |    0    |    0    |
|   sext   |  sext_ln77_10_fu_869 |    0    |    0    |    0    |
|          |  sext_ln77_11_fu_888 |    0    |    0    |    0    |
|          |  sext_ln77_12_fu_907 |    0    |    0    |    0    |
|          |  sext_ln77_13_fu_926 |    0    |    0    |    0    |
|          |  sext_ln77_14_fu_945 |    0    |    0    |    0    |
|          |  sext_ln77_15_fu_948 |    0    |    0    |    0    |
|          |  sext_ln78_1_fu_967  |    0    |    0    |    0    |
|          |  sext_ln78_2_fu_986  |    0    |    0    |    0    |
|          |  sext_ln78_3_fu_1005 |    0    |    0    |    0    |
|          |  sext_ln78_4_fu_1024 |    0    |    0    |    0    |
|          |  sext_ln78_5_fu_1043 |    0    |    0    |    0    |
|          |  sext_ln78_6_fu_1062 |    0    |    0    |    0    |
|          |  sext_ln78_7_fu_1081 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    16   |    0    |   126   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|delay_line_I_0_addr_reg_1127|    5   |
|delay_line_I_0_load_reg_1251|   18   |
|delay_line_I_1_addr_reg_1146|    5   |
|delay_line_I_1_load_reg_1266|   18   |
|delay_line_I_2_addr_reg_1161|    5   |
|delay_line_I_2_load_reg_1301|   18   |
|delay_line_I_3_addr_reg_1176|    5   |
|delay_line_I_3_load_reg_1306|   18   |
|delay_line_I_4_addr_reg_1191|    5   |
|delay_line_I_4_load_reg_1311|   18   |
|delay_line_I_5_addr_reg_1206|    5   |
|delay_line_I_5_load_reg_1316|   18   |
|delay_line_I_6_addr_reg_1221|    5   |
|delay_line_I_6_load_reg_1321|   18   |
|delay_line_I_7_addr_reg_1236|    5   |
|delay_line_I_7_load_reg_1326|   18   |
|delay_line_Q_0_addr_reg_1137|    5   |
|delay_line_Q_0_load_reg_1261|   18   |
|delay_line_Q_1_addr_reg_1156|    5   |
|delay_line_Q_1_load_reg_1336|   18   |
|delay_line_Q_2_addr_reg_1171|    5   |
|delay_line_Q_2_load_reg_1341|   18   |
|delay_line_Q_3_addr_reg_1186|    5   |
|delay_line_Q_3_load_reg_1346|   18   |
|delay_line_Q_4_addr_reg_1201|    5   |
|delay_line_Q_4_load_reg_1351|   18   |
|delay_line_Q_5_addr_reg_1216|    5   |
|delay_line_Q_5_load_reg_1356|   18   |
|delay_line_Q_6_addr_reg_1231|    5   |
|delay_line_Q_6_load_reg_1361|   18   |
|delay_line_Q_7_addr_reg_1246|    5   |
|delay_line_Q_7_load_reg_1366|   18   |
|      h_addr_1_reg_1151     |    8   |
|      h_addr_2_reg_1166     |    8   |
|      h_addr_3_reg_1181     |    8   |
|      h_addr_4_reg_1196     |    8   |
|      h_addr_5_reg_1211     |    8   |
|      h_addr_6_reg_1226     |    8   |
|      h_addr_7_reg_1241     |    8   |
|       h_addr_reg_1132      |    8   |
|      h_load_1_reg_1271     |   15   |
|      h_load_2_reg_1276     |   15   |
|      h_load_3_reg_1281     |   15   |
|      h_load_4_reg_1286     |   15   |
|      h_load_5_reg_1291     |   15   |
|      h_load_6_reg_1296     |   15   |
|      h_load_7_reg_1331     |   15   |
|       h_load_reg_1256      |   15   |
|        i_2_reg_1100        |    8   |
|     icmp_ln75_reg_1142     |    1   |
|     trunc_ln1_reg_1376     |   17   |
|    trunc_ln77_1_reg_1381   |   17   |
|    trunc_ln77_2_reg_1386   |   17   |
|    trunc_ln77_3_reg_1391   |   17   |
|    trunc_ln77_4_reg_1396   |   17   |
|    trunc_ln77_5_reg_1401   |   17   |
|    trunc_ln77_6_reg_1406   |   17   |
|    trunc_ln77_7_reg_1411   |   17   |
|    trunc_ln78_1_reg_1416   |   17   |
|    trunc_ln78_2_reg_1421   |   17   |
|    trunc_ln78_3_reg_1426   |   17   |
|    trunc_ln78_4_reg_1431   |   17   |
|    trunc_ln78_5_reg_1436   |   17   |
|    trunc_ln78_6_reg_1441   |   17   |
|    trunc_ln78_7_reg_1446   |   17   |
|      trunc_ln_reg_1371     |   17   |
|     zext_ln75_reg_1107     |   64   |
+----------------------------+--------+
|            Total           |   897  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p5  |   2  |  15  |   30   ||    9    |
| grp_access_fu_142 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_142 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p13 |   2  |  15  |   30   ||    9    |
| grp_access_fu_142 |  p16 |   2  |   8  |   16   ||    9    |
| grp_access_fu_142 |  p18 |   2  |   0  |    0   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_352 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_391 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_397 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_403 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_409 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_421 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |   897  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   38   |   897  |   342  |
+-----------+--------+--------+--------+--------+
