ARM GAS  /tmp/ccP75Sql.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_LPUART1_UART_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_LPUART1_UART_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/usart.c"
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef hlpuart1;
  28:Core/Src/usart.c **** UART_HandleTypeDef huart1;
  29:Core/Src/usart.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  30:Core/Src/usart.c **** DMA_HandleTypeDef hdma_lpuart1_tx;
ARM GAS  /tmp/ccP75Sql.s 			page 2


  31:Core/Src/usart.c **** 
  32:Core/Src/usart.c **** /* LPUART1 init function */
  33:Core/Src/usart.c **** 
  34:Core/Src/usart.c **** void MX_LPUART1_UART_Init(void)
  35:Core/Src/usart.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  36:Core/Src/usart.c **** 
  37:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
  38:Core/Src/usart.c **** 
  39:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 0 */
  40:Core/Src/usart.c **** 
  41:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
  42:Core/Src/usart.c **** 
  43:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 1 */
  44:Core/Src/usart.c ****   hlpuart1.Instance = LPUART1;
  38              		.loc 1 44 3 view .LVU1
  39              		.loc 1 44 21 is_stmt 0 view .LVU2
  40 0002 1748     		ldr	r0, .L11
  41 0004 174B     		ldr	r3, .L11+4
  42 0006 0360     		str	r3, [r0]
  45:Core/Src/usart.c ****   hlpuart1.Init.BaudRate = 115200;
  43              		.loc 1 45 3 is_stmt 1 view .LVU3
  44              		.loc 1 45 26 is_stmt 0 view .LVU4
  45 0008 4FF4E133 		mov	r3, #115200
  46 000c 4360     		str	r3, [r0, #4]
  46:Core/Src/usart.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 46 3 is_stmt 1 view .LVU5
  48              		.loc 1 46 28 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  47:Core/Src/usart.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 47 3 is_stmt 1 view .LVU7
  52              		.loc 1 47 26 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  48:Core/Src/usart.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 48 3 is_stmt 1 view .LVU9
  55              		.loc 1 48 24 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  49:Core/Src/usart.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
  57              		.loc 1 49 3 is_stmt 1 view .LVU11
  58              		.loc 1 49 22 is_stmt 0 view .LVU12
  59 0016 0C22     		movs	r2, #12
  60 0018 4261     		str	r2, [r0, #20]
  50:Core/Src/usart.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 50 3 is_stmt 1 view .LVU13
  62              		.loc 1 50 27 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  51:Core/Src/usart.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  64              		.loc 1 51 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccP75Sql.s 			page 3


  65              		.loc 1 51 32 is_stmt 0 view .LVU16
  66 001c 0362     		str	r3, [r0, #32]
  52:Core/Src/usart.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  67              		.loc 1 52 3 is_stmt 1 view .LVU17
  68              		.loc 1 52 32 is_stmt 0 view .LVU18
  69 001e 4362     		str	r3, [r0, #36]
  53:Core/Src/usart.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  70              		.loc 1 53 3 is_stmt 1 view .LVU19
  71              		.loc 1 53 40 is_stmt 0 view .LVU20
  72 0020 8362     		str	r3, [r0, #40]
  54:Core/Src/usart.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
  73              		.loc 1 54 3 is_stmt 1 view .LVU21
  74              		.loc 1 54 7 is_stmt 0 view .LVU22
  75 0022 FFF7FEFF 		bl	HAL_UART_Init
  76              	.LVL0:
  77              		.loc 1 54 6 view .LVU23
  78 0026 70B9     		cbnz	r0, .L7
  79              	.L2:
  55:Core/Src/usart.c ****   {
  56:Core/Src/usart.c ****     Error_Handler();
  57:Core/Src/usart.c ****   }
  58:Core/Src/usart.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
  80              		.loc 1 58 3 is_stmt 1 view .LVU24
  81              		.loc 1 58 7 is_stmt 0 view .LVU25
  82 0028 0021     		movs	r1, #0
  83 002a 0D48     		ldr	r0, .L11
  84 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
  85              	.LVL1:
  86              		.loc 1 58 6 view .LVU26
  87 0030 60B9     		cbnz	r0, .L8
  88              	.L3:
  59:Core/Src/usart.c ****   {
  60:Core/Src/usart.c ****     Error_Handler();
  61:Core/Src/usart.c ****   }
  62:Core/Src/usart.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
  89              		.loc 1 62 3 is_stmt 1 view .LVU27
  90              		.loc 1 62 7 is_stmt 0 view .LVU28
  91 0032 0021     		movs	r1, #0
  92 0034 0A48     		ldr	r0, .L11
  93 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
  94              	.LVL2:
  95              		.loc 1 62 6 view .LVU29
  96 003a 50B9     		cbnz	r0, .L9
  97              	.L4:
  63:Core/Src/usart.c ****   {
  64:Core/Src/usart.c ****     Error_Handler();
  65:Core/Src/usart.c ****   }
  66:Core/Src/usart.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
  98              		.loc 1 66 3 is_stmt 1 view .LVU30
  99              		.loc 1 66 7 is_stmt 0 view .LVU31
 100 003c 0848     		ldr	r0, .L11
 101 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 102              	.LVL3:
 103              		.loc 1 66 6 view .LVU32
 104 0042 48B9     		cbnz	r0, .L10
 105              	.L1:
  67:Core/Src/usart.c ****   {
ARM GAS  /tmp/ccP75Sql.s 			page 4


  68:Core/Src/usart.c ****     Error_Handler();
  69:Core/Src/usart.c ****   }
  70:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
  71:Core/Src/usart.c **** 
  72:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 2 */
  73:Core/Src/usart.c **** 
  74:Core/Src/usart.c **** }
 106              		.loc 1 74 1 view .LVU33
 107 0044 08BD     		pop	{r3, pc}
 108              	.L7:
  56:Core/Src/usart.c ****   }
 109              		.loc 1 56 5 is_stmt 1 view .LVU34
 110 0046 FFF7FEFF 		bl	Error_Handler
 111              	.LVL4:
 112 004a EDE7     		b	.L2
 113              	.L8:
  60:Core/Src/usart.c ****   }
 114              		.loc 1 60 5 view .LVU35
 115 004c FFF7FEFF 		bl	Error_Handler
 116              	.LVL5:
 117 0050 EFE7     		b	.L3
 118              	.L9:
  64:Core/Src/usart.c ****   }
 119              		.loc 1 64 5 view .LVU36
 120 0052 FFF7FEFF 		bl	Error_Handler
 121              	.LVL6:
 122 0056 F1E7     		b	.L4
 123              	.L10:
  68:Core/Src/usart.c ****   }
 124              		.loc 1 68 5 view .LVU37
 125 0058 FFF7FEFF 		bl	Error_Handler
 126              	.LVL7:
 127              		.loc 1 74 1 is_stmt 0 view .LVU38
 128 005c F2E7     		b	.L1
 129              	.L12:
 130 005e 00BF     		.align	2
 131              	.L11:
 132 0060 00000000 		.word	hlpuart1
 133 0064 00800040 		.word	1073774592
 134              		.cfi_endproc
 135              	.LFE132:
 137              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 138              		.align	1
 139              		.global	MX_USART1_UART_Init
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv4-sp-d16
 145              	MX_USART1_UART_Init:
 146              	.LFB133:
  75:Core/Src/usart.c **** /* USART1 init function */
  76:Core/Src/usart.c **** 
  77:Core/Src/usart.c **** void MX_USART1_UART_Init(void)
  78:Core/Src/usart.c **** {
 147              		.loc 1 78 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccP75Sql.s 			page 5


 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151 0000 08B5     		push	{r3, lr}
 152              	.LCFI1:
 153              		.cfi_def_cfa_offset 8
 154              		.cfi_offset 3, -8
 155              		.cfi_offset 14, -4
  79:Core/Src/usart.c **** 
  80:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
  81:Core/Src/usart.c **** 
  82:Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
  83:Core/Src/usart.c **** 
  84:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
  85:Core/Src/usart.c **** 
  86:Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
  87:Core/Src/usart.c ****   huart1.Instance = USART1;
 156              		.loc 1 87 3 view .LVU40
 157              		.loc 1 87 19 is_stmt 0 view .LVU41
 158 0002 1748     		ldr	r0, .L23
 159 0004 174B     		ldr	r3, .L23+4
 160 0006 0360     		str	r3, [r0]
  88:Core/Src/usart.c ****   huart1.Init.BaudRate = 115200;
 161              		.loc 1 88 3 is_stmt 1 view .LVU42
 162              		.loc 1 88 24 is_stmt 0 view .LVU43
 163 0008 4FF4E133 		mov	r3, #115200
 164 000c 4360     		str	r3, [r0, #4]
  89:Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 165              		.loc 1 89 3 is_stmt 1 view .LVU44
 166              		.loc 1 89 26 is_stmt 0 view .LVU45
 167 000e 0023     		movs	r3, #0
 168 0010 8360     		str	r3, [r0, #8]
  90:Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 169              		.loc 1 90 3 is_stmt 1 view .LVU46
 170              		.loc 1 90 24 is_stmt 0 view .LVU47
 171 0012 C360     		str	r3, [r0, #12]
  91:Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 172              		.loc 1 91 3 is_stmt 1 view .LVU48
 173              		.loc 1 91 22 is_stmt 0 view .LVU49
 174 0014 0361     		str	r3, [r0, #16]
  92:Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 175              		.loc 1 92 3 is_stmt 1 view .LVU50
 176              		.loc 1 92 20 is_stmt 0 view .LVU51
 177 0016 0C22     		movs	r2, #12
 178 0018 4261     		str	r2, [r0, #20]
  93:Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 179              		.loc 1 93 3 is_stmt 1 view .LVU52
 180              		.loc 1 93 25 is_stmt 0 view .LVU53
 181 001a 8361     		str	r3, [r0, #24]
  94:Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 182              		.loc 1 94 3 is_stmt 1 view .LVU54
 183              		.loc 1 94 28 is_stmt 0 view .LVU55
 184 001c C361     		str	r3, [r0, #28]
  95:Core/Src/usart.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 185              		.loc 1 95 3 is_stmt 1 view .LVU56
 186              		.loc 1 95 30 is_stmt 0 view .LVU57
 187 001e 0362     		str	r3, [r0, #32]
  96:Core/Src/usart.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 188              		.loc 1 96 3 is_stmt 1 view .LVU58
ARM GAS  /tmp/ccP75Sql.s 			page 6


 189              		.loc 1 96 30 is_stmt 0 view .LVU59
 190 0020 4362     		str	r3, [r0, #36]
  97:Core/Src/usart.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 191              		.loc 1 97 3 is_stmt 1 view .LVU60
 192              		.loc 1 97 38 is_stmt 0 view .LVU61
 193 0022 8362     		str	r3, [r0, #40]
  98:Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 194              		.loc 1 98 3 is_stmt 1 view .LVU62
 195              		.loc 1 98 7 is_stmt 0 view .LVU63
 196 0024 FFF7FEFF 		bl	HAL_UART_Init
 197              	.LVL8:
 198              		.loc 1 98 6 view .LVU64
 199 0028 70B9     		cbnz	r0, .L19
 200              	.L14:
  99:Core/Src/usart.c ****   {
 100:Core/Src/usart.c ****     Error_Handler();
 101:Core/Src/usart.c ****   }
 102:Core/Src/usart.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 201              		.loc 1 102 3 is_stmt 1 view .LVU65
 202              		.loc 1 102 7 is_stmt 0 view .LVU66
 203 002a 0021     		movs	r1, #0
 204 002c 0C48     		ldr	r0, .L23
 205 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 206              	.LVL9:
 207              		.loc 1 102 6 view .LVU67
 208 0032 60B9     		cbnz	r0, .L20
 209              	.L15:
 103:Core/Src/usart.c ****   {
 104:Core/Src/usart.c ****     Error_Handler();
 105:Core/Src/usart.c ****   }
 106:Core/Src/usart.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 210              		.loc 1 106 3 is_stmt 1 view .LVU68
 211              		.loc 1 106 7 is_stmt 0 view .LVU69
 212 0034 0021     		movs	r1, #0
 213 0036 0A48     		ldr	r0, .L23
 214 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 215              	.LVL10:
 216              		.loc 1 106 6 view .LVU70
 217 003c 50B9     		cbnz	r0, .L21
 218              	.L16:
 107:Core/Src/usart.c ****   {
 108:Core/Src/usart.c ****     Error_Handler();
 109:Core/Src/usart.c ****   }
 110:Core/Src/usart.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 219              		.loc 1 110 3 is_stmt 1 view .LVU71
 220              		.loc 1 110 7 is_stmt 0 view .LVU72
 221 003e 0848     		ldr	r0, .L23
 222 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 223              	.LVL11:
 224              		.loc 1 110 6 view .LVU73
 225 0044 48B9     		cbnz	r0, .L22
 226              	.L13:
 111:Core/Src/usart.c ****   {
 112:Core/Src/usart.c ****     Error_Handler();
 113:Core/Src/usart.c ****   }
 114:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
 115:Core/Src/usart.c **** 
ARM GAS  /tmp/ccP75Sql.s 			page 7


 116:Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
 117:Core/Src/usart.c **** 
 118:Core/Src/usart.c **** }
 227              		.loc 1 118 1 view .LVU74
 228 0046 08BD     		pop	{r3, pc}
 229              	.L19:
 100:Core/Src/usart.c ****   }
 230              		.loc 1 100 5 is_stmt 1 view .LVU75
 231 0048 FFF7FEFF 		bl	Error_Handler
 232              	.LVL12:
 233 004c EDE7     		b	.L14
 234              	.L20:
 104:Core/Src/usart.c ****   }
 235              		.loc 1 104 5 view .LVU76
 236 004e FFF7FEFF 		bl	Error_Handler
 237              	.LVL13:
 238 0052 EFE7     		b	.L15
 239              	.L21:
 108:Core/Src/usart.c ****   }
 240              		.loc 1 108 5 view .LVU77
 241 0054 FFF7FEFF 		bl	Error_Handler
 242              	.LVL14:
 243 0058 F1E7     		b	.L16
 244              	.L22:
 112:Core/Src/usart.c ****   }
 245              		.loc 1 112 5 view .LVU78
 246 005a FFF7FEFF 		bl	Error_Handler
 247              	.LVL15:
 248              		.loc 1 118 1 is_stmt 0 view .LVU79
 249 005e F2E7     		b	.L13
 250              	.L24:
 251              		.align	2
 252              	.L23:
 253 0060 00000000 		.word	huart1
 254 0064 00380140 		.word	1073821696
 255              		.cfi_endproc
 256              	.LFE133:
 258              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_UART_MspInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	HAL_UART_MspInit:
 267              	.LVL16:
 268              	.LFB134:
 119:Core/Src/usart.c **** 
 120:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 121:Core/Src/usart.c **** {
 269              		.loc 1 121 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 104
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		.loc 1 121 1 is_stmt 0 view .LVU81
 274 0000 30B5     		push	{r4, r5, lr}
 275              	.LCFI2:
ARM GAS  /tmp/ccP75Sql.s 			page 8


 276              		.cfi_def_cfa_offset 12
 277              		.cfi_offset 4, -12
 278              		.cfi_offset 5, -8
 279              		.cfi_offset 14, -4
 280 0002 9BB0     		sub	sp, sp, #108
 281              	.LCFI3:
 282              		.cfi_def_cfa_offset 120
 283 0004 0446     		mov	r4, r0
 122:Core/Src/usart.c **** 
 123:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 284              		.loc 1 123 3 is_stmt 1 view .LVU82
 285              		.loc 1 123 20 is_stmt 0 view .LVU83
 286 0006 0021     		movs	r1, #0
 287 0008 1591     		str	r1, [sp, #84]
 288 000a 1691     		str	r1, [sp, #88]
 289 000c 1791     		str	r1, [sp, #92]
 290 000e 1891     		str	r1, [sp, #96]
 291 0010 1991     		str	r1, [sp, #100]
 124:Core/Src/usart.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 292              		.loc 1 124 3 is_stmt 1 view .LVU84
 293              		.loc 1 124 28 is_stmt 0 view .LVU85
 294 0012 4422     		movs	r2, #68
 295 0014 04A8     		add	r0, sp, #16
 296              	.LVL17:
 297              		.loc 1 124 28 view .LVU86
 298 0016 FFF7FEFF 		bl	memset
 299              	.LVL18:
 125:Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 300              		.loc 1 125 3 is_stmt 1 view .LVU87
 301              		.loc 1 125 16 is_stmt 0 view .LVU88
 302 001a 2368     		ldr	r3, [r4]
 303              		.loc 1 125 5 view .LVU89
 304 001c 494A     		ldr	r2, .L39
 305 001e 9342     		cmp	r3, r2
 306 0020 04D0     		beq	.L33
 126:Core/Src/usart.c ****   {
 127:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 128:Core/Src/usart.c **** 
 129:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 0 */
 130:Core/Src/usart.c **** 
 131:Core/Src/usart.c ****   /** Initializes the peripherals clocks
 132:Core/Src/usart.c ****   */
 133:Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 134:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 135:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 136:Core/Src/usart.c ****     {
 137:Core/Src/usart.c ****       Error_Handler();
 138:Core/Src/usart.c ****     }
 139:Core/Src/usart.c **** 
 140:Core/Src/usart.c ****     /* LPUART1 clock enable */
 141:Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 142:Core/Src/usart.c **** 
 143:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 144:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 145:Core/Src/usart.c ****     PA2     ------> LPUART1_TX
 146:Core/Src/usart.c ****     PA3     ------> LPUART1_RX
 147:Core/Src/usart.c ****     */
ARM GAS  /tmp/ccP75Sql.s 			page 9


 148:Core/Src/usart.c ****     GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 149:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 153:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Core/Src/usart.c **** 
 155:Core/Src/usart.c ****     /* LPUART1 DMA Init */
 156:Core/Src/usart.c ****     /* LPUART1_RX Init */
 157:Core/Src/usart.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel1;
 158:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 159:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 160:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 161:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 162:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 163:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 164:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 165:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 166:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 167:Core/Src/usart.c ****     {
 168:Core/Src/usart.c ****       Error_Handler();
 169:Core/Src/usart.c ****     }
 170:Core/Src/usart.c **** 
 171:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 172:Core/Src/usart.c **** 
 173:Core/Src/usart.c ****     /* LPUART1_TX Init */
 174:Core/Src/usart.c ****     hdma_lpuart1_tx.Instance = DMA1_Channel2;
 175:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 176:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 177:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 178:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 179:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 180:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 181:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 182:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 183:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 184:Core/Src/usart.c ****     {
 185:Core/Src/usart.c ****       Error_Handler();
 186:Core/Src/usart.c ****     }
 187:Core/Src/usart.c **** 
 188:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 189:Core/Src/usart.c **** 
 190:Core/Src/usart.c ****     /* LPUART1 interrupt Init */
 191:Core/Src/usart.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 1, 0);
 192:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 193:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 194:Core/Src/usart.c **** 
 195:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 1 */
 196:Core/Src/usart.c ****   }
 197:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 307              		.loc 1 197 8 is_stmt 1 view .LVU90
 308              		.loc 1 197 10 is_stmt 0 view .LVU91
 309 0022 494A     		ldr	r2, .L39+4
 310 0024 9342     		cmp	r3, r2
 311 0026 63D0     		beq	.L34
 312              	.L25:
 198:Core/Src/usart.c ****   {
ARM GAS  /tmp/ccP75Sql.s 			page 10


 199:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 200:Core/Src/usart.c **** 
 201:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 202:Core/Src/usart.c **** 
 203:Core/Src/usart.c ****   /** Initializes the peripherals clocks
 204:Core/Src/usart.c ****   */
 205:Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 206:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 207:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 208:Core/Src/usart.c ****     {
 209:Core/Src/usart.c ****       Error_Handler();
 210:Core/Src/usart.c ****     }
 211:Core/Src/usart.c **** 
 212:Core/Src/usart.c ****     /* USART1 clock enable */
 213:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 214:Core/Src/usart.c **** 
 215:Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 216:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 217:Core/Src/usart.c ****     PC4     ------> USART1_TX
 218:Core/Src/usart.c ****     PC5     ------> USART1_RX
 219:Core/Src/usart.c ****     */
 220:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 221:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 225:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 226:Core/Src/usart.c **** 
 227:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 228:Core/Src/usart.c **** 
 229:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 230:Core/Src/usart.c ****   }
 231:Core/Src/usart.c **** }
 313              		.loc 1 231 1 view .LVU92
 314 0028 1BB0     		add	sp, sp, #108
 315              	.LCFI4:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 12
 318              		@ sp needed
 319 002a 30BD     		pop	{r4, r5, pc}
 320              	.LVL19:
 321              	.L33:
 322              	.LCFI5:
 323              		.cfi_restore_state
 133:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 324              		.loc 1 133 5 is_stmt 1 view .LVU93
 133:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 325              		.loc 1 133 40 is_stmt 0 view .LVU94
 326 002c 2023     		movs	r3, #32
 327 002e 0493     		str	r3, [sp, #16]
 134:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 328              		.loc 1 134 5 is_stmt 1 view .LVU95
 135:Core/Src/usart.c ****     {
 329              		.loc 1 135 5 view .LVU96
 135:Core/Src/usart.c ****     {
 330              		.loc 1 135 9 is_stmt 0 view .LVU97
 331 0030 04A8     		add	r0, sp, #16
ARM GAS  /tmp/ccP75Sql.s 			page 11


 332 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 333              	.LVL20:
 135:Core/Src/usart.c ****     {
 334              		.loc 1 135 8 view .LVU98
 335 0036 0028     		cmp	r0, #0
 336 0038 51D1     		bne	.L35
 337              	.L27:
 141:Core/Src/usart.c **** 
 338              		.loc 1 141 5 is_stmt 1 view .LVU99
 339              	.LBB2:
 141:Core/Src/usart.c **** 
 340              		.loc 1 141 5 view .LVU100
 141:Core/Src/usart.c **** 
 341              		.loc 1 141 5 view .LVU101
 342 003a 444B     		ldr	r3, .L39+8
 343 003c DA6D     		ldr	r2, [r3, #92]
 344 003e 42F00102 		orr	r2, r2, #1
 345 0042 DA65     		str	r2, [r3, #92]
 141:Core/Src/usart.c **** 
 346              		.loc 1 141 5 view .LVU102
 347 0044 DA6D     		ldr	r2, [r3, #92]
 348 0046 02F00102 		and	r2, r2, #1
 349 004a 0092     		str	r2, [sp]
 141:Core/Src/usart.c **** 
 350              		.loc 1 141 5 view .LVU103
 351 004c 009A     		ldr	r2, [sp]
 352              	.LBE2:
 143:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 353              		.loc 1 143 5 view .LVU104
 354              	.LBB3:
 143:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 355              		.loc 1 143 5 view .LVU105
 143:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 356              		.loc 1 143 5 view .LVU106
 357 004e DA6C     		ldr	r2, [r3, #76]
 358 0050 42F00102 		orr	r2, r2, #1
 359 0054 DA64     		str	r2, [r3, #76]
 143:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 360              		.loc 1 143 5 view .LVU107
 361 0056 DB6C     		ldr	r3, [r3, #76]
 362 0058 03F00103 		and	r3, r3, #1
 363 005c 0193     		str	r3, [sp, #4]
 143:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 364              		.loc 1 143 5 view .LVU108
 365 005e 019B     		ldr	r3, [sp, #4]
 366              	.LBE3:
 148:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367              		.loc 1 148 5 view .LVU109
 148:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368              		.loc 1 148 25 is_stmt 0 view .LVU110
 369 0060 0C23     		movs	r3, #12
 370 0062 1593     		str	r3, [sp, #84]
 149:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 149 5 is_stmt 1 view .LVU111
 149:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 149 26 is_stmt 0 view .LVU112
 373 0064 0222     		movs	r2, #2
ARM GAS  /tmp/ccP75Sql.s 			page 12


 374 0066 1692     		str	r2, [sp, #88]
 150:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 375              		.loc 1 150 5 is_stmt 1 view .LVU113
 150:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 376              		.loc 1 150 26 is_stmt 0 view .LVU114
 377 0068 0025     		movs	r5, #0
 378 006a 1795     		str	r5, [sp, #92]
 151:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 379              		.loc 1 151 5 is_stmt 1 view .LVU115
 151:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 380              		.loc 1 151 27 is_stmt 0 view .LVU116
 381 006c 1895     		str	r5, [sp, #96]
 152:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382              		.loc 1 152 5 is_stmt 1 view .LVU117
 152:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383              		.loc 1 152 31 is_stmt 0 view .LVU118
 384 006e 1993     		str	r3, [sp, #100]
 153:Core/Src/usart.c **** 
 385              		.loc 1 153 5 is_stmt 1 view .LVU119
 386 0070 15A9     		add	r1, sp, #84
 387 0072 4FF09040 		mov	r0, #1207959552
 388 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL21:
 157:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 390              		.loc 1 157 5 view .LVU120
 157:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 391              		.loc 1 157 30 is_stmt 0 view .LVU121
 392 007a 3548     		ldr	r0, .L39+12
 393 007c 354B     		ldr	r3, .L39+16
 394 007e 0360     		str	r3, [r0]
 158:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 395              		.loc 1 158 5 is_stmt 1 view .LVU122
 158:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 396              		.loc 1 158 34 is_stmt 0 view .LVU123
 397 0080 2223     		movs	r3, #34
 398 0082 4360     		str	r3, [r0, #4]
 159:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 399              		.loc 1 159 5 is_stmt 1 view .LVU124
 159:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 400              		.loc 1 159 36 is_stmt 0 view .LVU125
 401 0084 8560     		str	r5, [r0, #8]
 160:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 402              		.loc 1 160 5 is_stmt 1 view .LVU126
 160:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 403              		.loc 1 160 36 is_stmt 0 view .LVU127
 404 0086 C560     		str	r5, [r0, #12]
 161:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 405              		.loc 1 161 5 is_stmt 1 view .LVU128
 161:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 406              		.loc 1 161 33 is_stmt 0 view .LVU129
 407 0088 8023     		movs	r3, #128
 408 008a 0361     		str	r3, [r0, #16]
 162:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 409              		.loc 1 162 5 is_stmt 1 view .LVU130
 162:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 410              		.loc 1 162 46 is_stmt 0 view .LVU131
 411 008c 4561     		str	r5, [r0, #20]
ARM GAS  /tmp/ccP75Sql.s 			page 13


 163:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 412              		.loc 1 163 5 is_stmt 1 view .LVU132
 163:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 413              		.loc 1 163 43 is_stmt 0 view .LVU133
 414 008e 8561     		str	r5, [r0, #24]
 164:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 415              		.loc 1 164 5 is_stmt 1 view .LVU134
 164:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 416              		.loc 1 164 31 is_stmt 0 view .LVU135
 417 0090 2023     		movs	r3, #32
 418 0092 C361     		str	r3, [r0, #28]
 165:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 419              		.loc 1 165 5 is_stmt 1 view .LVU136
 165:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 420              		.loc 1 165 35 is_stmt 0 view .LVU137
 421 0094 0562     		str	r5, [r0, #32]
 166:Core/Src/usart.c ****     {
 422              		.loc 1 166 5 is_stmt 1 view .LVU138
 166:Core/Src/usart.c ****     {
 423              		.loc 1 166 9 is_stmt 0 view .LVU139
 424 0096 FFF7FEFF 		bl	HAL_DMA_Init
 425              	.LVL22:
 166:Core/Src/usart.c ****     {
 426              		.loc 1 166 8 view .LVU140
 427 009a 18BB     		cbnz	r0, .L36
 428              	.L28:
 171:Core/Src/usart.c **** 
 429              		.loc 1 171 5 is_stmt 1 view .LVU141
 171:Core/Src/usart.c **** 
 430              		.loc 1 171 5 view .LVU142
 431 009c 2C4B     		ldr	r3, .L39+12
 432 009e E367     		str	r3, [r4, #124]
 171:Core/Src/usart.c **** 
 433              		.loc 1 171 5 view .LVU143
 434 00a0 9C62     		str	r4, [r3, #40]
 174:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 435              		.loc 1 174 5 view .LVU144
 174:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 436              		.loc 1 174 30 is_stmt 0 view .LVU145
 437 00a2 2D48     		ldr	r0, .L39+20
 438 00a4 2D4B     		ldr	r3, .L39+24
 439 00a6 0360     		str	r3, [r0]
 175:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 440              		.loc 1 175 5 is_stmt 1 view .LVU146
 175:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 441              		.loc 1 175 34 is_stmt 0 view .LVU147
 442 00a8 2323     		movs	r3, #35
 443 00aa 4360     		str	r3, [r0, #4]
 176:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 444              		.loc 1 176 5 is_stmt 1 view .LVU148
 176:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 445              		.loc 1 176 36 is_stmt 0 view .LVU149
 446 00ac 1023     		movs	r3, #16
 447 00ae 8360     		str	r3, [r0, #8]
 177:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 448              		.loc 1 177 5 is_stmt 1 view .LVU150
 177:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccP75Sql.s 			page 14


 449              		.loc 1 177 36 is_stmt 0 view .LVU151
 450 00b0 0023     		movs	r3, #0
 451 00b2 C360     		str	r3, [r0, #12]
 178:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 452              		.loc 1 178 5 is_stmt 1 view .LVU152
 178:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 453              		.loc 1 178 33 is_stmt 0 view .LVU153
 454 00b4 8022     		movs	r2, #128
 455 00b6 0261     		str	r2, [r0, #16]
 179:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 456              		.loc 1 179 5 is_stmt 1 view .LVU154
 179:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 457              		.loc 1 179 46 is_stmt 0 view .LVU155
 458 00b8 4361     		str	r3, [r0, #20]
 180:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 459              		.loc 1 180 5 is_stmt 1 view .LVU156
 180:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 460              		.loc 1 180 43 is_stmt 0 view .LVU157
 461 00ba 8361     		str	r3, [r0, #24]
 181:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 462              		.loc 1 181 5 is_stmt 1 view .LVU158
 181:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 463              		.loc 1 181 31 is_stmt 0 view .LVU159
 464 00bc C361     		str	r3, [r0, #28]
 182:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 465              		.loc 1 182 5 is_stmt 1 view .LVU160
 182:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 466              		.loc 1 182 35 is_stmt 0 view .LVU161
 467 00be 0362     		str	r3, [r0, #32]
 183:Core/Src/usart.c ****     {
 468              		.loc 1 183 5 is_stmt 1 view .LVU162
 183:Core/Src/usart.c ****     {
 469              		.loc 1 183 9 is_stmt 0 view .LVU163
 470 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 471              	.LVL23:
 183:Core/Src/usart.c ****     {
 472              		.loc 1 183 8 view .LVU164
 473 00c4 88B9     		cbnz	r0, .L37
 474              	.L29:
 188:Core/Src/usart.c **** 
 475              		.loc 1 188 5 is_stmt 1 view .LVU165
 188:Core/Src/usart.c **** 
 476              		.loc 1 188 5 view .LVU166
 477 00c6 244B     		ldr	r3, .L39+20
 478 00c8 A367     		str	r3, [r4, #120]
 188:Core/Src/usart.c **** 
 479              		.loc 1 188 5 view .LVU167
 480 00ca 9C62     		str	r4, [r3, #40]
 191:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 481              		.loc 1 191 5 view .LVU168
 482 00cc 0022     		movs	r2, #0
 483 00ce 0121     		movs	r1, #1
 484 00d0 5B20     		movs	r0, #91
 485 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 486              	.LVL24:
 192:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 487              		.loc 1 192 5 view .LVU169
ARM GAS  /tmp/ccP75Sql.s 			page 15


 488 00d6 5B20     		movs	r0, #91
 489 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 490              	.LVL25:
 491 00dc A4E7     		b	.L25
 492              	.L35:
 137:Core/Src/usart.c ****     }
 493              		.loc 1 137 7 view .LVU170
 494 00de FFF7FEFF 		bl	Error_Handler
 495              	.LVL26:
 496 00e2 AAE7     		b	.L27
 497              	.L36:
 168:Core/Src/usart.c ****     }
 498              		.loc 1 168 7 view .LVU171
 499 00e4 FFF7FEFF 		bl	Error_Handler
 500              	.LVL27:
 501 00e8 D8E7     		b	.L28
 502              	.L37:
 185:Core/Src/usart.c ****     }
 503              		.loc 1 185 7 view .LVU172
 504 00ea FFF7FEFF 		bl	Error_Handler
 505              	.LVL28:
 506 00ee EAE7     		b	.L29
 507              	.L34:
 205:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 508              		.loc 1 205 5 view .LVU173
 205:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 509              		.loc 1 205 40 is_stmt 0 view .LVU174
 510 00f0 0123     		movs	r3, #1
 511 00f2 0493     		str	r3, [sp, #16]
 206:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 512              		.loc 1 206 5 is_stmt 1 view .LVU175
 207:Core/Src/usart.c ****     {
 513              		.loc 1 207 5 view .LVU176
 207:Core/Src/usart.c ****     {
 514              		.loc 1 207 9 is_stmt 0 view .LVU177
 515 00f4 04A8     		add	r0, sp, #16
 516 00f6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 517              	.LVL29:
 207:Core/Src/usart.c ****     {
 518              		.loc 1 207 8 view .LVU178
 519 00fa 00BB     		cbnz	r0, .L38
 520              	.L31:
 213:Core/Src/usart.c **** 
 521              		.loc 1 213 5 is_stmt 1 view .LVU179
 522              	.LBB4:
 213:Core/Src/usart.c **** 
 523              		.loc 1 213 5 view .LVU180
 213:Core/Src/usart.c **** 
 524              		.loc 1 213 5 view .LVU181
 525 00fc 134B     		ldr	r3, .L39+8
 526 00fe 1A6E     		ldr	r2, [r3, #96]
 527 0100 42F48042 		orr	r2, r2, #16384
 528 0104 1A66     		str	r2, [r3, #96]
 213:Core/Src/usart.c **** 
 529              		.loc 1 213 5 view .LVU182
 530 0106 1A6E     		ldr	r2, [r3, #96]
 531 0108 02F48042 		and	r2, r2, #16384
ARM GAS  /tmp/ccP75Sql.s 			page 16


 532 010c 0292     		str	r2, [sp, #8]
 213:Core/Src/usart.c **** 
 533              		.loc 1 213 5 view .LVU183
 534 010e 029A     		ldr	r2, [sp, #8]
 535              	.LBE4:
 215:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 536              		.loc 1 215 5 view .LVU184
 537              	.LBB5:
 215:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 538              		.loc 1 215 5 view .LVU185
 215:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 539              		.loc 1 215 5 view .LVU186
 540 0110 DA6C     		ldr	r2, [r3, #76]
 541 0112 42F00402 		orr	r2, r2, #4
 542 0116 DA64     		str	r2, [r3, #76]
 215:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 543              		.loc 1 215 5 view .LVU187
 544 0118 DB6C     		ldr	r3, [r3, #76]
 545 011a 03F00403 		and	r3, r3, #4
 546 011e 0393     		str	r3, [sp, #12]
 215:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 547              		.loc 1 215 5 view .LVU188
 548 0120 039B     		ldr	r3, [sp, #12]
 549              	.LBE5:
 220:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 220 5 view .LVU189
 220:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 551              		.loc 1 220 25 is_stmt 0 view .LVU190
 552 0122 3023     		movs	r3, #48
 553 0124 1593     		str	r3, [sp, #84]
 221:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 221 5 is_stmt 1 view .LVU191
 221:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 221 26 is_stmt 0 view .LVU192
 556 0126 0223     		movs	r3, #2
 557 0128 1693     		str	r3, [sp, #88]
 222:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 222 5 is_stmt 1 view .LVU193
 222:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 559              		.loc 1 222 26 is_stmt 0 view .LVU194
 560 012a 0023     		movs	r3, #0
 561 012c 1793     		str	r3, [sp, #92]
 223:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 562              		.loc 1 223 5 is_stmt 1 view .LVU195
 223:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 563              		.loc 1 223 27 is_stmt 0 view .LVU196
 564 012e 1893     		str	r3, [sp, #96]
 224:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 565              		.loc 1 224 5 is_stmt 1 view .LVU197
 224:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 566              		.loc 1 224 31 is_stmt 0 view .LVU198
 567 0130 0723     		movs	r3, #7
 568 0132 1993     		str	r3, [sp, #100]
 225:Core/Src/usart.c **** 
 569              		.loc 1 225 5 is_stmt 1 view .LVU199
 570 0134 15A9     		add	r1, sp, #84
 571 0136 0A48     		ldr	r0, .L39+28
ARM GAS  /tmp/ccP75Sql.s 			page 17


 572 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 573              	.LVL30:
 574              		.loc 1 231 1 is_stmt 0 view .LVU200
 575 013c 74E7     		b	.L25
 576              	.L38:
 209:Core/Src/usart.c ****     }
 577              		.loc 1 209 7 is_stmt 1 view .LVU201
 578 013e FFF7FEFF 		bl	Error_Handler
 579              	.LVL31:
 580 0142 DBE7     		b	.L31
 581              	.L40:
 582              		.align	2
 583              	.L39:
 584 0144 00800040 		.word	1073774592
 585 0148 00380140 		.word	1073821696
 586 014c 00100240 		.word	1073876992
 587 0150 00000000 		.word	hdma_lpuart1_rx
 588 0154 08000240 		.word	1073872904
 589 0158 00000000 		.word	hdma_lpuart1_tx
 590 015c 1C000240 		.word	1073872924
 591 0160 00080048 		.word	1207961600
 592              		.cfi_endproc
 593              	.LFE134:
 595              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 596              		.align	1
 597              		.global	HAL_UART_MspDeInit
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 601              		.fpu fpv4-sp-d16
 603              	HAL_UART_MspDeInit:
 604              	.LVL32:
 605              	.LFB135:
 232:Core/Src/usart.c **** 
 233:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 234:Core/Src/usart.c **** {
 606              		.loc 1 234 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		.loc 1 234 1 is_stmt 0 view .LVU203
 611 0000 10B5     		push	{r4, lr}
 612              	.LCFI6:
 613              		.cfi_def_cfa_offset 8
 614              		.cfi_offset 4, -8
 615              		.cfi_offset 14, -4
 235:Core/Src/usart.c **** 
 236:Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 616              		.loc 1 236 3 is_stmt 1 view .LVU204
 617              		.loc 1 236 16 is_stmt 0 view .LVU205
 618 0002 0368     		ldr	r3, [r0]
 619              		.loc 1 236 5 view .LVU206
 620 0004 134A     		ldr	r2, .L47
 621 0006 9342     		cmp	r3, r2
 622 0008 03D0     		beq	.L45
 237:Core/Src/usart.c ****   {
 238:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
ARM GAS  /tmp/ccP75Sql.s 			page 18


 239:Core/Src/usart.c **** 
 240:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 241:Core/Src/usart.c ****     /* Peripheral clock disable */
 242:Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 243:Core/Src/usart.c **** 
 244:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 245:Core/Src/usart.c ****     PA2     ------> LPUART1_TX
 246:Core/Src/usart.c ****     PA3     ------> LPUART1_RX
 247:Core/Src/usart.c ****     */
 248:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, LPUART1_TX_Pin|LPUART1_RX_Pin);
 249:Core/Src/usart.c **** 
 250:Core/Src/usart.c ****     /* LPUART1 DMA DeInit */
 251:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 252:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 253:Core/Src/usart.c **** 
 254:Core/Src/usart.c ****     /* LPUART1 interrupt Deinit */
 255:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 256:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 257:Core/Src/usart.c **** 
 258:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 259:Core/Src/usart.c ****   }
 260:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 623              		.loc 1 260 8 is_stmt 1 view .LVU207
 624              		.loc 1 260 10 is_stmt 0 view .LVU208
 625 000a 134A     		ldr	r2, .L47+4
 626 000c 9342     		cmp	r3, r2
 627 000e 16D0     		beq	.L46
 628              	.LVL33:
 629              	.L41:
 261:Core/Src/usart.c ****   {
 262:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 263:Core/Src/usart.c **** 
 264:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 265:Core/Src/usart.c ****     /* Peripheral clock disable */
 266:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 267:Core/Src/usart.c **** 
 268:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 269:Core/Src/usart.c ****     PC4     ------> USART1_TX
 270:Core/Src/usart.c ****     PC5     ------> USART1_RX
 271:Core/Src/usart.c ****     */
 272:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 273:Core/Src/usart.c **** 
 274:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 275:Core/Src/usart.c **** 
 276:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 277:Core/Src/usart.c ****   }
 278:Core/Src/usart.c **** }
 630              		.loc 1 278 1 view .LVU209
 631 0010 10BD     		pop	{r4, pc}
 632              	.LVL34:
 633              	.L45:
 634              		.loc 1 278 1 view .LVU210
 635 0012 0446     		mov	r4, r0
 242:Core/Src/usart.c **** 
 636              		.loc 1 242 5 is_stmt 1 view .LVU211
 637 0014 02F5C832 		add	r2, r2, #102400
 638 0018 D36D     		ldr	r3, [r2, #92]
ARM GAS  /tmp/ccP75Sql.s 			page 19


 639 001a 23F00103 		bic	r3, r3, #1
 640 001e D365     		str	r3, [r2, #92]
 248:Core/Src/usart.c **** 
 641              		.loc 1 248 5 view .LVU212
 642 0020 0C21     		movs	r1, #12
 643 0022 4FF09040 		mov	r0, #1207959552
 644              	.LVL35:
 248:Core/Src/usart.c **** 
 645              		.loc 1 248 5 is_stmt 0 view .LVU213
 646 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 647              	.LVL36:
 251:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 648              		.loc 1 251 5 is_stmt 1 view .LVU214
 649 002a E06F     		ldr	r0, [r4, #124]
 650 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 651              	.LVL37:
 252:Core/Src/usart.c **** 
 652              		.loc 1 252 5 view .LVU215
 653 0030 A06F     		ldr	r0, [r4, #120]
 654 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 655              	.LVL38:
 255:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 656              		.loc 1 255 5 view .LVU216
 657 0036 5B20     		movs	r0, #91
 658 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 659              	.LVL39:
 660 003c E8E7     		b	.L41
 661              	.LVL40:
 662              	.L46:
 266:Core/Src/usart.c **** 
 663              		.loc 1 266 5 view .LVU217
 664 003e 02F55842 		add	r2, r2, #55296
 665 0042 136E     		ldr	r3, [r2, #96]
 666 0044 23F48043 		bic	r3, r3, #16384
 667 0048 1366     		str	r3, [r2, #96]
 272:Core/Src/usart.c **** 
 668              		.loc 1 272 5 view .LVU218
 669 004a 3021     		movs	r1, #48
 670 004c 0348     		ldr	r0, .L47+8
 671              	.LVL41:
 272:Core/Src/usart.c **** 
 672              		.loc 1 272 5 is_stmt 0 view .LVU219
 673 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 674              	.LVL42:
 675              		.loc 1 278 1 view .LVU220
 676 0052 DDE7     		b	.L41
 677              	.L48:
 678              		.align	2
 679              	.L47:
 680 0054 00800040 		.word	1073774592
 681 0058 00380140 		.word	1073821696
 682 005c 00080048 		.word	1207961600
 683              		.cfi_endproc
 684              	.LFE135:
 686              		.comm	hdma_lpuart1_tx,96,4
 687              		.comm	hdma_lpuart1_rx,96,4
 688              		.comm	huart1,144,4
ARM GAS  /tmp/ccP75Sql.s 			page 20


 689              		.comm	hlpuart1,144,4
 690              		.text
 691              	.Letext0:
 692              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 693              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 694              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 695              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 696              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 697              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 698              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 699              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 700              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 701              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 702              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 703              		.file 13 "Core/Inc/usart.h"
 704              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 705              		.file 15 "Core/Inc/main.h"
 706              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 707              		.file 17 "<built-in>"
ARM GAS  /tmp/ccP75Sql.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccP75Sql.s:18     .text.MX_LPUART1_UART_Init:0000000000000000 $t
     /tmp/ccP75Sql.s:26     .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
     /tmp/ccP75Sql.s:132    .text.MX_LPUART1_UART_Init:0000000000000060 $d
                            *COM*:0000000000000090 hlpuart1
     /tmp/ccP75Sql.s:138    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccP75Sql.s:145    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccP75Sql.s:253    .text.MX_USART1_UART_Init:0000000000000060 $d
                            *COM*:0000000000000090 huart1
     /tmp/ccP75Sql.s:259    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccP75Sql.s:266    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccP75Sql.s:584    .text.HAL_UART_MspInit:0000000000000144 $d
                            *COM*:0000000000000060 hdma_lpuart1_rx
                            *COM*:0000000000000060 hdma_lpuart1_tx
     /tmp/ccP75Sql.s:596    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccP75Sql.s:603    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccP75Sql.s:680    .text.HAL_UART_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
