vendor_name = ModelSim
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram_types.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/output_files/Chain1.cdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/db/hyperram_test.cbx.xml
design_name = master
instance = comp, \A~output , A~output, master, 1
instance = comp, \B~output , B~output, master, 1
instance = comp, \ram_ck_p~output , ram_ck_p~output, master, 1
instance = comp, \ram_rwds~output , ram_rwds~output, master, 1
instance = comp, \ram_dq[0]~output , ram_dq[0]~output, master, 1
instance = comp, \ram_dq[1]~output , ram_dq[1]~output, master, 1
instance = comp, \ram_dq[2]~output , ram_dq[2]~output, master, 1
instance = comp, \ram_dq[3]~output , ram_dq[3]~output, master, 1
instance = comp, \ram_dq[4]~output , ram_dq[4]~output, master, 1
instance = comp, \ram_dq[5]~output , ram_dq[5]~output, master, 1
instance = comp, \ram_dq[6]~output , ram_dq[6]~output, master, 1
instance = comp, \ram_dq[7]~output , ram_dq[7]~output, master, 1
instance = comp, \t_ram_ck_p~output , t_ram_ck_p~output, master, 1
instance = comp, \t_ram_rwds~output , t_ram_rwds~output, master, 1
instance = comp, \t_ram_dq[0]~output , t_ram_dq[0]~output, master, 1
instance = comp, \t_ram_dq[1]~output , t_ram_dq[1]~output, master, 1
instance = comp, \t_ram_dq[2]~output , t_ram_dq[2]~output, master, 1
instance = comp, \t_ram_dq[3]~output , t_ram_dq[3]~output, master, 1
instance = comp, \t_ram_dq[4]~output , t_ram_dq[4]~output, master, 1
instance = comp, \t_ram_dq[5]~output , t_ram_dq[5]~output, master, 1
instance = comp, \t_ram_dq[6]~output , t_ram_dq[6]~output, master, 1
instance = comp, \t_ram_dq[7]~output , t_ram_dq[7]~output, master, 1
instance = comp, \ram_rst~output , ram_rst~output, master, 1
instance = comp, \ram_cs_n~output , ram_cs_n~output, master, 1
instance = comp, \ram_ck_n~output , ram_ck_n~output, master, 1
instance = comp, \t_ram_rst~output , t_ram_rst~output, master, 1
instance = comp, \t_ram_cs_n~output , t_ram_cs_n~output, master, 1
instance = comp, \t_ram_ck_n~output , t_ram_ck_n~output, master, 1
instance = comp, \clock~input , clock~input, master, 1
instance = comp, \hrddram_test:state_counter[0]~1 , \hrddram_test:state_counter[0]~1, master, 1
instance = comp, \reset_n~input , reset_n~input, master, 1
instance = comp, \hrddram_test:state_counter[10]~3 , \hrddram_test:state_counter[10]~3, master, 1
instance = comp, \hrddram_test:state_counter[10]~1 , \hrddram_test:state_counter[10]~1, master, 1
instance = comp, \hrddram_test:state_counter[10]~2 , \hrddram_test:state_counter[10]~2, master, 1
instance = comp, \hrddram_test:state_counter[10]~4 , \hrddram_test:state_counter[10]~4, master, 1
instance = comp, \hrddram_test:state_counter[0] , \hrddram_test:state_counter[0], master, 1
instance = comp, \hrddram_test:state_counter[1]~1 , \hrddram_test:state_counter[1]~1, master, 1
instance = comp, \~GND , ~GND, master, 1
instance = comp, \hrddram_test:state_counter[1] , \hrddram_test:state_counter[1], master, 1
instance = comp, \hrddram_test:state_counter[2]~1 , \hrddram_test:state_counter[2]~1, master, 1
instance = comp, \hrddram_test:state_counter[2] , \hrddram_test:state_counter[2], master, 1
instance = comp, \hrddram_test:state_counter[3]~1 , \hrddram_test:state_counter[3]~1, master, 1
instance = comp, \hrddram_test:state_counter[3] , \hrddram_test:state_counter[3], master, 1
instance = comp, \hrddram_test:state_counter[4]~1 , \hrddram_test:state_counter[4]~1, master, 1
instance = comp, \hrddram_test:state_counter[4] , \hrddram_test:state_counter[4], master, 1
instance = comp, \hrddram_test:state_counter[5]~1 , \hrddram_test:state_counter[5]~1, master, 1
instance = comp, \hrddram_test:state_counter[5] , \hrddram_test:state_counter[5], master, 1
instance = comp, \hrddram_test:state_counter[6]~1 , \hrddram_test:state_counter[6]~1, master, 1
instance = comp, \hrddram_test:state_counter[6] , \hrddram_test:state_counter[6], master, 1
instance = comp, \hrddram_test:state_counter[7]~1 , \hrddram_test:state_counter[7]~1, master, 1
instance = comp, \hrddram_test:state_counter[7] , \hrddram_test:state_counter[7], master, 1
instance = comp, \hrddram_test:state_counter[8]~1 , \hrddram_test:state_counter[8]~1, master, 1
instance = comp, \hrddram_test:state_counter[8] , \hrddram_test:state_counter[8], master, 1
instance = comp, \hrddram_test:state_counter[9]~1 , \hrddram_test:state_counter[9]~1, master, 1
instance = comp, \hrddram_test:state_counter[9] , \hrddram_test:state_counter[9], master, 1
instance = comp, \hrddram_test:state_counter[10]~5 , \hrddram_test:state_counter[10]~5, master, 1
instance = comp, \hrddram_test:state_counter[10] , \hrddram_test:state_counter[10], master, 1
instance = comp, \hrddram_test:state_counter[11]~1 , \hrddram_test:state_counter[11]~1, master, 1
instance = comp, \hrddram_test:state_counter[11] , \hrddram_test:state_counter[11], master, 1
instance = comp, \hrddram_test:state_counter[12]~1 , \hrddram_test:state_counter[12]~1, master, 1
instance = comp, \hrddram_test:state_counter[12] , \hrddram_test:state_counter[12], master, 1
instance = comp, \Equal0~2 , Equal0~2, master, 1
instance = comp, \Equal0~1 , Equal0~1, master, 1
instance = comp, \Equal0~0 , Equal0~0, master, 1
instance = comp, \Equal0~3 , Equal0~3, master, 1
instance = comp, \ram_wr_request~0 , ram_wr_request~0, master, 1
instance = comp, \hyperram_0|data_process~0 , hyperram_0|data_process~0, master, 1
instance = comp, \hyperram_0|Add2~0 , hyperram_0|Add2~0, master, 1
instance = comp, \hyperram_0|Add2~2 , hyperram_0|Add2~2, master, 1
instance = comp, \hyperram_0|command_counter[0] , hyperram_0|command_counter[0], master, 1
instance = comp, \hyperram_0|Add2~3 , hyperram_0|Add2~3, master, 1
instance = comp, \hyperram_0|Add2~13 , hyperram_0|Add2~13, master, 1
instance = comp, \hyperram_0|command_counter[1] , hyperram_0|command_counter[1], master, 1
instance = comp, \hyperram_0|Add2~5 , hyperram_0|Add2~5, master, 1
instance = comp, \hyperram_0|Add2~12 , hyperram_0|Add2~12, master, 1
instance = comp, \hyperram_0|command_counter[2] , hyperram_0|command_counter[2], master, 1
instance = comp, \hyperram_0|Add2~7 , hyperram_0|Add2~7, master, 1
instance = comp, \hyperram_0|Add2~14 , hyperram_0|Add2~14, master, 1
instance = comp, \hyperram_0|command_counter[3] , hyperram_0|command_counter[3], master, 1
instance = comp, \hyperram_0|Add2~9 , hyperram_0|Add2~9, master, 1
instance = comp, \hyperram_0|Add2~11 , hyperram_0|Add2~11, master, 1
instance = comp, \hyperram_0|command_counter[4] , hyperram_0|command_counter[4], master, 1
instance = comp, \hyperram_0|state~19 , hyperram_0|state~19, master, 1
instance = comp, \hyperram_0|state~24 , hyperram_0|state~24, master, 1
instance = comp, \hyperram_0|state~25 , hyperram_0|state~25, master, 1
instance = comp, \hyperram_0|state.command , hyperram_0|state.command, master, 1
instance = comp, \hyperram_0|state~20 , hyperram_0|state~20, master, 1
instance = comp, \ram_rwds~input , ram_rwds~input, master, 1
instance = comp, \hyperram_0|latency[1]~1 , hyperram_0|latency[1]~1, master, 1
instance = comp, \hyperram_0|latency[1]~0 , hyperram_0|latency[1]~0, master, 1
instance = comp, \hyperram_0|latency[0]~2 , hyperram_0|latency[0]~2, master, 1
instance = comp, \hyperram_0|latency[0] , hyperram_0|latency[0], master, 1
instance = comp, \hyperram_0|state~17 , hyperram_0|state~17, master, 1
instance = comp, \hyperram_0|state~18 , hyperram_0|state~18, master, 1
instance = comp, \hyperram_0|state~21 , hyperram_0|state~21, master, 1
instance = comp, \hyperram_0|state~23 , hyperram_0|state~23, master, 1
instance = comp, \hyperram_0|state.latency_delay , hyperram_0|state.latency_delay, master, 1
instance = comp, \hyperram_0|Selector15~3 , hyperram_0|Selector15~3, master, 1
instance = comp, \hyperram_0|state~22 , hyperram_0|state~22, master, 1
instance = comp, \hyperram_0|state.wr , hyperram_0|state.wr, master, 1
instance = comp, \hyperram_0|Selector15~0 , hyperram_0|Selector15~0, master, 1
instance = comp, \hyperram_0|Selector15~1 , hyperram_0|Selector15~1, master, 1
instance = comp, \hyperram_0|Add4~0 , hyperram_0|Add4~0, master, 1
instance = comp, \hyperram_0|Selector15~2 , hyperram_0|Selector15~2, master, 1
instance = comp, \hyperram_0|Selector15~4 , hyperram_0|Selector15~4, master, 1
instance = comp, \hyperram_0|data_counter[0] , hyperram_0|data_counter[0], master, 1
instance = comp, \hyperram_0|Add4~2 , hyperram_0|Add4~2, master, 1
instance = comp, \hyperram_0|data_counter~0 , hyperram_0|data_counter~0, master, 1
instance = comp, \hyperram_0|data_counter[9]~1 , hyperram_0|data_counter[9]~1, master, 1
instance = comp, \hyperram_0|data_counter[1] , hyperram_0|data_counter[1], master, 1
instance = comp, \hyperram_0|Add4~4 , hyperram_0|Add4~4, master, 1
instance = comp, \hyperram_0|data_counter~2 , hyperram_0|data_counter~2, master, 1
instance = comp, \hyperram_0|data_counter[2] , hyperram_0|data_counter[2], master, 1
instance = comp, \hyperram_0|Add4~6 , hyperram_0|Add4~6, master, 1
instance = comp, \hyperram_0|data_counter~3 , hyperram_0|data_counter~3, master, 1
instance = comp, \hyperram_0|data_counter[3] , hyperram_0|data_counter[3], master, 1
instance = comp, \hyperram_0|Add4~8 , hyperram_0|Add4~8, master, 1
instance = comp, \hyperram_0|data_counter~4 , hyperram_0|data_counter~4, master, 1
instance = comp, \hyperram_0|data_counter[4] , hyperram_0|data_counter[4], master, 1
instance = comp, \hyperram_0|state~12 , hyperram_0|state~12, master, 1
instance = comp, \hyperram_0|Add4~10 , hyperram_0|Add4~10, master, 1
instance = comp, \hyperram_0|data_counter~5 , hyperram_0|data_counter~5, master, 1
instance = comp, \hyperram_0|data_counter[5] , hyperram_0|data_counter[5], master, 1
instance = comp, \hyperram_0|Add4~12 , hyperram_0|Add4~12, master, 1
instance = comp, \hyperram_0|data_counter~6 , hyperram_0|data_counter~6, master, 1
instance = comp, \hyperram_0|data_counter[6] , hyperram_0|data_counter[6], master, 1
instance = comp, \hyperram_0|Add4~14 , hyperram_0|Add4~14, master, 1
instance = comp, \hyperram_0|data_counter~7 , hyperram_0|data_counter~7, master, 1
instance = comp, \hyperram_0|data_counter[7] , hyperram_0|data_counter[7], master, 1
instance = comp, \hyperram_0|Add4~16 , hyperram_0|Add4~16, master, 1
instance = comp, \hyperram_0|data_counter~8 , hyperram_0|data_counter~8, master, 1
instance = comp, \hyperram_0|data_counter[8] , hyperram_0|data_counter[8], master, 1
instance = comp, \hyperram_0|Add4~18 , hyperram_0|Add4~18, master, 1
instance = comp, \hyperram_0|data_counter~9 , hyperram_0|data_counter~9, master, 1
instance = comp, \hyperram_0|data_counter[9] , hyperram_0|data_counter[9], master, 1
instance = comp, \hyperram_0|Add4~20 , hyperram_0|Add4~20, master, 1
instance = comp, \hyperram_0|data_counter~10 , hyperram_0|data_counter~10, master, 1
instance = comp, \hyperram_0|data_counter[10] , hyperram_0|data_counter[10], master, 1
instance = comp, \hyperram_0|state~13 , hyperram_0|state~13, master, 1
instance = comp, \hyperram_0|state~14 , hyperram_0|state~14, master, 1
instance = comp, \hyperram_0|internal_data_out[0]~0 , hyperram_0|internal_data_out[0]~0, master, 1
instance = comp, \hyperram_0|state~15 , hyperram_0|state~15, master, 1
instance = comp, \hyperram_0|state~16 , hyperram_0|state~16, master, 1
instance = comp, \hyperram_0|state.idle , hyperram_0|state.idle, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[0]~5 , hyperram_0|ddr_ck_div_counter[0]~5, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[3]~11 , hyperram_0|ddr_ck_div_counter[3]~11, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~13 , hyperram_0|ddr_ck_div_counter[4]~13, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4] , hyperram_0|ddr_ck_div_counter[4], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~15 , hyperram_0|ddr_ck_div_counter[4]~15, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~16 , hyperram_0|ddr_ck_div_counter[4]~16, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[0] , hyperram_0|ddr_ck_div_counter[0], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[1]~7 , hyperram_0|ddr_ck_div_counter[1]~7, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[1] , hyperram_0|ddr_ck_div_counter[1], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[2]~9 , hyperram_0|ddr_ck_div_counter[2]~9, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[2] , hyperram_0|ddr_ck_div_counter[2], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[3] , hyperram_0|ddr_ck_div_counter[3], master, 1
instance = comp, \hyperram_0|internal_clock~0 , hyperram_0|internal_clock~0, master, 1
instance = comp, \hyperram_0|internal_clock~1 , hyperram_0|internal_clock~1, master, 1
instance = comp, \hyperram_0|internal_clock , hyperram_0|internal_clock, master, 1
instance = comp, \hyperram_0|internal_clock_prev , hyperram_0|internal_clock_prev, master, 1
instance = comp, \hyperram_0|internal_ck_p~0 , hyperram_0|internal_ck_p~0, master, 1
instance = comp, \hyperram_0|internal_ck_p , hyperram_0|internal_ck_p, master, 1
instance = comp, \hyperram_0|Selector28~2 , hyperram_0|Selector28~2, master, 1
instance = comp, \hyperram_0|Selector28~3 , hyperram_0|Selector28~3, master, 1
instance = comp, \hyperram_0|internal_data_out[0]~1 , hyperram_0|internal_data_out[0]~1, master, 1
instance = comp, \hyperram_0|internal_data_out[0] , hyperram_0|internal_data_out[0], master, 1
instance = comp, \hyperram_0|dq~8 , hyperram_0|dq~8, master, 1
instance = comp, \hyperram_0|state~26 , hyperram_0|state~26, master, 1
instance = comp, \hyperram_0|internal_data_out[1] , hyperram_0|internal_data_out[1], master, 1
instance = comp, \hyperram_0|internal_data_out[2] , hyperram_0|internal_data_out[2], master, 1
instance = comp, \hyperram_0|internal_data_out[3] , hyperram_0|internal_data_out[3], master, 1
instance = comp, \hyperram_0|internal_data_out[5]~3 , hyperram_0|internal_data_out[5]~3, master, 1
instance = comp, \hyperram_0|internal_data_out[5]~2 , hyperram_0|internal_data_out[5]~2, master, 1
instance = comp, \hyperram_0|internal_data_out[5]~4 , hyperram_0|internal_data_out[5]~4, master, 1
instance = comp, \hyperram_0|internal_data_out[5]~5 , hyperram_0|internal_data_out[5]~5, master, 1
instance = comp, \hyperram_0|internal_data_out[5] , hyperram_0|internal_data_out[5], master, 1
instance = comp, \hyperram_0|internal_data_out[6] , hyperram_0|internal_data_out[6], master, 1
instance = comp, \hyperram_0|internal_data_out[7] , hyperram_0|internal_data_out[7], master, 1
instance = comp, \ram_dq[0]~input , ram_dq[0]~input, master, 1
instance = comp, \ram_dq[1]~input , ram_dq[1]~input, master, 1
instance = comp, \ram_dq[2]~input , ram_dq[2]~input, master, 1
instance = comp, \ram_dq[3]~input , ram_dq[3]~input, master, 1
instance = comp, \ram_dq[4]~input , ram_dq[4]~input, master, 1
instance = comp, \ram_dq[5]~input , ram_dq[5]~input, master, 1
instance = comp, \ram_dq[6]~input , ram_dq[6]~input, master, 1
instance = comp, \ram_dq[7]~input , ram_dq[7]~input, master, 1
instance = comp, \A~input , A~input, master, 1
instance = comp, \B~input , B~input, master, 1
instance = comp, \ram_ck_p~input , ram_ck_p~input, master, 1
instance = comp, \t_ram_ck_p~input , t_ram_ck_p~input, master, 1
instance = comp, \t_ram_rwds~input , t_ram_rwds~input, master, 1
instance = comp, \t_ram_dq[0]~input , t_ram_dq[0]~input, master, 1
instance = comp, \t_ram_dq[1]~input , t_ram_dq[1]~input, master, 1
instance = comp, \t_ram_dq[2]~input , t_ram_dq[2]~input, master, 1
instance = comp, \t_ram_dq[3]~input , t_ram_dq[3]~input, master, 1
instance = comp, \t_ram_dq[4]~input , t_ram_dq[4]~input, master, 1
instance = comp, \t_ram_dq[5]~input , t_ram_dq[5]~input, master, 1
instance = comp, \t_ram_dq[6]~input , t_ram_dq[6]~input, master, 1
instance = comp, \t_ram_dq[7]~input , t_ram_dq[7]~input, master, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, master, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, master, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
