<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="core_instr_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="core_instr_gnt"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="core_instr_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="core_instr_addr[31]"/>
        <net name="core_instr_addr[30]"/>
        <net name="core_instr_addr[29]"/>
        <net name="core_instr_addr[28]"/>
        <net name="core_instr_addr[27]"/>
        <net name="core_instr_addr[26]"/>
        <net name="core_instr_addr[25]"/>
        <net name="core_instr_addr[24]"/>
        <net name="core_instr_addr[23]"/>
        <net name="core_instr_addr[22]"/>
        <net name="core_instr_addr[21]"/>
        <net name="core_instr_addr[20]"/>
        <net name="core_instr_addr[19]"/>
        <net name="core_instr_addr[18]"/>
        <net name="core_instr_addr[17]"/>
        <net name="core_instr_addr[16]"/>
        <net name="core_instr_addr[15]"/>
        <net name="core_instr_addr[14]"/>
        <net name="core_instr_addr[13]"/>
        <net name="core_instr_addr[12]"/>
        <net name="core_instr_addr[11]"/>
        <net name="core_instr_addr[10]"/>
        <net name="core_instr_addr[9]"/>
        <net name="core_instr_addr[8]"/>
        <net name="core_instr_addr[7]"/>
        <net name="core_instr_addr[6]"/>
        <net name="core_instr_addr[5]"/>
        <net name="core_instr_addr[4]"/>
        <net name="core_instr_addr[3]"/>
        <net name="core_instr_addr[2]"/>
        <net name="core_instr_addr[1]"/>
        <net name="core_instr_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="core_instr_rdata[31]"/>
        <net name="core_instr_rdata[30]"/>
        <net name="core_instr_rdata[29]"/>
        <net name="core_instr_rdata[28]"/>
        <net name="core_instr_rdata[27]"/>
        <net name="core_instr_rdata[26]"/>
        <net name="core_instr_rdata[25]"/>
        <net name="core_instr_rdata[24]"/>
        <net name="core_instr_rdata[23]"/>
        <net name="core_instr_rdata[22]"/>
        <net name="core_instr_rdata[21]"/>
        <net name="core_instr_rdata[20]"/>
        <net name="core_instr_rdata[19]"/>
        <net name="core_instr_rdata[18]"/>
        <net name="core_instr_rdata[17]"/>
        <net name="core_instr_rdata[16]"/>
        <net name="core_instr_rdata[15]"/>
        <net name="core_instr_rdata[14]"/>
        <net name="core_instr_rdata[13]"/>
        <net name="core_instr_rdata[12]"/>
        <net name="core_instr_rdata[11]"/>
        <net name="core_instr_rdata[10]"/>
        <net name="core_instr_rdata[9]"/>
        <net name="core_instr_rdata[8]"/>
        <net name="core_instr_rdata[7]"/>
        <net name="core_instr_rdata[6]"/>
        <net name="core_instr_rdata[5]"/>
        <net name="core_instr_rdata[4]"/>
        <net name="core_instr_rdata[3]"/>
        <net name="core_instr_rdata[2]"/>
        <net name="core_instr_rdata[1]"/>
        <net name="core_instr_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rstn_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="core_lsu_addr[23]"/>
        <net name="core_lsu_addr[22]"/>
        <net name="core_lsu_addr[21]"/>
        <net name="core_lsu_addr[20]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_trans"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_tx_byte[7]"/>
        <net name="u_tx_byte[6]"/>
        <net name="u_tx_byte[5]"/>
        <net name="u_tx_byte[4]"/>
        <net name="u_tx_byte[3]"/>
        <net name="u_tx_byte[2]"/>
        <net name="u_tx_byte[1]"/>
        <net name="u_tx_byte[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="uart_tx_OBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_baud[15]"/>
        <net name="u_baud[14]"/>
        <net name="u_baud[13]"/>
        <net name="u_baud[12]"/>
        <net name="u_baud[11]"/>
        <net name="u_baud[10]"/>
        <net name="u_baud[9]"/>
        <net name="u_baud[8]"/>
        <net name="u_baud[7]"/>
        <net name="u_baud[6]"/>
        <net name="u_baud[5]"/>
        <net name="u_baud[4]"/>
        <net name="u_baud[3]"/>
        <net name="u_baud[2]"/>
        <net name="u_baud[1]"/>
        <net name="u_baud[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="my_ila"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="core_lsu_wdata[31]"/>
        <net name="core_lsu_wdata[30]"/>
        <net name="core_lsu_wdata[29]"/>
        <net name="core_lsu_wdata[28]"/>
        <net name="core_lsu_wdata[27]"/>
        <net name="core_lsu_wdata[26]"/>
        <net name="core_lsu_wdata[25]"/>
        <net name="core_lsu_wdata[24]"/>
        <net name="core_lsu_wdata[23]"/>
        <net name="core_lsu_wdata[22]"/>
        <net name="core_lsu_wdata[21]"/>
        <net name="core_lsu_wdata[20]"/>
        <net name="core_lsu_wdata[19]"/>
        <net name="core_lsu_wdata[18]"/>
        <net name="core_lsu_wdata[17]"/>
        <net name="core_lsu_wdata[16]"/>
        <net name="core_lsu_wdata[15]"/>
        <net name="core_lsu_wdata[14]"/>
        <net name="core_lsu_wdata[13]"/>
        <net name="core_lsu_wdata[12]"/>
        <net name="core_lsu_wdata[11]"/>
        <net name="core_lsu_wdata[10]"/>
        <net name="core_lsu_wdata[9]"/>
        <net name="core_lsu_wdata[8]"/>
        <net name="core_lsu_wdata[7]"/>
        <net name="core_lsu_wdata[6]"/>
        <net name="core_lsu_wdata[5]"/>
        <net name="core_lsu_wdata[4]"/>
        <net name="core_lsu_wdata[3]"/>
        <net name="core_lsu_wdata[2]"/>
        <net name="core_lsu_wdata[1]"/>
        <net name="core_lsu_wdata[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
