# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"seg_ex_drive_tb_time_synth.v" \
"../../../../../drive_74hc595.srcs/sim_1/new/seg_ex_drive_tb.v" \

# Do not sort compile order
nosort
