

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_679_12'
================================================================
* Date:           Mon Aug 18 15:42:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_679_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       72|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       72|      191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U395  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln679_fu_374_p2        |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln679_fu_368_p2       |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   31|         62|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_1_fu_120               |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_120                        |  31|   0|   31|          0|
    |tmp_reg_601                       |  32|   0|   32|          0|
    |trunc_ln679_reg_516               |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|chunk                 |   in|   32|     ap_none|                               chunk|        scalar|
|sext_ln679            |   in|   62|     ap_none|                          sext_ln679|        scalar|
|x_address0            |  out|    3|   ap_memory|                                   x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                   x|         array|
|x_q0                  |   in|   32|   ap_memory|                                   x|         array|
|x_1_address0          |  out|    3|   ap_memory|                                 x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                 x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                 x_1|         array|
|x_2_address0          |  out|    3|   ap_memory|                                 x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                 x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                 x_2|         array|
|x_3_address0          |  out|    3|   ap_memory|                                 x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                 x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                 x_3|         array|
|x_4_address0          |  out|    3|   ap_memory|                                 x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                 x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                 x_4|         array|
|x_5_address0          |  out|    3|   ap_memory|                                 x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                 x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                 x_5|         array|
|x_6_address0          |  out|    3|   ap_memory|                                 x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                 x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                 x_6|         array|
|x_7_address0          |  out|    3|   ap_memory|                                 x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                 x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                 x_7|         array|
|x_8_address0          |  out|    3|   ap_memory|                                 x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                 x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                 x_8|         array|
|x_9_address0          |  out|    3|   ap_memory|                                 x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                 x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                 x_9|         array|
|x_10_address0         |  out|    3|   ap_memory|                                x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                x_10|         array|
|x_11_address0         |  out|    3|   ap_memory|                                x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                                x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                                x_11|         array|
|x_12_address0         |  out|    3|   ap_memory|                                x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                x_12|         array|
|x_13_address0         |  out|    3|   ap_memory|                                x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                                x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                                x_13|         array|
|x_14_address0         |  out|    3|   ap_memory|                                x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                x_14|         array|
|x_15_address0         |  out|    3|   ap_memory|                                x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                                x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                                x_15|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln679_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln679"   --->   Operation 7 'read' 'sext_ln679_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%chunk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %chunk"   --->   Operation 8 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln679_cast = sext i62 %sext_ln679_read"   --->   Operation 9 'sext' 'sext_ln679_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_10, void @empty_23, void @empty_31, i32 16, i32 16, i32 16, i32 64, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln679 = store i31 0, i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 11 'store' 'store_ln679' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc172"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln679 = zext i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 15 'zext' 'zext_ln679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln679 = icmp_slt  i32 %zext_ln679, i32 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 16 'icmp' 'icmp_ln679' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln679 = add i31 %i, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 17 'add' 'add_ln679' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln679 = br i1 %icmp_ln679, void %for.inc175.loopexit.exitStub, void %for.inc172.split" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 18 'br' 'br_ln679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln679 = trunc i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 19 'trunc' 'trunc_ln679' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 20 'partselect' 'lshr_ln1' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln679_1 = zext i3 %lshr_ln1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 21 'zext' 'zext_ln679_1' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 22 'getelementptr' 'x_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 23 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 24 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 25 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 26 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 27 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 28 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 29 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 30 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 31 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 32 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 33 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 34 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 35 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 36 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 37 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 38 'load' 'x_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 39 'load' 'x_1_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 40 'load' 'x_2_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 41 'load' 'x_3_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 42 'load' 'x_4_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 43 'load' 'x_5_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 44 'load' 'x_6_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 45 'load' 'x_7_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 46 'load' 'x_8_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 47 'load' 'x_9_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 48 'load' 'x_10_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 49 'load' 'x_11_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 50 'load' 'x_12_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 51 'load' 'x_13_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 52 'load' 'x_14_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 53 'load' 'x_15_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln679 = store i31 %add_ln679, i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 54 'store' 'store_ln679' <Predicate = (icmp_ln679)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 55 [1/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 55 'load' 'x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 56 'load' 'x_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 57 'load' 'x_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 58 'load' 'x_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 59 'load' 'x_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 60 'load' 'x_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 61 'load' 'x_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 62 'load' 'x_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 63 'load' 'x_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 64 'load' 'x_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 65 'load' 'x_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 66 'load' 'x_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 67 'load' 'x_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 68 'load' 'x_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 69 'load' 'x_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 70 'load' 'x_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.49ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %x_load, i4 1, i32 %x_1_load, i4 2, i32 %x_2_load, i4 3, i32 %x_3_load, i4 4, i32 %x_4_load, i4 5, i32 %x_5_load, i4 6, i32 %x_6_load, i4 7, i32 %x_7_load, i4 8, i32 %x_8_load, i4 9, i32 %x_9_load, i4 10, i32 %x_10_load, i4 11, i32 %x_11_load, i4 12, i32 %x_12_load, i4 13, i32 %x_13_load, i4 14, i32 %x_14_load, i4 15, i32 %x_15_load, i32 <undef>, i4 %trunc_ln679" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 71 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln679)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln679_cast" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 72 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln680 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:680]   --->   Operation 73 'specpipeline' 'specpipeline_ln680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln679 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 74 'specloopname' 'specloopname_ln679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln681 = bitcast i32 %tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 75 'bitcast' 'bitcast_ln681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.43ns)   --->   "%write_ln681 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln681, i4 15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 76 'write' 'write_ln681' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln679 = br void %for.inc172" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 77 'br' 'br_ln679' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ chunk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln679]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca       ) [ 0100]
sext_ln679_read    (read         ) [ 0000]
chunk_read         (read         ) [ 0000]
sext_ln679_cast    (sext         ) [ 0111]
specinterface_ln0  (specinterface) [ 0000]
store_ln679        (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
i                  (load         ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
zext_ln679         (zext         ) [ 0000]
icmp_ln679         (icmp         ) [ 0110]
add_ln679          (add          ) [ 0000]
br_ln679           (br           ) [ 0000]
trunc_ln679        (trunc        ) [ 0110]
lshr_ln1           (partselect   ) [ 0000]
zext_ln679_1       (zext         ) [ 0000]
x_addr             (getelementptr) [ 0110]
x_1_addr           (getelementptr) [ 0110]
x_2_addr           (getelementptr) [ 0110]
x_3_addr           (getelementptr) [ 0110]
x_4_addr           (getelementptr) [ 0110]
x_5_addr           (getelementptr) [ 0110]
x_6_addr           (getelementptr) [ 0110]
x_7_addr           (getelementptr) [ 0110]
x_8_addr           (getelementptr) [ 0110]
x_9_addr           (getelementptr) [ 0110]
x_10_addr          (getelementptr) [ 0110]
x_11_addr          (getelementptr) [ 0110]
x_12_addr          (getelementptr) [ 0110]
x_13_addr          (getelementptr) [ 0110]
x_14_addr          (getelementptr) [ 0110]
x_15_addr          (getelementptr) [ 0110]
store_ln679        (store        ) [ 0000]
x_load             (load         ) [ 0000]
x_1_load           (load         ) [ 0000]
x_2_load           (load         ) [ 0000]
x_3_load           (load         ) [ 0000]
x_4_load           (load         ) [ 0000]
x_5_load           (load         ) [ 0000]
x_6_load           (load         ) [ 0000]
x_7_load           (load         ) [ 0000]
x_8_load           (load         ) [ 0000]
x_9_load           (load         ) [ 0000]
x_10_load          (load         ) [ 0000]
x_11_load          (load         ) [ 0000]
x_12_load          (load         ) [ 0000]
x_13_load          (load         ) [ 0000]
x_14_load          (load         ) [ 0000]
x_15_load          (load         ) [ 0000]
tmp                (sparsemux    ) [ 0101]
gmem2_addr         (getelementptr) [ 0000]
specpipeline_ln680 (specpipeline ) [ 0000]
specloopname_ln679 (specloopname ) [ 0000]
bitcast_ln681      (bitcast      ) [ 0000]
write_ln681        (write        ) [ 0000]
br_ln679           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="chunk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln679">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln679"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="i_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln679_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="62" slack="0"/>
<pin id="127" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln679_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="chunk_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln681_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln681/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="x_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_3_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_4_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_5_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_6_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="x_7_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_7_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_8_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="x_9_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_9_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_10_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_11_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_11_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_12_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="x_13_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_13_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_14_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_15_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_15_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_5_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_7_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_9_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_11_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_13_load/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_15_load/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln679_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="62" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln679_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="31" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln679/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln679_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln679/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln679_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln679/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln679_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln679/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln679_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln679/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lshr_ln1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="31" slack="0"/>
<pin id="387" dir="0" index="2" bw="4" slack="0"/>
<pin id="388" dir="0" index="3" bw="4" slack="0"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln679_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln679_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln679_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="0" index="1" bw="31" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln679/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="0" index="3" bw="1" slack="0"/>
<pin id="424" dir="0" index="4" bw="32" slack="0"/>
<pin id="425" dir="0" index="5" bw="3" slack="0"/>
<pin id="426" dir="0" index="6" bw="32" slack="0"/>
<pin id="427" dir="0" index="7" bw="3" slack="0"/>
<pin id="428" dir="0" index="8" bw="32" slack="0"/>
<pin id="429" dir="0" index="9" bw="4" slack="0"/>
<pin id="430" dir="0" index="10" bw="32" slack="0"/>
<pin id="431" dir="0" index="11" bw="4" slack="0"/>
<pin id="432" dir="0" index="12" bw="32" slack="0"/>
<pin id="433" dir="0" index="13" bw="4" slack="0"/>
<pin id="434" dir="0" index="14" bw="32" slack="0"/>
<pin id="435" dir="0" index="15" bw="4" slack="0"/>
<pin id="436" dir="0" index="16" bw="32" slack="0"/>
<pin id="437" dir="0" index="17" bw="4" slack="0"/>
<pin id="438" dir="0" index="18" bw="32" slack="0"/>
<pin id="439" dir="0" index="19" bw="4" slack="0"/>
<pin id="440" dir="0" index="20" bw="32" slack="0"/>
<pin id="441" dir="0" index="21" bw="4" slack="0"/>
<pin id="442" dir="0" index="22" bw="32" slack="0"/>
<pin id="443" dir="0" index="23" bw="4" slack="0"/>
<pin id="444" dir="0" index="24" bw="32" slack="0"/>
<pin id="445" dir="0" index="25" bw="3" slack="0"/>
<pin id="446" dir="0" index="26" bw="32" slack="0"/>
<pin id="447" dir="0" index="27" bw="3" slack="0"/>
<pin id="448" dir="0" index="28" bw="32" slack="0"/>
<pin id="449" dir="0" index="29" bw="2" slack="0"/>
<pin id="450" dir="0" index="30" bw="32" slack="0"/>
<pin id="451" dir="0" index="31" bw="1" slack="0"/>
<pin id="452" dir="0" index="32" bw="32" slack="0"/>
<pin id="453" dir="0" index="33" bw="32" slack="0"/>
<pin id="454" dir="0" index="34" bw="4" slack="1"/>
<pin id="455" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="gmem2_addr_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="2"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln681_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln681/3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sext_ln679_cast_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="2"/>
<pin id="509" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln679_cast "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln679_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln679 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln679_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln679 "/>
</bind>
</comp>

<comp id="521" class="1005" name="x_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="1"/>
<pin id="523" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="x_1_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="1"/>
<pin id="528" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="x_2_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="1"/>
<pin id="533" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="x_3_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_3_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="x_4_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="1"/>
<pin id="543" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="x_5_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="1"/>
<pin id="548" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_5_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="x_6_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="1"/>
<pin id="553" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="x_7_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_7_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="x_8_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="x_9_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_9_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="x_10_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="x_11_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_11_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="x_12_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="x_13_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_13_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="x_14_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="x_15_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_15_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="118" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="108" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="144" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="151" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="158" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="165" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="172" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="179" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="186" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="193" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="200" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="207" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="214" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="221" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="228" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="235" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="242" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="249" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="124" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="130" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="361" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="361" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="72" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="409"><net_src comp="394" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="410"><net_src comp="394" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="411"><net_src comp="394" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="412"><net_src comp="394" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="413"><net_src comp="394" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="418"><net_src comp="374" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="457"><net_src comp="78" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="458"><net_src comp="256" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="459"><net_src comp="80" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="460"><net_src comp="262" pin="3"/><net_sink comp="419" pin=4"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="419" pin=5"/></net>

<net id="462"><net_src comp="268" pin="3"/><net_sink comp="419" pin=6"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="419" pin=7"/></net>

<net id="464"><net_src comp="274" pin="3"/><net_sink comp="419" pin=8"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="419" pin=9"/></net>

<net id="466"><net_src comp="280" pin="3"/><net_sink comp="419" pin=10"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="419" pin=11"/></net>

<net id="468"><net_src comp="286" pin="3"/><net_sink comp="419" pin=12"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="419" pin=13"/></net>

<net id="470"><net_src comp="292" pin="3"/><net_sink comp="419" pin=14"/></net>

<net id="471"><net_src comp="92" pin="0"/><net_sink comp="419" pin=15"/></net>

<net id="472"><net_src comp="298" pin="3"/><net_sink comp="419" pin=16"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="419" pin=17"/></net>

<net id="474"><net_src comp="304" pin="3"/><net_sink comp="419" pin=18"/></net>

<net id="475"><net_src comp="96" pin="0"/><net_sink comp="419" pin=19"/></net>

<net id="476"><net_src comp="310" pin="3"/><net_sink comp="419" pin=20"/></net>

<net id="477"><net_src comp="98" pin="0"/><net_sink comp="419" pin=21"/></net>

<net id="478"><net_src comp="316" pin="3"/><net_sink comp="419" pin=22"/></net>

<net id="479"><net_src comp="100" pin="0"/><net_sink comp="419" pin=23"/></net>

<net id="480"><net_src comp="322" pin="3"/><net_sink comp="419" pin=24"/></net>

<net id="481"><net_src comp="102" pin="0"/><net_sink comp="419" pin=25"/></net>

<net id="482"><net_src comp="328" pin="3"/><net_sink comp="419" pin=26"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="419" pin=27"/></net>

<net id="484"><net_src comp="334" pin="3"/><net_sink comp="419" pin=28"/></net>

<net id="485"><net_src comp="106" pin="0"/><net_sink comp="419" pin=29"/></net>

<net id="486"><net_src comp="340" pin="3"/><net_sink comp="419" pin=30"/></net>

<net id="487"><net_src comp="108" pin="0"/><net_sink comp="419" pin=31"/></net>

<net id="488"><net_src comp="346" pin="3"/><net_sink comp="419" pin=32"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="419" pin=33"/></net>

<net id="494"><net_src comp="0" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="490" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="503"><net_src comp="120" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="510"><net_src comp="352" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="515"><net_src comp="368" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="380" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="419" pin=34"/></net>

<net id="524"><net_src comp="144" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="529"><net_src comp="151" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="534"><net_src comp="158" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="539"><net_src comp="165" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="544"><net_src comp="172" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="549"><net_src comp="179" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="554"><net_src comp="186" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="559"><net_src comp="193" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="564"><net_src comp="200" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="569"><net_src comp="207" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="574"><net_src comp="214" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="579"><net_src comp="221" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="584"><net_src comp="228" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="589"><net_src comp="235" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="594"><net_src comp="242" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="599"><net_src comp="249" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="604"><net_src comp="419" pin="35"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="496" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
 - Input state : 
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : gmem2 | {}
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : chunk | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : sext_ln679 | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_1 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_2 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_3 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_4 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_5 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_6 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_7 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_8 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_9 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_10 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_11 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_12 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_13 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_14 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_679_12 : x_15 | {1 2 }
  - Chain level:
	State 1
		store_ln679 : 1
		i : 1
		zext_ln679 : 2
		icmp_ln679 : 3
		add_ln679 : 2
		br_ln679 : 4
		trunc_ln679 : 2
		lshr_ln1 : 2
		zext_ln679_1 : 3
		x_addr : 4
		x_1_addr : 4
		x_2_addr : 4
		x_3_addr : 4
		x_4_addr : 4
		x_5_addr : 4
		x_6_addr : 4
		x_7_addr : 4
		x_8_addr : 4
		x_9_addr : 4
		x_10_addr : 4
		x_11_addr : 4
		x_12_addr : 4
		x_13_addr : 4
		x_14_addr : 4
		x_15_addr : 4
		x_load : 5
		x_1_load : 5
		x_2_load : 5
		x_3_load : 5
		x_4_load : 5
		x_5_load : 5
		x_6_load : 5
		x_7_load : 5
		x_8_load : 5
		x_9_load : 5
		x_10_load : 5
		x_11_load : 5
		x_12_load : 5
		x_13_load : 5
		x_14_load : 5
		x_15_load : 5
		store_ln679 : 3
	State 2
		tmp : 1
	State 3
		write_ln681 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
| sparsemux|          tmp_fu_419         |    0    |    65   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln679_fu_368      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln679_fu_374      |    0    |    38   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln679_read_read_fu_124 |    0    |    0    |
|          |    chunk_read_read_fu_130   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln681_write_fu_136  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln679_cast_fu_352   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln679_fu_364      |    0    |    0    |
|          |     zext_ln679_1_fu_394     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln679_fu_380     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln1_fu_384       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   142   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_500      |   31   |
|   icmp_ln679_reg_512  |    1   |
|sext_ln679_cast_reg_507|   64   |
|      tmp_reg_601      |   32   |
|  trunc_ln679_reg_516  |    4   |
|   x_10_addr_reg_571   |    3   |
|   x_11_addr_reg_576   |    3   |
|   x_12_addr_reg_581   |    3   |
|   x_13_addr_reg_586   |    3   |
|   x_14_addr_reg_591   |    3   |
|   x_15_addr_reg_596   |    3   |
|    x_1_addr_reg_526   |    3   |
|    x_2_addr_reg_531   |    3   |
|    x_3_addr_reg_536   |    3   |
|    x_4_addr_reg_541   |    3   |
|    x_5_addr_reg_546   |    3   |
|    x_6_addr_reg_551   |    3   |
|    x_7_addr_reg_556   |    3   |
|    x_8_addr_reg_561   |    3   |
|    x_9_addr_reg_566   |    3   |
|     x_addr_reg_521    |    3   |
+-----------------------+--------+
|         Total         |   180  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_256 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   180  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   180  |   286  |
+-----------+--------+--------+--------+
