/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  reg [16:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[31] & in_data[45]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[0] & celloutsig_1_5z[5]);
  assign celloutsig_1_8z = celloutsig_1_2z[4:2] + celloutsig_1_2z[8:6];
  assign celloutsig_1_19z = { celloutsig_1_0z[6:0], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z } + { celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[133:125] & in_data[144:136];
  assign celloutsig_1_7z = celloutsig_1_5z[3:1] % { 1'h1, celloutsig_1_4z[14:13] };
  assign celloutsig_1_10z = celloutsig_1_5z[9] & celloutsig_1_0z[1];
  assign celloutsig_1_16z = celloutsig_1_9z & celloutsig_1_8z[2];
  assign celloutsig_1_1z = ~^ in_data[174:172];
  assign celloutsig_1_18z = ~^ { in_data[109:96], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[6:5], celloutsig_1_0z } <<< in_data[187:177];
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], celloutsig_1_1z, celloutsig_1_0z } >>> in_data[183:172];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_4z = { in_data[124:119], celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[23:21], celloutsig_0_0z };
  assign { out_data[128], out_data[111:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
