EXYNOS5_DRD_PHYCLKRST,VAR_0
PHYCLKRST_FSEL_PIPE_MASK,VAR_1
PHYCLKRST_MPLL_MULTIPLIER_19200KHZ_REF,VAR_2
PHYCLKRST_MPLL_MULTIPLIER_20MHZ_REF,VAR_3
PHYCLKRST_MPLL_MULTIPLIER_24MHZ_REF,VAR_4
PHYCLKRST_MPLL_MULTIPLIER_50M_REF,VAR_5
PHYCLKRST_MPLL_MULTIPLIER_MASK,VAR_6
PHYCLKRST_REFCLKSEL_EXT_REFCLK,VAR_7
PHYCLKRST_REFCLKSEL_MASK,VAR_8
PHYCLKRST_SSC_REFCLKSEL,FUNC_0
PHYCLKRST_SSC_REFCLKSEL_MASK,VAR_9
dev_dbg,FUNC_1
readl,FUNC_2
to_usbdrd_phy,FUNC_3
exynos5_usbdrd_pipe3_set_refclk,FUNC_4
inst,VAR_10
reg,VAR_11
phy_drd,VAR_12
