Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3166
Number of terminals:      128
Number of snets:          2
Number of nets:           1594

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 317.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 77453.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 11784.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 667.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 695.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1227 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 311 unique inst patterns.
[INFO DRT-0084]   Complete 1087 groups.
#scanned instances     = 3166
#unique  instances     = 317
#stdCellGenAp          = 10220
#stdCellValidPlanarAp  = 416
#stdCellValidViaAp     = 7269
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5029
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:04, memory = 135.33 (MB), peak = 135.33 (MB)

Number of guides:     13082

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4453.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3946.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2096.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 86.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6549 vertical wires in 1 frboxes and 4032 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 324 vertical wires in 1 frboxes and 785 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.20 (MB), peak = 165.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.55 (MB), peak = 165.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 198.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 220.52 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 257.00 (MB).
    Completing 40% with 143 violations.
    elapsed time = 00:00:00, memory = 282.98 (MB).
    Completing 50% with 143 violations.
    elapsed time = 00:00:00, memory = 306.73 (MB).
    Completing 60% with 300 violations.
    elapsed time = 00:00:01, memory = 309.42 (MB).
    Completing 70% with 300 violations.
    elapsed time = 00:00:01, memory = 329.06 (MB).
    Completing 80% with 300 violations.
    elapsed time = 00:00:01, memory = 330.72 (MB).
    Completing 90% with 448 violations.
    elapsed time = 00:00:02, memory = 342.31 (MB).
    Completing 100% with 580 violations.
    elapsed time = 00:00:02, memory = 342.14 (MB).
[INFO DRT-0199]   Number of violations = 859.
Viol/Layer         li1   met1   met2
Metal Spacing       15    124     29
Min Hole             0      2      0
Recheck              1    226     52
Short                0    344     66
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 352.77 (MB), peak = 587.88 (MB)
Total wire length = 47673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24631 um.
Total wire length on LAYER met2 = 22389 um.
Total wire length on LAYER met3 = 652 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11310.
Up-via summary (total 11310):.

------------------------
 FR_MASTERSLICE        0
            li1     5211
           met1     6002
           met2       97
           met3        0
           met4        0
------------------------
                   11310


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 859 violations.
    elapsed time = 00:00:00, memory = 353.27 (MB).
    Completing 20% with 859 violations.
    elapsed time = 00:00:00, memory = 353.61 (MB).
    Completing 30% with 859 violations.
    elapsed time = 00:00:00, memory = 355.94 (MB).
    Completing 40% with 625 violations.
    elapsed time = 00:00:00, memory = 369.03 (MB).
    Completing 50% with 625 violations.
    elapsed time = 00:00:00, memory = 381.69 (MB).
    Completing 60% with 429 violations.
    elapsed time = 00:00:01, memory = 381.39 (MB).
    Completing 70% with 429 violations.
    elapsed time = 00:00:01, memory = 390.14 (MB).
    Completing 80% with 429 violations.
    elapsed time = 00:00:01, memory = 390.14 (MB).
    Completing 90% with 246 violations.
    elapsed time = 00:00:01, memory = 402.31 (MB).
    Completing 100% with 152 violations.
    elapsed time = 00:00:01, memory = 402.33 (MB).
[INFO DRT-0199]   Number of violations = 161.
Viol/Layer        met1   met2
Metal Spacing       37     12
Recheck              8      1
Short              103      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 406.92 (MB), peak = 641.62 (MB)
Total wire length = 47365 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24486 um.
Total wire length on LAYER met2 = 22223 um.
Total wire length on LAYER met3 = 656 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11256.
Up-via summary (total 11256):.

------------------------
 FR_MASTERSLICE        0
            li1     5206
           met1     5953
           met2       97
           met3        0
           met4        0
------------------------
                   11256


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 161 violations.
    elapsed time = 00:00:00, memory = 406.92 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:00, memory = 406.92 (MB).
    Completing 30% with 161 violations.
    elapsed time = 00:00:00, memory = 407.02 (MB).
    Completing 40% with 153 violations.
    elapsed time = 00:00:00, memory = 406.98 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:01, memory = 407.23 (MB).
    Completing 60% with 131 violations.
    elapsed time = 00:00:01, memory = 407.39 (MB).
    Completing 70% with 131 violations.
    elapsed time = 00:00:01, memory = 407.48 (MB).
    Completing 80% with 131 violations.
    elapsed time = 00:00:01, memory = 407.48 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:02, memory = 407.75 (MB).
    Completing 100% with 99 violations.
    elapsed time = 00:00:02, memory = 407.95 (MB).
[INFO DRT-0199]   Number of violations = 99.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     24      3
Recheck              0      7      0
Short                0     64      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 420.11 (MB), peak = 653.97 (MB)
Total wire length = 47208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24377 um.
Total wire length on LAYER met2 = 22170 um.
Total wire length on LAYER met3 = 659 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11213.
Up-via summary (total 11213):.

------------------------
 FR_MASTERSLICE        0
            li1     5206
           met1     5906
           met2      101
           met3        0
           met4        0
------------------------
                   11213


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 99 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 20% with 99 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:00, memory = 420.11 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:00, memory = 420.20 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:00, memory = 420.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 428.12 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 428.16 (MB), peak = 661.89 (MB)
Total wire length = 47160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24105 um.
Total wire length on LAYER met2 = 22189 um.
Total wire length on LAYER met3 = 865 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11260.
Up-via summary (total 11260):.

------------------------
 FR_MASTERSLICE        0
            li1     5206
           met1     5920
           met2      134
           met3        0
           met4        0
------------------------
                   11260


[INFO DRT-0198] Complete detail routing.
Total wire length = 47160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24105 um.
Total wire length on LAYER met2 = 22189 um.
Total wire length on LAYER met3 = 865 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11260.
Up-via summary (total 11260):.

------------------------
 FR_MASTERSLICE        0
            li1     5206
           met1     5920
           met2      134
           met3        0
           met4        0
------------------------
                   11260


[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:08, memory = 428.16 (MB), peak = 661.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
