{
  "devices": [
    {
      "name": "MN0",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MN1",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MN2",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MP0",
      "type": "PMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MP1",
      "type": "PMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MP2",
      "type": "PMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    }
  ],
  "nets": [
    [
      "MN0.D",
      "MP0.D",
      "Y"
    ],
    [
      "MN0.G",
      "MN2.D",
      "MP0.G",
      "MP1.D",
      "MP2.D",
      "net9"
    ],
    [
      "MN0.S",
      "MN0.B",
      "MN1.S",
      "MN1.B",
      "MN2.B",
      "VSS"
    ],
    [
      "MN1.D",
      "MN2.S",
      "net19"
    ],
    [
      "MN1.G",
      "MP2.G",
      "A"
    ],
    [
      "MN2.G",
      "MP1.G",
      "B"
    ],
    [
      "MP0.S",
      "MP0.B",
      "MP1.S",
      "MP1.B",
      "MP2.S",
      "MP2.B",
      "VDD"
    ]
  ],
  "constraints": {
    "pair_map": {
      "MN0": "MP0",
      "MP0": "MN0",
      "MN1": "MP2",
      "MP2": "MN1",
      "MN2": "MP1",
      "MP1": "MN2"
    },
    "row_pitch": 0.27,
    "poly_pitch": 0.054,
    "y_pmos": 1.0,
    "y_nmos": 0.0
  }
}