-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hadamard_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_0_V_ce0 : OUT STD_LOGIC;
    src_0_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_1_V_ce0 : OUT STD_LOGIC;
    src_1_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_2_V_ce0 : OUT STD_LOGIC;
    src_2_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_3_V_ce0 : OUT STD_LOGIC;
    src_3_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_4_V_ce0 : OUT STD_LOGIC;
    src_4_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_5_V_ce0 : OUT STD_LOGIC;
    src_5_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_6_V_ce0 : OUT STD_LOGIC;
    src_6_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    src_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    src_7_V_ce0 : OUT STD_LOGIC;
    src_7_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    dst_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dst_V_ce1 : OUT STD_LOGIC;
    dst_V_we1 : OUT STD_LOGIC;
    dst_V_d1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of hadamard_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal t_V_reg_197 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln887_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_313 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln887_reg_313_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_fu_241_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_V_reg_317 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal trunc_ln180_fu_265_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln180_reg_342 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ret_V_fu_297_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_reg_406 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_fu_303_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln68_reg_411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_t_V_phi_fu_201_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_src_0_V_59_reg_209 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_src_1_V_60_reg_222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln180_fu_257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_2_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_65_fu_285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_66_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal add_ln68_fu_290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_247_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln_fu_269_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_203 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_203)) then
                if (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 <= src_6_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_2))) then 
                    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 <= src_4_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_1))) then 
                    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 <= src_2_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_0))) then 
                    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 <= src_0_V_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_src_0_V_59_reg_209 <= ap_phi_reg_pp0_iter0_src_0_V_59_reg_209;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_203)) then
                if (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 <= src_7_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_2))) then 
                    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 <= src_5_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_1))) then 
                    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 <= src_3_V_q0;
                elsif (((icmp_ln887_reg_313 = ap_const_lv1_0) and (trunc_ln180_reg_342 = ap_const_lv2_0))) then 
                    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 <= src_1_V_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_src_1_V_60_reg_222 <= ap_phi_reg_pp0_iter0_src_1_V_60_reg_222;
                end if;
            end if; 
        end if;
    end process;

    t_V_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln887_reg_313 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                t_V_reg_197 <= i_V_reg_317;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_197 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_V_reg_317 <= i_V_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln887_reg_313 <= icmp_ln887_fu_235_p2;
                icmp_ln887_reg_313_pp0_iter1_reg <= icmp_ln887_reg_313;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln887_reg_313 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_reg_406 <= ret_V_fu_297_p2;
                sub_ln68_reg_411 <= sub_ln68_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln887_fu_235_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln180_reg_342 <= trunc_ln180_fu_265_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln887_fu_235_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln887_fu_235_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((icmp_ln887_fu_235_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln68_fu_290_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter1_src_1_V_60_reg_222) + unsigned(ap_phi_reg_pp0_iter1_src_0_V_59_reg_209));
    and_ln_fu_269_p3 <= (ap_const_lv3_0 & lshr_ln_fu_247_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_203_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_203 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln887_fu_235_p2)
    begin
        if ((icmp_ln887_fu_235_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_V_phi_fu_201_p4_assign_proc : process(t_V_reg_197, icmp_ln887_reg_313, ap_CS_fsm_pp0_stage0, i_V_reg_317, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln887_reg_313 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_t_V_phi_fu_201_p4 <= i_V_reg_317;
        else 
            ap_phi_mux_t_V_phi_fu_201_p4 <= t_V_reg_197;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_src_0_V_59_reg_209 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_src_1_V_60_reg_222 <= "XXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dst_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, zext_ln544_65_fu_285_p1, zext_ln544_66_fu_309_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                dst_V_address1 <= zext_ln544_66_fu_309_p1(7 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                dst_V_address1 <= zext_ln544_65_fu_285_p1(7 - 1 downto 0);
            else 
                dst_V_address1 <= "XXXXXXX";
            end if;
        else 
            dst_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    dst_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            dst_V_ce1 <= ap_const_logic_1;
        else 
            dst_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dst_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, sub_ln68_reg_411, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, add_ln68_fu_290_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                dst_V_d1 <= sub_ln68_reg_411;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                dst_V_d1 <= add_ln68_fu_290_p2;
            else 
                dst_V_d1 <= "XXXXXXXXXX";
            end if;
        else 
            dst_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    dst_V_we1_assign_proc : process(icmp_ln887_reg_313, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln887_reg_313_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln887_reg_313 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln887_reg_313_pp0_iter1_reg = ap_const_lv1_0)))) then 
            dst_V_we1 <= ap_const_logic_1;
        else 
            dst_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    i_V_fu_241_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_phi_fu_201_p4) + unsigned(ap_const_lv7_1));
    icmp_ln887_fu_235_p2 <= "1" when (ap_phi_mux_t_V_phi_fu_201_p4 = ap_const_lv7_40) else "0";
    lshr_ln_fu_247_p4 <= ap_phi_mux_t_V_phi_fu_201_p4(5 downto 2);
    ret_V_fu_297_p2 <= (t_V_reg_197 xor ap_const_lv7_40);
    src_0_V_address0 <= zext_ln180_fu_257_p1(4 - 1 downto 0);

    src_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_0_V_ce0 <= ap_const_logic_1;
        else 
            src_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_1_V_address0 <= zext_ln180_2_fu_277_p1(4 - 1 downto 0);

    src_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_1_V_ce0 <= ap_const_logic_1;
        else 
            src_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_2_V_address0 <= zext_ln180_fu_257_p1(4 - 1 downto 0);

    src_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_2_V_ce0 <= ap_const_logic_1;
        else 
            src_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_3_V_address0 <= zext_ln180_2_fu_277_p1(4 - 1 downto 0);

    src_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_3_V_ce0 <= ap_const_logic_1;
        else 
            src_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_4_V_address0 <= zext_ln180_fu_257_p1(4 - 1 downto 0);

    src_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_4_V_ce0 <= ap_const_logic_1;
        else 
            src_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_5_V_address0 <= zext_ln180_2_fu_277_p1(4 - 1 downto 0);

    src_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_5_V_ce0 <= ap_const_logic_1;
        else 
            src_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_6_V_address0 <= zext_ln180_fu_257_p1(4 - 1 downto 0);

    src_6_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_6_V_ce0 <= ap_const_logic_1;
        else 
            src_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    src_7_V_address0 <= zext_ln180_2_fu_277_p1(4 - 1 downto 0);

    src_7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_7_V_ce0 <= ap_const_logic_1;
        else 
            src_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln68_fu_303_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter1_src_0_V_59_reg_209) - unsigned(ap_phi_reg_pp0_iter1_src_1_V_60_reg_222));
    trunc_ln180_fu_265_p1 <= ap_phi_mux_t_V_phi_fu_201_p4(2 - 1 downto 0);
    zext_ln180_2_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_269_p3),64));
    zext_ln180_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_247_p4),64));
    zext_ln544_65_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_197),64));
    zext_ln544_66_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_reg_406),64));
end behav;
