/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  reg [13:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [11:0] celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ^ in_data[39:11];
  assign celloutsig_0_44z = ^ { celloutsig_0_14z[5:0], celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_9z };
  assign celloutsig_0_45z = ^ { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_38z };
  assign celloutsig_0_46z = ^ { celloutsig_0_16z, celloutsig_0_45z, celloutsig_0_15z };
  assign celloutsig_0_5z = ^ { in_data[24:6], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_51z = ^ { celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_44z, celloutsig_0_46z };
  assign celloutsig_0_6z = ^ { in_data[27:24], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_60z = ^ { celloutsig_0_34z[2:0], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_7z = ^ { in_data[50:43], celloutsig_0_1z };
  assign celloutsig_0_8z = ^ in_data[83:56];
  assign celloutsig_0_77z = ^ celloutsig_0_10z[7:4];
  assign celloutsig_0_79z = ^ { celloutsig_0_60z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_9z = ^ { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_91z = ^ { celloutsig_0_79z, celloutsig_0_77z, celloutsig_0_28z, celloutsig_0_79z };
  assign celloutsig_1_0z = ^ in_data[183:131];
  assign celloutsig_1_1z = ^ { in_data[177:162], celloutsig_1_0z };
  assign celloutsig_1_2z = ^ { in_data[156:139], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = ^ in_data[155:140];
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = ^ in_data[177:170];
  assign celloutsig_1_7z = ^ { in_data[153:152], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_11z = ^ { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_12z = ^ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_13z = ^ celloutsig_1_9z[3:1];
  assign celloutsig_1_14z = ^ { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_15z = ^ { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_17z = ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_1_18z = ^ { celloutsig_1_16z[3], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_1_19z = ^ { in_data[152:147], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_12z = ^ { celloutsig_0_11z[2:0], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = ^ { in_data[53:45], celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = ^ { in_data[3:1], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_16z = ^ { celloutsig_0_14z[3:0], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_17z = ^ { celloutsig_0_10z[8:2], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_19z = ^ { in_data[71:62], celloutsig_0_15z };
  assign celloutsig_0_2z = ^ in_data[86:77];
  assign celloutsig_0_21z = ^ in_data[41:38];
  assign celloutsig_0_24z = ^ in_data[27:23];
  assign celloutsig_0_26z = ^ { celloutsig_0_11z[2:0], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_0_27z = ^ { celloutsig_0_14z[6:5], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_28z = ^ { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_0_3z = ^ { in_data[90:61], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_29z = ^ { celloutsig_0_20z[3:1], celloutsig_0_28z };
  assign celloutsig_0_30z = ^ { in_data[26:17], celloutsig_0_24z };
  assign celloutsig_0_33z = ^ { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_36z = ^ { celloutsig_0_14z[7:6], celloutsig_0_30z };
  assign celloutsig_0_4z = ^ { in_data[16:9], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_38z = ^ { celloutsig_0_20z[3], celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_22z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_74z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_74z = { in_data[39:27], celloutsig_0_51z, celloutsig_0_36z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_90z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_90z = { celloutsig_0_74z[13:9], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_10z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[45:40], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_9z = { in_data[116:115], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_16z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_16z = { in_data[108:105], celloutsig_1_14z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_11z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[62], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[93:91], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_34z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_27z };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
