multiline_comment|/*&n; * Athlon/Hammer specific Machine Check Exception Reporting&n; * (C) Copyright 2002 Dave Jones &lt;davej@codemonkey.org.uk&gt;&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;asm/processor.h&gt; 
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/msr.h&gt;
macro_line|#include &quot;mce.h&quot;
multiline_comment|/* Machine Check Handler For AMD Athlon/Duron */
DECL|function|k7_machine_check
r_static
id|fastcall
r_void
id|k7_machine_check
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
comma
r_int
id|error_code
)paren
(brace
r_int
id|recover
op_assign
l_int|1
suffix:semicolon
id|u32
id|alow
comma
id|ahigh
comma
id|high
comma
id|low
suffix:semicolon
id|u32
id|mcgstl
comma
id|mcgsth
suffix:semicolon
r_int
id|i
suffix:semicolon
id|rdmsr
(paren
id|MSR_IA32_MCG_STATUS
comma
id|mcgstl
comma
id|mcgsth
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mcgstl
op_amp
(paren
l_int|1
op_lshift
l_int|0
)paren
)paren
multiline_comment|/* Recoverable ? */
id|recover
op_assign
l_int|0
suffix:semicolon
id|printk
(paren
id|KERN_EMERG
l_string|&quot;CPU %d: Machine Check Exception: %08x%08x&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|mcgsth
comma
id|mcgstl
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|nr_mce_banks
suffix:semicolon
id|i
op_increment
)paren
(brace
id|rdmsr
(paren
id|MSR_IA32_MC0_STATUS
op_plus
id|i
op_star
l_int|4
comma
id|low
comma
id|high
)paren
suffix:semicolon
r_if
c_cond
(paren
id|high
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
(brace
r_if
c_cond
(paren
id|high
op_amp
(paren
l_int|1
op_lshift
l_int|29
)paren
)paren
id|recover
op_or_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|high
op_amp
(paren
l_int|1
op_lshift
l_int|25
)paren
)paren
id|recover
op_or_assign
l_int|2
suffix:semicolon
id|printk
(paren
id|KERN_EMERG
l_string|&quot;Bank %d: %08x%08x&quot;
comma
id|i
comma
id|high
comma
id|low
)paren
suffix:semicolon
id|high
op_and_assign
op_complement
(paren
l_int|1
op_lshift
l_int|31
)paren
suffix:semicolon
r_if
c_cond
(paren
id|high
op_amp
(paren
l_int|1
op_lshift
l_int|27
)paren
)paren
(brace
id|rdmsr
(paren
id|MSR_IA32_MC0_MISC
op_plus
id|i
op_star
l_int|4
comma
id|alow
comma
id|ahigh
)paren
suffix:semicolon
id|printk
(paren
l_string|&quot;[%08x%08x]&quot;
comma
id|ahigh
comma
id|alow
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|high
op_amp
(paren
l_int|1
op_lshift
l_int|26
)paren
)paren
(brace
id|rdmsr
(paren
id|MSR_IA32_MC0_ADDR
op_plus
id|i
op_star
l_int|4
comma
id|alow
comma
id|ahigh
)paren
suffix:semicolon
id|printk
(paren
l_string|&quot; at %08x%08x&quot;
comma
id|ahigh
comma
id|alow
)paren
suffix:semicolon
)brace
id|printk
(paren
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* Clear it */
id|wrmsr
(paren
id|MSR_IA32_MC0_STATUS
op_plus
id|i
op_star
l_int|4
comma
l_int|0UL
comma
l_int|0UL
)paren
suffix:semicolon
multiline_comment|/* Serialize */
id|wmb
c_func
(paren
)paren
suffix:semicolon
id|add_taint
c_func
(paren
id|TAINT_MACHINE_CHECK
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|recover
op_amp
l_int|2
)paren
id|panic
(paren
l_string|&quot;CPU context corrupt&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|recover
op_amp
l_int|1
)paren
id|panic
(paren
l_string|&quot;Unable to continue&quot;
)paren
suffix:semicolon
id|printk
(paren
id|KERN_EMERG
l_string|&quot;Attempting to continue.&bslash;n&quot;
)paren
suffix:semicolon
id|mcgstl
op_and_assign
op_complement
(paren
l_int|1
op_lshift
l_int|2
)paren
suffix:semicolon
id|wrmsr
(paren
id|MSR_IA32_MCG_STATUS
comma
id|mcgstl
comma
id|mcgsth
)paren
suffix:semicolon
)brace
multiline_comment|/* AMD K7 machine check is Intel like */
DECL|function|amd_mcheck_init
r_void
id|__init
id|amd_mcheck_init
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
(brace
id|u32
id|l
comma
id|h
suffix:semicolon
r_int
id|i
suffix:semicolon
id|machine_check_vector
op_assign
id|k7_machine_check
suffix:semicolon
id|wmb
c_func
(paren
)paren
suffix:semicolon
id|printk
(paren
id|KERN_INFO
l_string|&quot;Intel machine check architecture supported.&bslash;n&quot;
)paren
suffix:semicolon
id|rdmsr
(paren
id|MSR_IA32_MCG_CAP
comma
id|l
comma
id|h
)paren
suffix:semicolon
r_if
c_cond
(paren
id|l
op_amp
(paren
l_int|1
op_lshift
l_int|8
)paren
)paren
multiline_comment|/* Control register present ? */
id|wrmsr
(paren
id|MSR_IA32_MCG_CTL
comma
l_int|0xffffffff
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|nr_mce_banks
op_assign
id|l
op_amp
l_int|0xff
suffix:semicolon
multiline_comment|/* Clear status for MC index 0 separately, we don&squot;t touch CTL,&n;&t; * as some Athlons cause spurious MCEs when its enabled. */
id|wrmsr
(paren
id|MSR_IA32_MC0_STATUS
comma
l_int|0x0
comma
l_int|0x0
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|nr_mce_banks
suffix:semicolon
id|i
op_increment
)paren
(brace
id|wrmsr
(paren
id|MSR_IA32_MC0_CTL
op_plus
l_int|4
op_star
id|i
comma
l_int|0xffffffff
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|wrmsr
(paren
id|MSR_IA32_MC0_STATUS
op_plus
l_int|4
op_star
id|i
comma
l_int|0x0
comma
l_int|0x0
)paren
suffix:semicolon
)brace
id|set_in_cr4
(paren
id|X86_CR4_MCE
)paren
suffix:semicolon
id|printk
(paren
id|KERN_INFO
l_string|&quot;Intel machine check reporting enabled on CPU#%d.&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
)brace
eof
