0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/sim_fetch.v,1764162584,verilog,,,,sim_fetch,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,1763893465,verilog,,,,,,,,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/fetch_stage.v,1764162937,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/sim_fetch.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,fetch_stage,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
