Analysis & Synthesis report for cpu
Sun Dec 15 14:37:09 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1
 13. Source assignments for lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 14. Source assignments for lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1
 15. Source assignments for lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 16. Source assignments for lpm_counter0:inst20|lpm_counter:lpm_counter_component
 17. Source assignments for dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component
 18. Source assignments for dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component
 19. Source assignments for sld_hub:sld_hub_inst
 20. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 21. Parameter Settings for User Entity Instance: lpm_rom0:inst43|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2
 23. Parameter Settings for User Entity Instance: lpm_latch1:inst22|lpm_latch:lpm_latch_component
 24. Parameter Settings for User Entity Instance: lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component
 25. Parameter Settings for User Entity Instance: lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component
 26. Parameter Settings for User Entity Instance: lpm_ram_dq0:inst15|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2
 28. Parameter Settings for User Entity Instance: lpm_latch0:inst12|lpm_latch:lpm_latch_component
 29. Parameter Settings for User Entity Instance: lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component
 30. Parameter Settings for User Entity Instance: lpm_latch0:inst13|lpm_latch:lpm_latch_component
 31. Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component
 32. Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component
 33. Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component
 34. Parameter Settings for User Entity Instance: lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component
 35. Parameter Settings for User Entity Instance: lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component
 36. Parameter Settings for User Entity Instance: lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component
 38. Parameter Settings for User Entity Instance: lpm_counter0:inst20|lpm_counter:lpm_counter_component
 39. Parameter Settings for User Entity Instance: lpm_latch1:inst21|lpm_latch:lpm_latch_component
 40. Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|LPM_MUX:131
 41. Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|LPM_MUX:127
 42. Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component
 43. Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component
 44. Parameter Settings for User Entity Instance: lpm_latch0:inst14|lpm_latch:lpm_latch_component
 45. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 46. altsyncram Parameter Settings by Entity Instance
 47. In-System Memory Content Editor Settings
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Dec 15 14:37:09 2013    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; cpu                                      ;
; Top-level Entity Name       ; cpu                                      ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 976                                      ;
; Total pins                  ; 129                                      ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 3,584                                    ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                          ; cpu                ; cpu                ;
; Family name                                                    ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; ALU181.vhd                       ; yes             ; User VHDL File                         ; D:/cpu/ALU181.vhd                                                    ;
; STEP4.vqm                        ; yes             ; User Verilog Quartus Mapping File      ; D:/cpu/STEP4.vqm                                                     ;
; dsplay.bdf                       ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/dsplay.bdf                                                    ;
; dsp.bdf                          ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/dsp.bdf                                                       ;
; decoder_C.bdf                    ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/decoder_C.bdf                                                 ;
; decoder_B.bdf                    ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/decoder_B.bdf                                                 ;
; decoder_A.bdf                    ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/decoder_A.bdf                                                 ;
; decoder2_4.bdf                   ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/decoder2_4.bdf                                                ;
; address.bdf                      ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/address.bdf                                                   ;
; control.bdf                      ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/control.bdf                                                   ;
; data.bdf                         ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/data.bdf                                                      ;
; cpu.bdf                          ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/cpu.bdf                                                       ;
; lpm_latch0.vhd                   ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_latch0.vhd                                                ;
; lpm_ram_dq0.vhd                  ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_ram_dq0.vhd                                               ;
; lpm_counter0.vhd                 ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_counter0.vhd                                              ;
; lpm_latch1.vhd                   ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_latch1.vhd                                                ;
; pccounter.bdf                    ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/pccounter.bdf                                                 ;
; lpm_bustri0.vhd                  ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_bustri0.vhd                                               ;
; lpm_bustri1.vhd                  ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_bustri1.vhd                                               ;
; lpm_counter1.vhd                 ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_counter1.vhd                                              ;
; cnt3.bdf                         ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/cnt3.bdf                                                      ;
; lpm_counter2.vhd                 ; yes             ; User Wizard-Generated File             ; D:/cpu/lpm_counter2.vhd                                              ;
; cnt4.bdf                         ; yes             ; User Block Diagram/Schematic File      ; D:/cpu/cnt4.bdf                                                      ;
; 74139M.bdf                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/others/maxplus2/74139M.bdf            ;
; lpm_rom0.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; D:/cpu/lpm_rom0.vhd                                                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_7j51.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/altsyncram_7j51.tdf                                        ;
; db/altsyncram_u272.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/altsyncram_u272.tdf                                        ;
; ROM_A.mif                        ; yes             ; Auto-Found Memory Initialization File  ; D:/cpu/ROM_A.mif                                                     ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;
; lpm_latch.tdf                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf           ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; 74138.bdf                        ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf             ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf          ;
; db/altsyncram_kpe1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/altsyncram_kpe1.tdf                                        ;
; db/altsyncram_n7a2.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/altsyncram_n7a2.tdf                                        ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_pqi.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/cntr_pqi.tdf                                               ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf             ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; db/mux_bfc.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/mux_bfc.tdf                                                ;
; db/mux_4hc.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/mux_4hc.tdf                                                ;
; db/cntr_9rh.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/cntr_9rh.tdf                                               ;
; db/cntr_2ai.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/cpu/db/cntr_2ai.tdf                                               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 976                      ;
;     -- Combinational with no register       ; 766                      ;
;     -- Register only                        ; 28                       ;
;     -- Combinational with a register        ; 182                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 484                      ;
;     -- 3 input functions                    ; 258                      ;
;     -- 2 input functions                    ; 169                      ;
;     -- 1 input functions                    ; 35                       ;
;     -- 0 input functions                    ; 2                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 803                      ;
;     -- arithmetic mode                      ; 173                      ;
;     -- qfbk mode                            ; 6                        ;
;     -- register cascade mode                ; 0                        ;
;     -- synchronous clear/load mode          ; 65                       ;
;     -- asynchronous clear/load mode         ; 114                      ;
;                                             ;                          ;
; Total registers                             ; 210                      ;
; Total logic cells in carry chains           ; 198                      ;
; I/O pins                                    ; 129                      ;
; Total memory bits                           ; 3584                     ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 201                      ;
; Total fan-out                               ; 4286                     ;
; Average fan-out                             ; 3.75                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cpu                                                                ; 976 (8)     ; 210          ; 3584        ; 129  ; 0            ; 766 (8)      ; 28 (0)            ; 182 (0)          ; 198 (0)         ; 6 (0)      ; |cpu                                                                                                                                                                ; work         ;
;    |ALU181:inst17|                                                  ; 360 (360)   ; 0            ; 0           ; 0    ; 0            ; 360 (360)    ; 0 (0)             ; 0 (0)            ; 134 (134)       ; 0 (0)      ; |cpu|ALU181:inst17                                                                                                                                                  ; work         ;
;    |STEP4:inst10|                                                   ; 65 (1)      ; 27           ; 0           ; 12   ; 0            ; 38 (1)       ; 0 (0)             ; 27 (0)           ; 10 (0)          ; 6 (3)      ; |cpu|STEP4:inst10                                                                                                                                                   ; work         ;
;       |SCHKT:inst1|                                                 ; 59 (49)     ; 22           ; 0           ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 22 (12)          ; 10 (0)          ; 2 (2)      ; |cpu|STEP4:inst10|SCHKT:inst1                                                                                                                                       ;              ;
;          |lpm_counter:CT8_rtl_0|                                    ; 10 (0)      ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; 0 (0)      ; |cpu|STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0                                                                                                                 ;              ;
;             |cntr_pt6:auto_generated|                               ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |cpu|STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated                                                                                         ;              ;
;       |STEP:inst12|                                                 ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 1 (1)      ; |cpu|STEP4:inst10|STEP:inst12                                                                                                                                       ;              ;
;    |address:inst|                                                   ; 6 (6)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|address:inst                                                                                                                                                   ; work         ;
;    |control:inst1|                                                  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|control:inst1                                                                                                                                                  ; work         ;
;    |data:inst2|                                                     ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|data:inst2                                                                                                                                                     ; work         ;
;    |decoder2_4:inst3|                                               ; 3 (0)       ; 0            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder2_4:inst3                                                                                                                                               ; work         ;
;       |74139M:inst|                                                 ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder2_4:inst3|74139M:inst                                                                                                                                   ; work         ;
;    |decoder_A:inst7|                                                ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder_A:inst7                                                                                                                                                ; work         ;
;       |74138:inst|                                                  ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder_A:inst7|74138:inst                                                                                                                                     ; work         ;
;    |decoder_B:inst8|                                                ; 2 (0)       ; 0            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder_B:inst8                                                                                                                                                ; work         ;
;       |74138:inst|                                                  ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|decoder_B:inst8|74138:inst                                                                                                                                     ; work         ;
;    |dsplay:inst11|                                                  ; 126 (0)     ; 8            ; 0           ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |cpu|dsplay:inst11                                                                                                                                                  ; work         ;
;       |dsp:48|                                                      ; 126 (1)     ; 8            ; 0           ; 0    ; 0            ; 118 (1)      ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48                                                                                                                                           ; work         ;
;          |cnt3:216|                                                 ; 3 (0)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 3 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt3:216                                                                                                                                  ; work         ;
;             |lpm_counter1:inst|                                     ; 3 (0)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 3 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst                                                                                                                ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 3 (0)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 3 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component                                                                              ; work         ;
;                   |cntr_2ai:auto_generated|                         ; 3 (3)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 3 (3)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated                                                      ; work         ;
;          |cnt4:212|                                                 ; 5 (0)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt4:212                                                                                                                                  ; work         ;
;             |lpm_counter2:inst|                                     ; 5 (0)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst                                                                                                                ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 5 (0)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component                                                                              ; work         ;
;                   |cntr_9rh:auto_generated|                         ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated                                                      ; work         ;
;          |lpm_mux:127|                                              ; 107 (0)     ; 0            ; 0           ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|lpm_mux:127                                                                                                                               ; work         ;
;             |mux_4hc:auto_generated|                                ; 107 (107)   ; 0            ; 0           ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated                                                                                                        ; work         ;
;          |lpm_mux:131|                                              ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|lpm_mux:131                                                                                                                               ; work         ;
;             |mux_bfc:auto_generated|                                ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated                                                                                                        ; work         ;
;    |lpm_bustri0:inst24|                                             ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_bustri0:inst24                                                                                                                                             ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component                                                                                                             ; work         ;
;    |lpm_bustri1:inst32|                                             ; 42 (0)      ; 0            ; 0           ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_bustri1:inst32                                                                                                                                             ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 42 (42)     ; 0            ; 0           ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component                                                                                                             ; work         ;
;    |lpm_counter0:inst20|                                            ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |cpu|lpm_counter0:inst20                                                                                                                                            ; work         ;
;       |lpm_counter:lpm_counter_component|                           ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |cpu|lpm_counter0:inst20|lpm_counter:lpm_counter_component                                                                                                          ; work         ;
;          |cntr_pqi:auto_generated|                                  ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |cpu|lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated                                                                                  ; work         ;
;    |lpm_latch0:inst12|                                              ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst12                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst12|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |lpm_latch0:inst13|                                              ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst13                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst13|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |lpm_latch0:inst14|                                              ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst14                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch0:inst14|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |lpm_latch1:inst21|                                              ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch1:inst21                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch1:inst21|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |lpm_latch1:inst22|                                              ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch1:inst22                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_latch1:inst22|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |lpm_ram_dq0:inst15|                                             ; 63 (0)      ; 35           ; 2048        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 31 (0)           ; 17 (0)          ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 63 (0)      ; 35           ; 2048        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 31 (0)           ; 17 (0)          ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_kpe1:auto_generated|                           ; 63 (0)      ; 35           ; 2048        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 31 (0)           ; 17 (0)          ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated                                                                              ; work         ;
;             |altsyncram_n7a2:altsyncram1|                           ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 63 (40)     ; 35           ; 0           ; 0    ; 0            ; 28 (14)      ; 4 (4)             ; 31 (22)          ; 17 (12)         ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |lpm_rom0:inst43|                                                ; 78 (0)      ; 50           ; 1536        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 46 (0)           ; 16 (0)          ; 0 (0)      ; |cpu|lpm_rom0:inst43                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                             ; 78 (0)      ; 50           ; 1536        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 46 (0)           ; 16 (0)          ; 0 (0)      ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_7j51:auto_generated|                           ; 78 (0)      ; 50           ; 1536        ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 46 (0)           ; 16 (0)          ; 0 (0)      ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated                                                                                 ; work         ;
;             |altsyncram_u272:altsyncram1|                           ; 0 (0)       ; 0            ; 1536        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 78 (55)     ; 50           ; 0           ; 0    ; 0            ; 28 (14)      ; 4 (4)             ; 46 (37)          ; 16 (11)         ; 0 (0)      ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr    ; work         ;
;    |pccounter:inst23|                                               ; 28 (4)      ; 0            ; 0           ; 0    ; 0            ; 28 (4)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23                                                                                                                                               ; work         ;
;       |lpm_latch1:inst1|                                            ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst1                                                                                                                              ; work         ;
;          |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component                                                                                                ; work         ;
;       |lpm_latch1:inst2|                                            ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst2                                                                                                                              ; work         ;
;          |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component                                                                                                ; work         ;
;       |lpm_latch1:inst|                                             ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst                                                                                                                               ; work         ;
;          |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component                                                                                                 ; work         ;
;    |sld_hub:sld_hub_inst|                                           ; 130 (90)    ; 76           ; 0           ; 0    ; 0            ; 54 (42)      ; 14 (11)           ; 62 (37)          ; 5 (0)           ; 0 (0)      ; |cpu|sld_hub:sld_hub_inst                                                                                                                                           ; work         ;
;       |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |cpu|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                   ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19           ; 0           ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |cpu|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                 ; work         ;
+---------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; RAM_A.mif ;
; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; ROM_A.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Latch Name                                                                 ; Latch Enable Signal    ; Free of Timing Hazards ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; inst27                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; inst28                 ; yes                    ;
; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; inst28                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                 ; inst34                 ; yes                    ;
; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                 ; inst34                 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]  ; pccounter:inst23|inst6 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0] ; pccounter:inst23|inst4 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1] ; pccounter:inst23|inst5 ; yes                    ;
; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0] ; pccounter:inst23|inst5 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                 ; inst36                 ; yes                    ;
; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                 ; inst35                 ; yes                    ;
; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                 ; inst36                 ; yes                    ;
; Number of user-specified and inferred latches = 64                         ;                        ;                        ;
+----------------------------------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 210   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 114   ;
; Number of registers using Asynchronous Load  ; 5     ;
; Number of registers using Clock Enable       ; 107   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |cpu|lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |cpu|lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |cpu|ALU181:inst17|Mux2                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                               ;
; 28:1               ; 4 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |cpu|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                           ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                              ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for lpm_counter0:inst20|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------------+
; Assignment                ; Value ; From ; To                                ;
+---------------------------+-------+------+-----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                 ;
+---------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                             ;
+---------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                             ;
+---------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom0:inst43|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ROM_A.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_7j51      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                             ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                ; Signed Integer                                                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; yes                      ; String                                                                                           ;
; SLD_IP_VERSION          ; 1                        ; Signed Integer                                                                                   ;
; SLD_IP_MINOR_VERSION    ; 3                        ; Signed Integer                                                                                   ;
; SLD_COMMON_IP_VERSION   ; 0                        ; Signed Integer                                                                                   ;
; width_word              ; 24                       ; Untyped                                                                                          ;
; numwords                ; 64                       ; Untyped                                                                                          ;
; widthad                 ; 6                        ; Untyped                                                                                          ;
; shift_count_bits        ; 5                        ; Untyped                                                                                          ;
; cvalue                  ; 000000000000000000000000 ; Untyped                                                                                          ;
; is_data_in_ram          ; 1                        ; Untyped                                                                                          ;
; is_readable             ; 1                        ; Untyped                                                                                          ;
; node_name               ; 1380928768               ; Untyped                                                                                          ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch1:inst22|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dq0:inst15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; RAM_A.mif            ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_kpe1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                              ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                    ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                            ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                    ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                    ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                    ;
; width_word              ; 8          ; Untyped                                                                                                           ;
; numwords                ; 256        ; Untyped                                                                                                           ;
; widthad                 ; 8          ; Untyped                                                                                                           ;
; shift_count_bits        ; 4          ; Untyped                                                                                                           ;
; cvalue                  ; 00000000   ; Untyped                                                                                                           ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                           ;
; is_readable             ; 1          ; Untyped                                                                                                           ;
; node_name               ; 1380011264 ; Untyped                                                                                                           ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst12|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst13|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component ;
+----------------+--------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                    ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                           ;
+----------------+--------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component ;
+----------------+--------+------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                            ;
+----------------+--------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component ;
+----------------+--------+------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                            ;
+----------------+--------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst20|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 8           ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_pqi    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch1:inst21|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|LPM_MUX:131 ;
+------------------------+---------+--------------------------------------------+
; Parameter Name         ; Value   ; Type                                       ;
+------------------------+---------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 1       ; Untyped                                    ;
; LPM_SIZE               ; 8       ; Untyped                                    ;
; LPM_WIDTHS             ; 3       ; Untyped                                    ;
; LPM_PIPELINE           ; 0       ; Untyped                                    ;
; CBXI_PARAMETER         ; mux_bfc ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                    ;
+------------------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|LPM_MUX:127 ;
+------------------------+---------+--------------------------------------------+
; Parameter Name         ; Value   ; Type                                       ;
+------------------------+---------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 8       ; Untyped                                    ;
; LPM_SIZE               ; 17      ; Untyped                                    ;
; LPM_WIDTHS             ; 5       ; Untyped                                    ;
; LPM_PIPELINE           ; 0       ; Untyped                                    ;
; CBXI_PARAMETER         ; mux_4hc ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                    ;
+------------------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; cntr_9rh    ; Untyped                                                                                 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; cntr_2ai    ; Untyped                                                                                 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch0:inst14|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                     ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone                                                          ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; lpm_rom0:inst43|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 24                                                 ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; ROM         ; 24    ; 64    ; Read/Write ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated    ;
; 1              ; RAM         ; 8     ; 256   ; Read/Write ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Dec 15 14:36:52 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info: Found 2 design units, including 1 entities, in source file ALU181.vhd
    Info: Found design unit 1: ALU181-behav
    Info: Found entity 1: ALU181
Info: Found 1 design units, including 1 entities, in source file alu.bdf
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file rom.bdf
    Info: Found entity 1: rom
Info: Found 1 design units, including 1 entities, in source file STEP4.vqm
    Info: Found entity 1: STEP4
Info: Found 1 design units, including 1 entities, in source file dsplay.bdf
    Info: Found entity 1: dsplay
Info: Found 1 design units, including 1 entities, in source file dsp.bdf
    Info: Found entity 1: dsp
Info: Found 1 design units, including 1 entities, in source file decoder_C.bdf
    Info: Found entity 1: decoder_C
Info: Found 1 design units, including 1 entities, in source file decoder_B.bdf
    Info: Found entity 1: decoder_B
Info: Found 1 design units, including 1 entities, in source file decoder_A.bdf
    Info: Found entity 1: decoder_A
Info: Found 1 design units, including 1 entities, in source file decoder2_4.bdf
    Info: Found entity 1: decoder2_4
Info: Found 1 design units, including 1 entities, in source file prj041.bdf
    Info: Found entity 1: prj041
Info: Found 1 design units, including 1 entities, in source file address.bdf
    Info: Found entity 1: address
Info: Found 1 design units, including 1 entities, in source file control.bdf
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file counter.bdf
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file data.bdf
    Info: Found entity 1: data
Info: Found 1 design units, including 1 entities, in source file pc_ar.bdf
    Info: Found entity 1: pc_ar
Info: Found 1 design units, including 1 entities, in source file PCAR.bdf
    Info: Found entity 1: PCAR
Info: Found 1 design units, including 1 entities, in source file prj03.bdf
    Info: Found entity 1: prj03
Info: Found 1 design units, including 1 entities, in source file prj04.bdf
    Info: Found entity 1: prj04
Info: Found 1 design units, including 1 entities, in source file prj05.bdf
    Info: Found entity 1: prj05
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: cpu
Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd
    Info: Found design unit 1: lpm_latch0-SYN
    Info: Found entity 1: lpm_latch0
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd
    Info: Found design unit 1: lpm_latch1-SYN
    Info: Found entity 1: lpm_latch1
Info: Found 1 design units, including 1 entities, in source file pccounter.bdf
    Info: Found entity 1: pccounter
Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd
    Info: Found design unit 1: lpm_bustri1-SYN
    Info: Found entity 1: lpm_bustri1
Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info: Found design unit 1: lpm_counter1-SYN
    Info: Found entity 1: lpm_counter1
Info: Found 1 design units, including 1 entities, in source file cnt3.bdf
    Info: Found entity 1: cnt3
Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info: Found design unit 1: lpm_counter2-SYN
    Info: Found entity 1: lpm_counter2
Info: Found 1 design units, including 1 entities, in source file cnt4.bdf
    Info: Found entity 1: cnt4
Info: Elaborating entity "cpu" for the top level hierarchy
Info: Elaborating entity "decoder2_4" for hierarchy "decoder2_4:inst3"
Info: Elaborating entity "74139M" for hierarchy "decoder2_4:inst3|74139M:inst"
Info: Elaborated megafunction instantiation "decoder2_4:inst3|74139M:inst"
Warning: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Elaborating entity "lpm_rom0" for hierarchy "lpm_rom0:inst43"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_rom0:inst43|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_rom0:inst43|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_rom0:inst43|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "init_file" = "ROM_A.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7j51.tdf
    Info: Found entity 1: altsyncram_7j51
Info: Elaborating entity "altsyncram_7j51" for hierarchy "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u272.tdf
    Info: Found entity 1: altsyncram_u272
Info: Elaborating entity "altsyncram_u272" for hierarchy "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928768"
    Info: Parameter "NUMWORDS" = "64"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "24"
    Info: Parameter "WIDTHAD" = "6"
Info: Elaborating entity "sld_rom_sr" for hierarchy "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "STEP4" for hierarchy "STEP4:inst10"
Info: Elaborating entity "address" for hierarchy "address:inst"
Info: Elaborating entity "control" for hierarchy "control:inst1"
Info: Elaborating entity "ALU181" for hierarchy "ALU181:inst17"
Warning (10492): VHDL Process Statement warning at ALU181.vhd(18): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALU181.vhd(16): inferring latch(es) for signal or variable "FZ", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "FZ" at ALU181.vhd(16)
Info: Elaborating entity "lpm_latch1" for hierarchy "lpm_latch1:inst22"
Info: Elaborating entity "lpm_latch" for hierarchy "lpm_latch1:inst22|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "lpm_latch1:inst22|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "lpm_latch1:inst22|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_LATCH"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "decoder_A" for hierarchy "decoder_A:inst7"
Info: Elaborating entity "74138" for hierarchy "decoder_A:inst7|74138:inst"
Info: Elaborated megafunction instantiation "decoder_A:inst7|74138:inst"
Info: Elaborating entity "lpm_bustri1" for hierarchy "lpm_bustri1:inst30"
Info: Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "lpm_bustri1:inst30|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "decoder_B" for hierarchy "decoder_B:inst8"
Info: Elaborating entity "lpm_ram_dq0" for hierarchy "lpm_ram_dq0:inst15"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_ram_dq0:inst15|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_ram_dq0:inst15|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_ram_dq0:inst15|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "init_file" = "RAM_A.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kpe1.tdf
    Info: Found entity 1: altsyncram_kpe1
Info: Elaborating entity "altsyncram_kpe1" for hierarchy "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n7a2.tdf
    Info: Found entity 1: altsyncram_n7a2
Info: Elaborating entity "altsyncram_n7a2" for hierarchy "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380011264"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "lpm_latch0" for hierarchy "lpm_latch0:inst12"
Info: Elaborating entity "lpm_latch" for hierarchy "lpm_latch0:inst12|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "lpm_latch0:inst12|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "lpm_latch0:inst12|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_LATCH"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "lpm_bustri0" for hierarchy "lpm_bustri0:inst24"
Info: Elaborating entity "data" for hierarchy "data:inst2"
Info: Elaborating entity "pccounter" for hierarchy "pccounter:inst23"
Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst20"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst20|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter0:inst20|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter0:inst20|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pqi.tdf
    Info: Found entity 1: cntr_pqi
Info: Elaborating entity "cntr_pqi" for hierarchy "lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated"
Info: Elaborating entity "decoder_C" for hierarchy "decoder_C:inst9"
Info: Elaborating entity "dsplay" for hierarchy "dsplay:inst11"
Info: Elaborating entity "dsp" for hierarchy "dsplay:inst11|dsp:48"
Info: Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst11|dsp:48|LPM_MUX:131"
Info: Elaborated megafunction instantiation "dsplay:inst11|dsp:48|LPM_MUX:131"
Info: Instantiated megafunction "dsplay:inst11|dsp:48|LPM_MUX:131" with the following parameter:
    Info: Parameter "LPM_SIZE" = "8"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_WIDTHS" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_bfc.tdf
    Info: Found entity 1: mux_bfc
Info: Elaborating entity "mux_bfc" for hierarchy "dsplay:inst11|dsp:48|LPM_MUX:131|mux_bfc:auto_generated"
Info: Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst11|dsp:48|LPM_MUX:127"
Info: Elaborated megafunction instantiation "dsplay:inst11|dsp:48|LPM_MUX:127"
Info: Instantiated megafunction "dsplay:inst11|dsp:48|LPM_MUX:127" with the following parameter:
    Info: Parameter "LPM_SIZE" = "17"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHS" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mux_4hc.tdf
    Info: Found entity 1: mux_4hc
Info: Elaborating entity "mux_4hc" for hierarchy "dsplay:inst11|dsp:48|LPM_MUX:127|mux_4hc:auto_generated"
Info: Elaborating entity "cnt4" for hierarchy "dsplay:inst11|dsp:48|cnt4:212"
Info: Elaborating entity "lpm_counter2" for hierarchy "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "5"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf
    Info: Found entity 1: cntr_9rh
Info: Elaborating entity "cntr_9rh" for hierarchy "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated"
Info: Elaborating entity "cnt3" for hierarchy "dsplay:inst11|dsp:48|cnt3:216"
Info: Elaborating entity "lpm_counter1" for hierarchy "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_2ai.tdf
    Info: Found entity 1: cntr_2ai
Info: Elaborating entity "cntr_2ai" for hierarchy "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated"
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive "STEP4:inst10|T1" converted to equivalent logic
    Info: WYSIWYG I/O primitive "STEP4:inst10|T3" converted to equivalent logic
    Info: WYSIWYG I/O primitive "STEP4:inst10|T2" converted to equivalent logic
    Info: WYSIWYG I/O primitive "STEP4:inst10|T4" converted to equivalent logic
    Info: WYSIWYG I/O primitive "STEP4:inst10|RESET~I" converted to equivalent logic
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[6]" to the node "BUS[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[4]" to the node "BUS[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]" to the node "BUS[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]" to the node "BUS[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]" to the node "BUS[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]" to the node "BUS[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[7]" to the node "BUS[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[5]" to the node "BUS[5]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[6]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[4]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[3]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[2]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]" to the node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]" into an OR gate
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Warning: Latch lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]
Info: Registers with preset signals will power-up high
Info: Implemented 1142 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 114 output pins
    Info: Implemented 976 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Sun Dec 15 14:37:09 2013
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:14


