
// SYSTEM_FAST_SIMULATION or SYSTEM_FULL_SIMULATION
//--------------------------------------------
+define+x512Mb+sg3+x16+MAX_MEM+DDR2_NO_TIMING_CHECK

+incdir+./tb

// Xilinx glbl.v
//--------------------------------------------
d:/electronic/xilinx/12.4/ise_ds/ise/verilog/src/glbl.v

// Board Testbench
//--------------------------------------------
./tb/uart_monitor.sv
./tb/ddr2.v5_82.v
./tb/testbench.sv
