{
  "design": {
    "design_info": {
      "boundary_crc": "0xBD12BDE23D9871C3",
      "device": "xcvu3p-ffvc1517-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "pcie_bridge": {
        "pcie_bridge": "",
        "pcie_clock": "",
        "one": "",
        "axi4_lite_plug": ""
      },
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "channel_0": {
        "axi_crossbar": "",
        "ddr4": "",
        "ddr4_reset_inverter": "",
        "ethernet": {
          "cmac_usplus": "",
          "cmac_control": ""
        },
        "to_xbar_slice": "",
        "packet_gate": "",
        "add_header": "",
        "fill_ram": "",
        "stream_to_ram": ""
      },
      "data_gen0": {
        "one": "",
        "data_gen": ""
      },
      "aximm_window": {
        "aximm_window": "",
        "axi_register_slice": ""
      },
      "channel_1": {
        "axi_crossbar": "",
        "ddr4": "",
        "ddr4_reset_inverter": "",
        "ethernet": {
          "cmac_usplus": "",
          "cmac_control": ""
        },
        "to_xbar_slice": "",
        "packet_gate": "",
        "add_header": "",
        "fill_ram": "",
        "stream_to_ram": ""
      },
      "data_gen1": {
        "one": "",
        "data_gen": ""
      },
      "sys_control": "",
      "qsfp_pins": "",
      "axi_revision": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "ddr4_bank0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "m0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M8RH-075E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        }
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "gt_serial_port_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "m1_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M8RH-075E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        }
      },
      "gt_serial_port_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "ddr4_bank1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      }
    },
    "ports": {
      "init_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_level_init_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "led_orange_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "led_green_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "qsfp_rst_l": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "qsfp_lp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "pcie_bridge": {
        "interface_ports": {
          "pcie_mgt_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pciebar2axibar_1": {
                "value": "0x1000000000"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_scale": {
                "value": "Megabytes"
              },
              "pf0_bar1_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "pcie_clock": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie_bridge/pcie_clock",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_0",
            "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
            "inst_hier_path": "pcie_bridge/one"
          },
          "axi4_lite_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_lite_plug:1.0",
            "xci_name": "top_level_axi4_lite_plug_0_0",
            "xci_path": "ip/top_level_axi4_lite_plug_0_0/top_level_axi4_lite_plug_0_0.xci",
            "inst_hier_path": "pcie_bridge/axi4_lite_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_lite_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "pcie_clock/CLK_IN_D"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "axi4_lite_plug_0_AXI": {
            "interface_ports": [
              "axi4_lite_plug/AXI",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt_0",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "axi4_lite_plug/clk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "pcie_clock/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "pcie_clock/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          }
        }
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/top_level_axi_interconnect_0_0/top_level_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect",
        "xci_name": "top_level_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          },
          "XBAR_DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_level_xbar_0",
            "xci_path": "ip/top_level_xbar_0/top_level_xbar_0.xci",
            "inst_hier_path": "axi_interconnect/xbar",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "top_level_auto_cc_0",
                "xci_path": "ip/top_level_auto_cc_0/top_level_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "top_level_auto_ds_0",
                "xci_path": "ip/top_level_auto_ds_0/top_level_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "top_level_auto_pc_0",
                "xci_path": "ip/top_level_auto_pc_0/top_level_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "top_level_auto_cc_1",
                "xci_path": "ip/top_level_auto_cc_1/top_level_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "top_level_auto_ds_1",
                "xci_path": "ip/top_level_auto_ds_1/top_level_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "top_level_auto_pc_1",
                "xci_path": "ip/top_level_auto_pc_1/top_level_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "channel_0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "qsfp_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "gt_serial_port": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ram_clk": {
            "type": "clk",
            "direction": "O"
          },
          "init_calib_complete": {
            "direction": "O"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I"
          },
          "ram_resetn_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "erase_ram": {
            "direction": "I"
          },
          "erase_idle": {
            "direction": "O"
          },
          "capture": {
            "direction": "I"
          },
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "cmac_clock": {
            "direction": "O"
          },
          "rx_aligned": {
            "direction": "O"
          }
        },
        "components": {
          "axi_crossbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_level_axi_crossbar_0_0",
            "xci_path": "ip/top_level_axi_crossbar_0_0/top_level_axi_crossbar_0_0.xci",
            "inst_hier_path": "channel_0/axi_crossbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S01_BASE_ID": {
                "value": "0x00000010"
              },
              "S02_BASE_ID": {
                "value": "0x00000020"
              },
              "S03_BASE_ID": {
                "value": "0x00000030"
              },
              "S04_BASE_ID": {
                "value": "0x00000040"
              },
              "S05_BASE_ID": {
                "value": "0x00000050"
              },
              "S06_BASE_ID": {
                "value": "0x00000060"
              },
              "S07_BASE_ID": {
                "value": "0x00000070"
              },
              "S08_BASE_ID": {
                "value": "0x00000080"
              },
              "S09_BASE_ID": {
                "value": "0x00000090"
              },
              "S10_BASE_ID": {
                "value": "0x000000a0"
              },
              "S11_BASE_ID": {
                "value": "0x000000b0"
              },
              "S12_BASE_ID": {
                "value": "0x000000c0"
              },
              "S13_BASE_ID": {
                "value": "0x000000d0"
              },
              "S14_BASE_ID": {
                "value": "0x000000e0"
              },
              "S15_BASE_ID": {
                "value": "0x000000f0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_0_0",
            "xci_path": "ip/top_level_ddr4_0_0/top_level_ddr4_0_0.xci",
            "inst_hier_path": "channel_0/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "32"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "10000"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "ddr4_reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_util_vector_logic_0_0",
            "xci_path": "ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0.xci",
            "inst_hier_path": "channel_0/ddr4_reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ethernet": {
            "interface_ports": {
              "gt_ref_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "gt_serial_port": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "cmac_clock": {
                "direction": "O"
              },
              "rx_aligned": {
                "direction": "O"
              }
            },
            "components": {
              "cmac_usplus": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_usplus_0_0",
                "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
                "inst_hier_path": "channel_0/ethernet/cmac_usplus",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y16~X0Y19"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_0",
                "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
                "inst_hier_path": "channel_0/ethernet/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "rx_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "rx_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "rx_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "rx_in_tlast",
                        "direction": "I"
                      },
                      "TUSER": {
                        "physical_name": "rx_in_tuser",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "rx_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "rx_out": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "rx_out_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "rx_out_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "rx_out_tlast",
                        "direction": "O"
                      },
                      "TUSER": {
                        "physical_name": "rx_out_tuser",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "rx_out_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "rx_in:rx_out",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "stat_rx_aligned": {
                    "direction": "I"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "gt_ref_clk",
                  "cmac_usplus/gt_ref_clk"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "gt_serial_port",
                  "cmac_usplus/gt_serial_port"
                ]
              },
              "axis_tx_1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac_usplus/axis_tx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac_usplus/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac_usplus/ctl_tx"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac_usplus/rs_fec_in"
                ]
              },
              "cmac_control_rx_out": {
                "interface_ports": [
                  "axis_rx",
                  "cmac_control/rx_out"
                ]
              },
              "cmac_usplus_axis_rx": {
                "interface_ports": [
                  "cmac_usplus/axis_rx",
                  "cmac_control/rx_in"
                ]
              }
            },
            "nets": {
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac_usplus/sys_reset"
                ]
              },
              "cmac_usplus_0_gt_txusrclk2": {
                "ports": [
                  "cmac_usplus/gt_txusrclk2",
                  "cmac_usplus/rx_clk",
                  "cmac_clock",
                  "cmac_control/clk"
                ]
              },
              "cmac_usplus_0_stat_rx_aligned": {
                "ports": [
                  "cmac_usplus/stat_rx_aligned",
                  "rx_aligned",
                  "cmac_control/stat_rx_aligned"
                ]
              },
              "init_clk_0_1": {
                "ports": [
                  "init_clk",
                  "cmac_usplus/init_clk",
                  "cmac_usplus/drp_clk"
                ]
              }
            }
          },
          "to_xbar_slice": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "top_level_axi_register_slice_0_1",
            "xci_path": "ip/top_level_axi_register_slice_0_1/top_level_axi_register_slice_0_1.xci",
            "inst_hier_path": "channel_0/to_xbar_slice",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "packet_gate": {
            "vlnv": "xilinx.com:module_ref:packet_gate:1.0",
            "xci_name": "top_level_packet_gate_0_0",
            "xci_path": "ip/top_level_packet_gate_0_0/top_level_packet_gate_0_0.xci",
            "inst_hier_path": "channel_0/packet_gate",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "packet_gate",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_IN_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_IN_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_OUT_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:AXIS_OUT",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "enable_async": {
                "direction": "I"
              }
            }
          },
          "add_header": {
            "vlnv": "xilinx.com:module_ref:add_header:1.0",
            "xci_name": "top_level_add_header_0_0",
            "xci_path": "ip/top_level_add_header_0_0/top_level_add_header_0_0.xci",
            "inst_hier_path": "channel_0/add_header",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "add_header",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_IN_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_IN_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "src_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "dst_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_OUT",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "capture_async": {
                "direction": "I"
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_0_0",
            "xci_path": "ip/top_level_fill_ram_0_0/top_level_fill_ram_0_0.xci",
            "inst_hier_path": "channel_0/fill_ram",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "start_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "stream_to_ram": {
            "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
            "xci_name": "top_level_stream_to_ram_0_0",
            "xci_path": "ip/top_level_stream_to_ram_0_0/top_level_stream_to_ram_0_0.xci",
            "inst_hier_path": "channel_0/stream_to_ram",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "stream_to_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:M_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "ram_blocks_written": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "out_of_ram": {
                "direction": "O"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "qsfp_clk",
              "ethernet/gt_ref_clk"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "gt_serial_port",
              "ethernet/gt_serial_port"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "axis_tx",
              "ethernet/axis_tx"
            ]
          },
          "add_header_AXIS_OUT": {
            "interface_ports": [
              "stream_to_ram/AXIS_IN",
              "add_header/AXIS_OUT"
            ]
          },
          "axi_crossbar_M00_AXI": {
            "interface_ports": [
              "ddr4/C0_DDR4_S_AXI",
              "axi_crossbar/M00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar/S00_AXI"
            ]
          },
          "axi_register_slice_0_M_AXI": {
            "interface_ports": [
              "axi_crossbar/S02_AXI",
              "to_xbar_slice/M_AXI"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "ethernet_axis_rx0": {
            "interface_ports": [
              "packet_gate/AXIS_IN",
              "ethernet/axis_rx"
            ]
          },
          "fill_ram_0_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "axi_crossbar/S01_AXI"
            ]
          },
          "packet_gate_output": {
            "interface_ports": [
              "packet_gate/AXIS_OUT",
              "add_header/AXIS_IN"
            ]
          },
          "stream_to_ram_M_AXI": {
            "interface_ports": [
              "stream_to_ram/M_AXI",
              "to_xbar_slice/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "ethernet/cmac_clock",
              "cmac_clock",
              "packet_gate/clk",
              "add_header/src_clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "ram_clk",
              "axi_crossbar/aclk",
              "to_xbar_slice/aclk",
              "add_header/dst_clk",
              "fill_ram/clk",
              "stream_to_ram/clk"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "init_calib_complete"
            ]
          },
          "ddr4_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "ddr4_reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "enable_async_1": {
            "ports": [
              "capture",
              "packet_gate/enable_async",
              "add_header/capture_async"
            ]
          },
          "ethernet_stat_rx_aligned": {
            "ports": [
              "ethernet/rx_aligned",
              "rx_aligned"
            ]
          },
          "fill_ram_idle": {
            "ports": [
              "fill_ram/idle",
              "erase_idle"
            ]
          },
          "init_clk_1": {
            "ports": [
              "init_clk",
              "ethernet/init_clk"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "ddr4_reset_inverter/Res",
              "ram_resetn_out",
              "axi_crossbar/aresetn",
              "ddr4/c0_ddr4_aresetn",
              "to_xbar_slice/aresetn"
            ]
          },
          "sys_sync_start_1": {
            "ports": [
              "erase_ram",
              "fill_ram/start_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "sys_reset",
              "ddr4/sys_rst",
              "packet_gate/sys_reset",
              "add_header/sys_reset",
              "stream_to_ram/sys_reset"
            ]
          }
        }
      },
      "data_gen0": {
        "interface_ports": {
          "AXIS_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_1",
            "xci_path": "ip/top_level_xlconstant_0_1/top_level_xlconstant_0_1.xci",
            "inst_hier_path": "data_gen0/one"
          },
          "data_gen": {
            "vlnv": "xilinx.com:module_ref:data_gen:1.0",
            "xci_name": "top_level_data_gen_0_0",
            "xci_path": "ip/top_level_data_gen_0_0/top_level_data_gen_0_0.xci",
            "inst_hier_path": "data_gen0/data_gen",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_gen",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_OUT_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_OUT",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "data_gen_0_AXIS_OUT": {
            "interface_ports": [
              "AXIS_OUT",
              "data_gen/AXIS_OUT"
            ]
          }
        },
        "nets": {
          "ethernet_cmac_clock0": {
            "ports": [
              "clk",
              "data_gen/clk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "one/dout",
              "data_gen/resetn"
            ]
          }
        }
      },
      "aximm_window": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "window_addr": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "aximm_window": {
            "vlnv": "xilinx.com:module_ref:aximm_window:1.0",
            "xci_name": "top_level_aximm_window_0_0",
            "xci_path": "ip/top_level_aximm_window_0_0/top_level_aximm_window_0_0.xci",
            "inst_hier_path": "aximm_window/aximm_window",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aximm_window",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "ip_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI:S_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "window_addr": {
                "direction": "I",
                "left": "63",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "axi_register_slice": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "top_level_axi_register_slice_0_0",
            "xci_path": "ip/top_level_axi_register_slice_0_0/top_level_axi_register_slice_0_0.xci",
            "inst_hier_path": "aximm_window/axi_register_slice",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_register_slice/S_AXI"
            ]
          },
          "axi_register_slice_M_AXI": {
            "interface_ports": [
              "axi_register_slice/M_AXI",
              "aximm_window/S_AXI"
            ]
          },
          "aximm_window_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "aximm_window/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "clk",
              "aximm_window/clk",
              "axi_register_slice/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axi_register_slice/aresetn"
            ]
          },
          "sys_control_window_addr": {
            "ports": [
              "window_addr",
              "aximm_window/window_addr"
            ]
          }
        }
      },
      "channel_1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "qsfp_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "gt_serial_port": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ram_clk": {
            "type": "clk",
            "direction": "O"
          },
          "init_calib_complete": {
            "direction": "O"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I"
          },
          "ram_resetn_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "erase_ram": {
            "direction": "I"
          },
          "erase_idle": {
            "direction": "O"
          },
          "capture": {
            "direction": "I"
          },
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "cmac_clock": {
            "direction": "O"
          },
          "rx_aligned": {
            "direction": "O"
          }
        },
        "components": {
          "axi_crossbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_level_axi_crossbar_1",
            "xci_path": "ip/top_level_axi_crossbar_1/top_level_axi_crossbar_1.xci",
            "inst_hier_path": "channel_1/axi_crossbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S01_BASE_ID": {
                "value": "0x00000010"
              },
              "S02_BASE_ID": {
                "value": "0x00000020"
              },
              "S03_BASE_ID": {
                "value": "0x00000030"
              },
              "S04_BASE_ID": {
                "value": "0x00000040"
              },
              "S05_BASE_ID": {
                "value": "0x00000050"
              },
              "S06_BASE_ID": {
                "value": "0x00000060"
              },
              "S07_BASE_ID": {
                "value": "0x00000070"
              },
              "S08_BASE_ID": {
                "value": "0x00000080"
              },
              "S09_BASE_ID": {
                "value": "0x00000090"
              },
              "S10_BASE_ID": {
                "value": "0x000000a0"
              },
              "S11_BASE_ID": {
                "value": "0x000000b0"
              },
              "S12_BASE_ID": {
                "value": "0x000000c0"
              },
              "S13_BASE_ID": {
                "value": "0x000000d0"
              },
              "S14_BASE_ID": {
                "value": "0x000000e0"
              },
              "S15_BASE_ID": {
                "value": "0x000000f0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_1",
            "xci_path": "ip/top_level_ddr4_1/top_level_ddr4_1.xci",
            "inst_hier_path": "channel_1/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "32"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "10000"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "ddr4_reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_ddr4_reset_inverter_0",
            "xci_path": "ip/top_level_ddr4_reset_inverter_0/top_level_ddr4_reset_inverter_0.xci",
            "inst_hier_path": "channel_1/ddr4_reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ethernet": {
            "interface_ports": {
              "gt_ref_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "gt_serial_port": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "cmac_clock": {
                "direction": "O"
              },
              "rx_aligned": {
                "direction": "O"
              }
            },
            "components": {
              "cmac_usplus": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_usplus_0_1",
                "xci_path": "ip/top_level_cmac_usplus_0_1/top_level_cmac_usplus_0_1.xci",
                "inst_hier_path": "channel_1/ethernet/cmac_usplus",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y0"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y4~X0Y7"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_1",
                "xci_path": "ip/top_level_cmac_control_0_1/top_level_cmac_control_0_1.xci",
                "inst_hier_path": "channel_1/ethernet/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "rx_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "rx_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "rx_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "rx_in_tlast",
                        "direction": "I"
                      },
                      "TUSER": {
                        "physical_name": "rx_in_tuser",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "rx_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "rx_out": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "rx_out_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "rx_out_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "rx_out_tlast",
                        "direction": "O"
                      },
                      "TUSER": {
                        "physical_name": "rx_out_tuser",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "rx_out_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "rx_in:rx_out",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "stat_rx_aligned": {
                    "direction": "I"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "gt_ref_clk",
                  "cmac_usplus/gt_ref_clk"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "gt_serial_port",
                  "cmac_usplus/gt_serial_port"
                ]
              },
              "axis_tx_1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac_usplus/axis_tx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac_usplus/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac_usplus/ctl_tx"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac_usplus/rs_fec_in"
                ]
              },
              "cmac_control_rx_out": {
                "interface_ports": [
                  "axis_rx",
                  "cmac_control/rx_out"
                ]
              },
              "cmac_usplus_axis_rx": {
                "interface_ports": [
                  "cmac_usplus/axis_rx",
                  "cmac_control/rx_in"
                ]
              }
            },
            "nets": {
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac_usplus/sys_reset"
                ]
              },
              "cmac_usplus_0_gt_txusrclk2": {
                "ports": [
                  "cmac_usplus/gt_txusrclk2",
                  "cmac_usplus/rx_clk",
                  "cmac_clock",
                  "cmac_control/clk"
                ]
              },
              "cmac_usplus_0_stat_rx_aligned": {
                "ports": [
                  "cmac_usplus/stat_rx_aligned",
                  "rx_aligned",
                  "cmac_control/stat_rx_aligned"
                ]
              },
              "init_clk_0_1": {
                "ports": [
                  "init_clk",
                  "cmac_usplus/init_clk",
                  "cmac_usplus/drp_clk"
                ]
              }
            }
          },
          "to_xbar_slice": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "top_level_axi_register_slice_1",
            "xci_path": "ip/top_level_axi_register_slice_1/top_level_axi_register_slice_1.xci",
            "inst_hier_path": "channel_1/to_xbar_slice",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "packet_gate": {
            "vlnv": "xilinx.com:module_ref:packet_gate:1.0",
            "xci_name": "top_level_packet_gate_1",
            "xci_path": "ip/top_level_packet_gate_1/top_level_packet_gate_1.xci",
            "inst_hier_path": "channel_1/packet_gate",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "packet_gate",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_IN_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_IN_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_OUT_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:AXIS_OUT",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "enable_async": {
                "direction": "I"
              }
            }
          },
          "add_header": {
            "vlnv": "xilinx.com:module_ref:add_header:1.0",
            "xci_name": "top_level_add_header_1",
            "xci_path": "ip/top_level_add_header_1/top_level_add_header_1.xci",
            "inst_hier_path": "channel_1/add_header",
            "parameters": {
              "CHANNEL": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "add_header",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_IN_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_IN_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "src_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "dst_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_OUT",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "capture_async": {
                "direction": "I"
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_1",
            "xci_path": "ip/top_level_fill_ram_1/top_level_fill_ram_1.xci",
            "inst_hier_path": "channel_1/fill_ram",
            "parameters": {
              "CHANNEL": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "start_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "stream_to_ram": {
            "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
            "xci_name": "top_level_stream_to_ram_1",
            "xci_path": "ip/top_level_stream_to_ram_1/top_level_stream_to_ram_1.xci",
            "inst_hier_path": "channel_1/stream_to_ram",
            "parameters": {
              "CHANNEL": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "stream_to_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:M_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "3.3325e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "ram_blocks_written": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "out_of_ram": {
                "direction": "O"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "qsfp_clk",
              "ethernet/gt_ref_clk"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "gt_serial_port",
              "ethernet/gt_serial_port"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "axis_tx",
              "ethernet/axis_tx"
            ]
          },
          "add_header_AXIS_OUT": {
            "interface_ports": [
              "stream_to_ram/AXIS_IN",
              "add_header/AXIS_OUT"
            ]
          },
          "axi_crossbar_M00_AXI": {
            "interface_ports": [
              "ddr4/C0_DDR4_S_AXI",
              "axi_crossbar/M00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar/S00_AXI"
            ]
          },
          "axi_register_slice_0_M_AXI": {
            "interface_ports": [
              "axi_crossbar/S02_AXI",
              "to_xbar_slice/M_AXI"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "ethernet_axis_rx0": {
            "interface_ports": [
              "packet_gate/AXIS_IN",
              "ethernet/axis_rx"
            ]
          },
          "fill_ram_0_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "axi_crossbar/S01_AXI"
            ]
          },
          "packet_gate_output": {
            "interface_ports": [
              "packet_gate/AXIS_OUT",
              "add_header/AXIS_IN"
            ]
          },
          "stream_to_ram_M_AXI": {
            "interface_ports": [
              "stream_to_ram/M_AXI",
              "to_xbar_slice/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "ethernet/cmac_clock",
              "cmac_clock",
              "packet_gate/clk",
              "add_header/src_clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "ram_clk",
              "axi_crossbar/aclk",
              "to_xbar_slice/aclk",
              "add_header/dst_clk",
              "fill_ram/clk",
              "stream_to_ram/clk"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "init_calib_complete"
            ]
          },
          "ddr4_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "ddr4_reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "enable_async_1": {
            "ports": [
              "capture",
              "packet_gate/enable_async",
              "add_header/capture_async"
            ]
          },
          "ethernet_stat_rx_aligned": {
            "ports": [
              "ethernet/rx_aligned",
              "rx_aligned"
            ]
          },
          "fill_ram_idle": {
            "ports": [
              "fill_ram/idle",
              "erase_idle"
            ]
          },
          "init_clk_1": {
            "ports": [
              "init_clk",
              "ethernet/init_clk"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "ddr4_reset_inverter/Res",
              "ram_resetn_out",
              "axi_crossbar/aresetn",
              "ddr4/c0_ddr4_aresetn",
              "to_xbar_slice/aresetn"
            ]
          },
          "sys_sync_start_1": {
            "ports": [
              "erase_ram",
              "fill_ram/start_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "sys_reset",
              "ddr4/sys_rst",
              "packet_gate/sys_reset",
              "add_header/sys_reset",
              "stream_to_ram/sys_reset"
            ]
          }
        }
      },
      "data_gen1": {
        "interface_ports": {
          "AXIS_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_one_0",
            "xci_path": "ip/top_level_one_0/top_level_one_0.xci",
            "inst_hier_path": "data_gen1/one"
          },
          "data_gen": {
            "vlnv": "xilinx.com:module_ref:data_gen:1.0",
            "xci_name": "top_level_data_gen_1",
            "xci_path": "ip/top_level_data_gen_1/top_level_data_gen_1.xci",
            "inst_hier_path": "data_gen1/data_gen",
            "parameters": {
              "CHANNEL": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_gen",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_OUT_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_OUT",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_1_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "data_gen_0_AXIS_OUT": {
            "interface_ports": [
              "AXIS_OUT",
              "data_gen/AXIS_OUT"
            ]
          }
        },
        "nets": {
          "ethernet_cmac_clock0": {
            "ports": [
              "clk",
              "data_gen/clk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "one/dout",
              "data_gen/resetn"
            ]
          }
        }
      },
      "sys_control": {
        "vlnv": "xilinx.com:module_ref:sys_control:1.0",
        "xci_name": "top_level_sys_control_0_0",
        "xci_path": "ip/top_level_sys_control_0_0/top_level_sys_control_0_0.xci",
        "inst_hier_path": "sys_control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sys_control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "sys_reset_out": {
            "direction": "O"
          },
          "erase_ram": {
            "direction": "O"
          },
          "packet_gate": {
            "direction": "O"
          },
          "bank0_calib_complete_async": {
            "direction": "I"
          },
          "bank1_calib_complete_async": {
            "direction": "I"
          },
          "bank0_erase_idle_async": {
            "direction": "I"
          },
          "bank1_erase_idle_async": {
            "direction": "I"
          },
          "window_addr": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "qsfp0_status_async": {
            "direction": "I"
          },
          "qsfp1_status_async": {
            "direction": "I"
          },
          "led_orang_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "led_green_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "qsfp_pins": {
        "vlnv": "xilinx.com:module_ref:qsfp_pins:1.0",
        "xci_name": "top_level_qsfp_pins_0_0",
        "xci_path": "ip/top_level_qsfp_pins_0_0/top_level_qsfp_pins_0_0.xci",
        "inst_hier_path": "qsfp_pins",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "qsfp_pins",
          "boundary_crc": "0x0"
        },
        "ports": {
          "qsfp_rst_l": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "qsfp_lp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "AXIMM_IN": {
        "interface_ports": [
          "pcie_bridge/M_AXI_B",
          "aximm_window/S_AXI"
        ]
      },
      "AXIMM_OUT": {
        "interface_ports": [
          "aximm_window/M_AXI",
          "axi_interconnect/S00_AXI"
        ]
      },
      "C0_SYS_CLK_0_1": {
        "interface_ports": [
          "ddr4_bank0_clk",
          "channel_0/ddr4_clk"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_bridge/pcie_refclk"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "channel_1/S00_AXI",
          "axi_interconnect/M02_AXI"
        ]
      },
      "SYS_CONTROl": {
        "interface_ports": [
          "sys_control/S_AXI",
          "axi_interconnect/M01_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "channel_0/S00_AXI"
        ]
      },
      "axi_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_interconnect/M03_AXI",
          "axi_revision/S_AXI"
        ]
      },
      "channel_0_gt_serial_port_0": {
        "interface_ports": [
          "gt_serial_port_0",
          "channel_0/gt_serial_port"
        ]
      },
      "channel_1_ddr4": {
        "interface_ports": [
          "m1_ddr4",
          "channel_1/ddr4"
        ]
      },
      "channel_1_gt_serial_port": {
        "interface_ports": [
          "gt_serial_port_1",
          "channel_1/gt_serial_port"
        ]
      },
      "data_gen0_AXIS_OUT": {
        "interface_ports": [
          "data_gen0/AXIS_OUT",
          "channel_0/axis_tx"
        ]
      },
      "data_gen1_AXIS_OUT": {
        "interface_ports": [
          "data_gen1/AXIS_OUT",
          "channel_1/axis_tx"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "m0_ddr4",
          "channel_0/ddr4"
        ]
      },
      "ddr4_clk_0_1": {
        "interface_ports": [
          "ddr4_bank1_clk",
          "channel_1/ddr4_clk"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_bridge/pcie_mgt_0"
        ]
      },
      "qsfp0_clk_1": {
        "interface_ports": [
          "qsfp0_clk",
          "channel_0/qsfp_clk"
        ]
      },
      "qsfp_clk_0_1": {
        "interface_ports": [
          "qsfp1_clk",
          "channel_1/qsfp_clk"
        ]
      }
    },
    "nets": {
      "S00_ACLK_1": {
        "ports": [
          "pcie_bridge/axi_aclk",
          "axi_interconnect/S00_ACLK",
          "axi_interconnect/ACLK",
          "axi_interconnect/M01_ACLK",
          "aximm_window/clk",
          "sys_control/clk",
          "axi_interconnect/M03_ACLK",
          "axi_revision/AXI_ACLK"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "pcie_bridge/axi_aresetn",
          "axi_interconnect/S00_ARESETN",
          "axi_interconnect/ARESETN",
          "axi_interconnect/M01_ARESETN",
          "aximm_window/aresetn",
          "sys_control/resetn",
          "axi_interconnect/M03_ARESETN",
          "axi_revision/AXI_ARESETN"
        ]
      },
      "channel_0_idle": {
        "ports": [
          "channel_0/erase_idle",
          "sys_control/bank0_erase_idle_async"
        ]
      },
      "channel_0_rx_aligned": {
        "ports": [
          "channel_0/rx_aligned",
          "sys_control/qsfp0_status_async"
        ]
      },
      "channel_1_cmac_clock": {
        "ports": [
          "channel_1/cmac_clock",
          "data_gen1/clk"
        ]
      },
      "channel_1_erase_idle": {
        "ports": [
          "channel_1/erase_idle",
          "sys_control/bank1_erase_idle_async"
        ]
      },
      "channel_1_init_calib_complete": {
        "ports": [
          "channel_1/init_calib_complete",
          "sys_control/bank1_calib_complete_async"
        ]
      },
      "channel_1_ram_clk": {
        "ports": [
          "channel_1/ram_clk",
          "axi_interconnect/M02_ACLK"
        ]
      },
      "channel_1_ram_resetn_out": {
        "ports": [
          "channel_1/ram_resetn_out",
          "axi_interconnect/M02_ARESETN"
        ]
      },
      "channel_1_rx_aligned": {
        "ports": [
          "channel_1/rx_aligned",
          "sys_control/qsfp1_status_async"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "channel_0/ram_clk",
          "axi_interconnect/M00_ACLK"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "channel_0/ram_resetn_out",
          "axi_interconnect/M00_ARESETN"
        ]
      },
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "channel_0/init_calib_complete",
          "sys_control/bank0_calib_complete_async"
        ]
      },
      "ethernet_cmac_clock0": {
        "ports": [
          "channel_0/cmac_clock",
          "data_gen0/clk"
        ]
      },
      "init_clk_1": {
        "ports": [
          "init_clk",
          "channel_0/init_clk",
          "channel_1/init_clk"
        ]
      },
      "qsfp_pins_qsfp_lp": {
        "ports": [
          "qsfp_pins/qsfp_lp",
          "qsfp_lp"
        ]
      },
      "qsfp_pins_qsfp_rst_l": {
        "ports": [
          "qsfp_pins/qsfp_rst_l",
          "qsfp_rst_l"
        ]
      },
      "sys_control_0_erase_ram": {
        "ports": [
          "sys_control/erase_ram",
          "channel_0/erase_ram",
          "channel_1/erase_ram"
        ]
      },
      "sys_control_0_sys_reset_out": {
        "ports": [
          "sys_control/sys_reset_out",
          "channel_0/sys_reset",
          "channel_1/sys_reset"
        ]
      },
      "sys_control_led_green_l": {
        "ports": [
          "sys_control/led_green_l",
          "led_green_l"
        ]
      },
      "sys_control_led_orang_l": {
        "ports": [
          "sys_control/led_orang_l",
          "led_orange_l"
        ]
      },
      "sys_control_packet_gate": {
        "ports": [
          "sys_control/packet_gate",
          "channel_0/capture",
          "channel_1/capture"
        ]
      },
      "sys_control_window_addr": {
        "ports": [
          "sys_control/window_addr",
          "aximm_window/window_addr"
        ]
      }
    },
    "addressing": {
      "/pcie_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_aximm_window_reg0": {
                "address_block": "/aximm_window/aximm_window/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      },
      "/pcie_bridge/axi4_lite_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_pcie_bridge_CTL0": {
                "address_block": "/pcie_bridge/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/channel_0/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channel_0/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "64G"
              }
            }
          }
        }
      },
      "/channel_0/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channel_0/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "64G"
              }
            }
          }
        }
      },
      "/aximm_window/aximm_window": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_revision_0_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "4K"
              },
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channel_0/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "64G"
              },
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK_1": {
                "address_block": "/channel_1/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000002000000000",
                "range": "64G"
              },
              "SEG_sys_control_reg0": {
                "address_block": "/sys_control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/channel_1/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channel_1/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000002000000000",
                "range": "64G"
              }
            }
          }
        }
      },
      "/channel_1/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channel_1/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000002000000000",
                "range": "64G"
              }
            }
          }
        }
      }
    }
  }
}