# ğŸ“ SystemVerilog ä»£ç é£æ ¼æŒ‡å—

## æ¦‚è¿°

æœ¬é¡¹ç›®éµå¾ª SystemVerilog ç¼–ç è§„èŒƒï¼Œç¡®ä¿ä»£ç ä¸€è‡´æ€§ã€å¯è¯»æ€§å’Œå¯ç»´æŠ¤æ€§ã€‚

```mermaid
graph LR
    A[ä»£ç ] --> B[é™æ€æ£€æŸ¥]
    B --> C[æ ¼å¼åŒ–]
    C --> D[CIé€šè¿‡]
    D --> E[ä»£ç åˆå¹¶]
```

## å‘½åè§„åˆ™

### æ–‡ä»¶å‘½å

| ç±»å‹ | è§„åˆ™ | ç¤ºä¾‹ |
|------|------|------|
| æ¨¡å— | snake_case | `axi_agent.sv` |
| ç±» | CamelCase | `BusDriver` |
| å˜é‡ | snake_case | `bus_addr` |
| å¸¸é‡ | UPPER_SNAKE_CASE | `MAX_TRANSACTIONS` |
| å‚æ•° | snake_case | `data_width` |

### ç¤ºä¾‹

```systemverilog
// âœ… æ­£ç¡®
module axi_controller;
    int max_transactions = 100;
    bit [31:0] bus_address;
    
    localparam int DATA_WIDTH = 32;
endmodule

// âŒ é”™è¯¯
module AXIController;           // å¤§å†™æ¨¡å—å
    int MaxTransactions = 100;  // å¤§é©¼å³°å˜é‡
    bit [31:0] BusAddress;      // å¤§é©¼å³°å˜é‡
endmodule
```

### ç±»å‘½å

```systemverilog
// âœ… æ­£ç¡®
class uvm_driver#(type T=uvm_sequence_item);
class axi_agent;
class bus_scoreboard;

// âŒ é”™è¯¯
class uvm_driver;               // æ— å‚æ•°
class axiAgent;                // æ··åˆå¤§å°å†™
class bus_scoreboard_t;        // åç¼€_t
```

## ç¼©è¿›ä¸ç©ºæ ¼

### ç¼©è¿›

```systemverilog
// âœ… æ­£ç¡®: 4 ç©ºæ ¼
class my_class extends uvm_component;
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        if (condition) begin
            do_something();
        end
    endfunction
endclass

// âŒ é”™è¯¯: Tab æˆ– 2 ç©ºæ ¼
class my_class extends uvm_component;
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
  endfunction
endclass
```

### ç©ºæ ¼

```systemverilog
// âœ… æ­£ç¡®
if (a == b) begin
    result = x + y;
end

for (int i = 0; i < 10; i++) begin
end

// âŒ é”™è¯¯
if(a==b)begin
end
for(int i=0;i<10;i++)begin
end
```

## UVM ç¼–ç è§„èŒƒ

### å®ä½¿ç”¨

```systemverilog
// âœ… æ­£ç¡®
`uvm_component_utils(my_driver)
`uvm_object_utils(my_sequence)
`uvm_info("ID", "Message", UVM_LOW)
`uvm_error("ID", "Message")

// âŒ é”™è¯¯
`uvm_component_utils(my_driver )     // ç©ºæ ¼
`uvm_info("ID","Message",UVM_LOW)    // é€—å·æ— ç©ºæ ¼
```

### ç»„ä»¶æ³¨å†Œ

```systemverilog
// âœ… æ­£ç¡®
class bus_driver extends uvm_driver#(bus_trans);
    `uvm_component_utils(bus_driver)
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction
endclass

// âŒ é”™è¯¯
class bus_driver extends uvm_driver;
    `uvm_component_utils(bus_driver)  // ç¼ºå°‘ç±»å‹å‚æ•°
endclass
```

### åºåˆ—å®šä¹‰

```systemverilog
// âœ… æ­£ç¡®
class bus_sequence extends uvm_sequence#(bus_trans);
    `uvm_object_utils(bus_sequence)
    
    rand int count = 10;
    
    virtual task body();
        repeat(count) begin
            bus_trans req;
            `uvm_create(req)
            req.randomize();
            `uvm_send(req)
        end
    endtask
endclass

// âŒ é”™è¯¯
class bus_sequence extends uvm_sequence;
    `uvm_object_utils(bus_sequence)  // ç¼ºå°‘ç±»å‹å‚æ•°
endclass
```

## ç«¯å£ä¸è¿æ¥

### æ¥å£å£°æ˜

```systemverilog
// âœ… æ­£ç¡®
interface axi4_lite_if #(
    parameter int ADDR_WIDTH = 32,
    parameter int DATA_WIDTH = 32
);
    logic [ADDR_WIDTH-1:0] awaddr;
    logic [DATA_WIDTH-1:0] wdata;
    logic awvalid;
    logic awready;
    
    modport master (
        input awaddr, wdata, awvalid,
        output awready
    );
    
    modport slave (
        input awready,
        output awaddr, wdata, awvalid
    );
endinterface

// âŒ é”™è¯¯
interface axi_if;
    logic awaddr;  // ç¼ºå°‘ä½å®½
endinterface
```

### æ¨¡å—å®ä¾‹åŒ–

```systemverilog
// âœ… æ­£ç¡®: å‘½åå‚æ•°
axi_agent #(
    .ADDR_WIDTH (32),
    .DATA_WIDTH (64)
) agent (
    .clk (clk),
    .rstn (rstn),
    .vif (axi_vif)
);

// âŒ é”™è¯¯: ä½ç½®å‚æ•°
axi_agent agent (clk, rstn, axi_vif);
```

## æ³¨é‡Šè§„èŒƒ

### å¤´éƒ¨æ³¨é‡Š

```systemverilog
// ============================================================================
// Module: axi_driver.sv
// Description: AXI4-Lite driver implementation
// Author: Verification Team
// Created: 2024-01-15
// ============================================================================

// âœ… æ­£ç¡®: æ–‡ä»¶å¤´éƒ¨æ³¨é‡Š
```

### è¡Œå†…æ³¨é‡Š

```systemverilog
// âœ… æ­£ç¡®
forever begin
    seq_item_port.get_next_item(req);  // ç­‰å¾…åºåˆ—é¡¹
    drive(req);                         // é©±åŠ¨äº‹åŠ¡
    seq_item_port.item_done();          // å®Œæˆ
end

// âŒ é”™è¯¯
forever begin
    seq_item_port.get_next_item(req);  // get
    drive(req);  // drive
end
```

## ä½åŠŸè€—ç¼–ç è§„èŒƒ

```systemverilog
// âœ… æ­£ç¡®: UPF å…¼å®¹
`ifndef DISABLE_LOW_POWER
    if (power_domain == OFF) begin
        `uvm_info("PWR", "Power domain OFF", UVM_LOW)
        wait (power_domain == ON);
    end
`endif

// âŒ é”™è¯¯
if (power_domain == 0) begin  // é­”æ³•æ•°å­—
    // ...
end
```

## æ—¶é’ŸåŸŸè·¨è¶Š

```systemverilog
// âœ… æ­£ç¡®: åŒæ­¥è·¨æ—¶é’ŸåŸŸ
always @(posedge clk_a or posedge clk_b) begin
    if (rst_a) begin
        sync_reg <= 0;
    end else if (clk_a) begin
        sync_reg <= data_in;
    end
end

// âŒ é”™è¯¯: å¼‚æ­¥è·¨è¶Š
always @(posedge clk_a) begin
    sync_reg <= data_b;  // è·¨æ—¶é’ŸåŸŸ
end
```

## å¯ç»¼åˆæ€§æç¤º

### é¿å…çš„ç»“æ„

```systemverilog
// âŒ é¿å…: å»¶è¿Ÿè¯­å¥
#10;  // ä»…ç”¨äºæµ‹è¯•å¹³å°

// âŒ é¿å…: åˆå§‹å—ï¼ˆç»¼åˆåæ— æ•ˆï¼‰
initial begin
    state = IDLE;
end

// âœ… æ­£ç¡®: å¤ä½é©±åŠ¨
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state <= IDLE;
    end else begin
        state <= next_state;
    end
end
```

## ä»£ç æ ¼å¼åŒ–é…ç½®

### Verible é…ç½®

```json
{
  "case_sensitive": true,
  "indentation_spaces": 4,
  "wrap_spaces": 4,
  "column_limit": 120
}
```

### æœ¬é¡¹ç›®è§„åˆ™

| è§„åˆ™ | å€¼ |
|------|-----|
| ç¼©è¿› | 4 ç©ºæ ¼ |
| è¡Œå®½ | 120 å­—ç¬¦ |
| å¤§æ‹¬å· | åŒè¡Œ (K&R é£æ ¼) |
| å‘½å | snake_case |

## æ£€æŸ¥å·¥å…·

### ä½¿ç”¨ Verible

```bash
# å®‰è£…
pip install verible

# æ£€æŸ¥æ–‡ä»¶
verible-format --check axi_driver.sv

# æ ¼å¼åŒ–æ–‡ä»¶
verible-format axi_driver.sv
```

### CI æ£€æŸ¥

```yaml
# .github/workflows/style-check.yml
name: Code Style Check
on: [push, pull_request]

jobs:
  style-check:
    runs-on: ubuntu-latest
    steps:
      - uses: actions/checkout@v4
      - name: Install Verible
        run: pip install verible
      - name: Check formatting
        run: |
          find . -name "*.sv" -exec verible-format --check {} \;
```

## è‡ªåŠ¨åŒ–ä¿®å¤

```bash
# æ ¼å¼åŒ–æ‰€æœ‰ SV æ–‡ä»¶
find . -name "*.sv" -exec verible-format -i {} \;

# æ£€æŸ¥å¹¶æŠ¥å‘Š
find . -name "*.sv" -exec verible-format --check {} \; || echo "Formatting issues found"
```

## ç›¸å…³èµ„æº

- [Verible](https://github.com/chipsalliance/verible)
- [SV-Lint](https://github.com/dalance/sv-lint)
- [SystemVerilog LRM](https://ieee.org/)
- [Google SV Style Guide](https://google.github.io/styleguide/)

## æ£€æŸ¥æ¸…å•

æäº¤å‰æ£€æŸ¥ï¼š

- [ ] å‘½åç¬¦åˆè§„èŒƒ
- [ ] ç¼©è¿›æ­£ç¡®ï¼ˆ4 ç©ºæ ¼ï¼‰
- [ ] ç©ºæ ¼æ­£ç¡®
- [ ] UVM å®ä½¿ç”¨æ­£ç¡®
- [ ] æ³¨é‡Šå®Œæ•´
- [ ] é€šè¿‡ Verible æ£€æŸ¥
- [ ] é€šè¿‡ CI æ£€æŸ¥

## è¿åè§„åˆ™å¤„ç†

| ä¸¥é‡çº§åˆ« | è§„åˆ™ | å¤„ç† |
|----------|------|------|
| é«˜ | å‘½åè§„èŒƒ | CI å¤±è´¥ |
| é«˜ | ç¼©è¿› | CI å¤±è´¥ |
| ä¸­ | æ³¨é‡Š | è­¦å‘Š |
| ä½ | è¡Œå®½ | è­¦å‘Š |
