Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,291
design__instance__area,4381.78
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00013553909957408905
power__switching__total,0.000028567084882524796
power__leakage__total,0.0000015508105661865557
power__total,0.00016565699479542673
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2504864997431499
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25035080273012733
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11701653865979868
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.850686434262194
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117017
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2503512468193497
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2502307043510419
timing__hold__ws__corner:nom_slow_1p08V_125C,0.628981773357067
timing__setup__ws__corner:nom_slow_1p08V_125C,13.553841099769196
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.628982
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2504141964666263
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2502867428597947
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2992228494118982
timing__setup__ws__corner:nom_typ_1p20V_25C,14.367818452773164
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299223
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2503512468193497
clock__skew__worst_setup,0.2502307043510419
timing__hold__ws,0.11701653865979868
timing__setup__ws,13.553841099769196
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117017
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,291
design__instance__area__stdcell,4381.78
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.151401
design__instance__utilization__stdcell,0.151401
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,51
design__instance__area__class:inverter,277.603
design__instance__count__class:sequential_cell,47
design__instance__area__class:sequential_cell,2217.2
design__instance__count__class:multi_input_combinational_cell,145
design__instance__area__class:multi_input_combinational_cell,1384.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,36
design__instance__area__class:timing_repair_buffer,411.869
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4497.68
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,14
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,356
route__net__special,2
route__drc_errors__iter:0,58
route__wirelength__iter:0,4784
route__drc_errors__iter:1,17
route__wirelength__iter:1,4750
route__drc_errors__iter:2,18
route__wirelength__iter:2,4734
route__drc_errors__iter:3,0
route__wirelength__iter:3,4714
route__drc_errors,0
route__wirelength,4714
route__vias,1464
route__vias__singlecut,1464
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,117.135
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,51
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,51
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,51
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,51
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000184516
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000187063
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000017033
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000187063
design_powergrid__voltage__worst,0.0000187063
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000187063
design_powergrid__drop__worst__net:VPWR,0.0000184516
design_powergrid__voltage__worst__net:VGND,0.0000187063
design_powergrid__drop__worst__net:VGND,0.0000187063
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000200999999999999981375249820392259181289773550815880298614501953125
ir__drop__worst,0.00001849999999999999905696095037210824330031755380332469940185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
