// Seed: 1777362709
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  generate
    logic id_7 = id_7;
    logic id_8;
  endgenerate
  assign id_1 = 1;
  always @(posedge 1 or 1) id_2 = 1'b0;
  assign id_2 = id_3 - 1;
endmodule
