{
  "DESIGN_NAME": "edgeconv_top",
  "VERILOG_FILES": [
    "dir::../src/edgeconv.v",
    "dir::../src/edgeconv_top.v"
  ],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 50.0,
  "DESIGN_IS_CORE": true,
  "FP_CORE_UTIL": 40,
  "FP_ASPECT_RATIO": 1.0,
  "PL_TARGET_DENSITY_PCT": 50,
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_MAX_FANOUT": 8,
  "CTS_TARGET_SKEW": 200,
  "GRT_ADJUSTMENT": 0.4,
  "GRT_ALLOW_CONGESTION": true,
  "DIODE_INSERTION_STRATEGY": 0,
  "RUN_CTS": true,
  "RUN_FILL_INSERTION": false,
  "RUN_TAP_DECAP_INSERTION": true,
  "RUN_MAGIC_DRC": true,
  "RUN_LVS": false,
  "RUN_ANTENNA_CHECK": false
}
