0.6
2018.3
Dec  6 2018
23:39:36
/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/lhq/Workspace/computer-architecture-laboratory/mips-single-cycle.v,1553335118,verilog,,/home/lhq/Workspace/computer-architecture-laboratory/testbench.v,,ALU;Adder;ControlUnit;DMem;Datapath;IMem;MIPS;MIPSTop;Mux2;PCReg;RegisterFile;ShiftLeft2;SignExtend;clkdiv;display;top,,,,,,,,
/home/lhq/Workspace/computer-architecture-laboratory/testbench.v,1553328429,verilog,,,,MIPS_tb,,,,,,,,
