[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG1634BCPZ-REEL7 production of ANALOG DEVICES from the text: 4.5 Ω R ON, Triple/Quad SPDT ±5 V,  \n+12 V, +5 V, and +3.3 V Switches  \nData Sheet ADG1633 /ADG1634  \n \n Rev.  B Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its us e. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2009– 2016 Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \n4.5 Ω typical on resistance  \n1 Ω on -resistance flatness  \nUp to 206 mA continuous current  \n±3.3 V to ±8 V dual -supply operation   \n3.3 V to 16 V single -supply operation  \nNo V L supply required  \n3 V logic -compatible inputs  \nRail -to-rail operation  \nADG1633  \n16-lead TSSOP and 16 -lead, 3 mm × 3 mm LFCSP  \nADG1634  \n20-lead TSSOP and 20-lead, 4 mm × 4 mm LFCSP  \nAPPLICATIONS  \nCommunication systems  \nMedical systems \nAudio signal routing  \nVideo signal routing  \nAutomatic test equipment  \nData acquisition systems  \nBattery -powered systems  \nSample -and -hold systems  \nRelay replacements \nGENERAL DESCRIPTION  \nThe ADG1633 and ADG1634 are monolithic indust rial CMOS \n(iCMOS ®) analog switches comprising three independently  \nselectable single -pole, double -throw (SPDT) switches and  \nfour independently selectable SPDT switches, respectively.  \nAll channels exhibit break- before -make switching action that \nprevents  momentary shorting when switching channels. An  \nEN input on the ADG1633 (LFCSP and TSSOP package s) and \nADG1634 (LFCSP  package only)  is used to enable or disable  \nthe devices. When disabled, all channels are switched off.  \nThe ultra low on resistance and on -resistance flatness of these \nswitches make them ideal solutions for data acquisition and gain \nswitching applications, where low distortion is critical. i CMOS \nconstruction ensures ultralow power dissipation, making the parts  \nideally  suited for portable and battery -powered instruments.  FUNCTIONAL BLOCK DIA GRAMS \nIN1IN2IN3ENS1A\nD1\nS1B\nS2B\nD2\nS2AS3B\nD3\nS3A\nLOGICADG1633\nSWITCHES SHOWN FOR\nA 1 INPUT LOGIC.\n08319-001 \nFigure 1. ADG1633  TSSOP and LFCSP  \n \nS1A\nD1\nS1B\nIN1\nIN2\nS2B\nS2AD2S4A\nD4\nS4B\nIN4\nIN3\nS3B\nS3AD3ADG1634\nSWITCHES SHOWN FOR\nA 1 INPUT LOGIC.\n08319-002 \nFigure 2. ADG1634  TSSOP  \n \nS1A\nD1\nS1B\nS2B\nS2AD2S4A\nD4\nIN1 IN2 IN3IN4S4B\nS3B\nS3AD3ADG1634\nSWITCHES SHOWN FOR\nA 1 INPUT LOGIC.LOGIC\nEN\n08319-003 \nFigure 3. ADG1634  LFCSP  \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 2 of 19 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nGeneral Descript ion ......................................................................... 1 \nFunctional Block Diagrams  ............................................................. 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \n±5 V Dual Supp ly ......................................................................... 3 \n12 V Single Supply  ........................................................................ 4 \n5 V Single Supply  .......................................................................... 5 \n3.3 V Single Supply  ....................................................................... 6 Continuous  Current per Channel, S or D  ..................................7  \nAbsolute Maximum Ratings  ............................................................8  \nESD Caution ...................................................................................8  \nPin Configurations and Function Descriptions  ............................9  \nTypical Performance Characteristics  ........................................... 11 \nTest Circuits  ..................................................................................... 14 \nTerminology  .................................................................................... 16 \nOutline Dimensions  ....................................................................... 17 \nOrdering G uide  .......................................................................... 19 \n \n \nREVISION HISTORY  \n8/2016— Rev. A to Rev. B  \nChanged CP -20-4 to CP -20-10 .................................... Throughout  \nChanges to Figure 5  .......................................................................... 9 \nChanges to Figure 7  ........................................................................ 10 \nUpdated Outline Dimensions  ....................................................... 18 \nChanges to Ordering Guide  .......................................................... 19 \n \n9/2014— Rev. 0 to Rev. A  \nChanges to Fi gure 26, Figure 27, Figure 28 ................................. 14 \nUpdated Outline Dimensions  ....................................................... 17 \nChanges to Ordering Guide  .......................................................... 19 \n \n7/2009— Revision 0 : Initial Version  \n \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 3 of 19 SPECIFICATIONS \n±5 V DUAL SUPPLY  \nVDD = +5 V ± 10%, V SS = −5 V ± 10%, GND = 0 V , unless otherwise noted.  \nTable 1.  \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    VDD to V SS  V   \nOn Resistance (R ON)  4.5   Ω typ  VS = ±4.5 V, I S = −10 mA; see Figure 26 \n 5 7 8 Ω max  VDD = ±4.5 V, V SS = ±4.5 V  \nOn-Resistance Match Between Channels ( ∆RON) 0.12   Ω typ  VS = ±4.5 V, I S = −10 mA  \n 0.25 0.3 0.35 Ω max   \nOn-Resistance Flatness (R FLAT(ON) )  1   Ω typ  VS = ±4.5 V, I S = −10 mA  \n 1.3 1.7 2 Ω max   \nLEAKAGE CURRENTS      VDD = +5.5 V, V SS = −5.5 V  \nSource Off Leakage, I S (Off )  ±0.01   nA typ  VS = ±4.5 V, V D = ±4.5 V; see Figure 27 \n ±0.1 ±1.5 ±12  nA max   \nDrain Off Leakage, I D (Off )  ±0.02   nA typ  VS = ±4.5V, V D = ±4.5 V; see Figure 27 \n ±0.15 ±2 ±20  nA max   \nChannel On Leakage, I D, IS (On)  ±0.02   nA typ  VS = V D = ±4.5 V; see Figure 28 \n ±0.15 ±2 ±20  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±1   nA typ  VIN = V GND or V DD  \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 8   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  161   ns typ  RL = 300 Ω, C L = 35 pF  \n 200 236 264 ns max  VS = 2.5 V; see Figure 29 \ntON (EN) 61   ns typ  RL = 300 Ω, C L = 35 pF  \n 79 88 98 ns max  VS = 2.5 V; see Figure 31 \ntOFF (EN) 162   ns typ  RL = 300 Ω, C L = 35 pF  \n 199 232 259 ns max  VS = 2.5 V; see Figure 31 \nBreak -Before -Make Time Delay, t D 44   ns typ  RL = 300 Ω, C L = 35 pF  \n   30 ns min  VS1 = V S2 = 2.5 V; see Figure 30 \nCharge Injection  −12.5   pC typ  VS = 0 V, R S = 0 Ω, C L = 1 nF; see Figure  32 \nOff Isolation  −64   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz;  \nsee Figure  33 \nChannel -to-Channel Crosstalk  −64   dB typ  RL = 50 Ω , C L = 5 pF, f = 1 MHz;  \nsee Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.3   % typ  RL = 110 Ω, VS = 5 V p -p, f = 20 Hz  to \n20 kHz; see Figure 36  \n−3 dB Bandwidth  103   MHz typ  RL = 50 Ω, C L = 5 pF; see Figure  34 \nCS (Off )  19   pF typ  VS = 0 V, f = 1 MHz  \nCD (Off )  33   pF typ  VS = 0 V, f = 1 MHz  \nCD, C S (On)  57   pF typ  VS = 0 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = +5.5 V, V SS = −5.5 V  \nIDD  0.001   µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD/VSS   ±3.3/±8  V min/max   \n \n1 Guaranteed by design, but not subject to production test.  \n \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 4 of 19 12 V SINGLE SUPPLY  \nVDD = 12 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 2. \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance (R ON) 4   Ω typ  VS = 0 V to 10 V, I S = −10 mA; see Figure 26 \n 4.5 6.5 7.5 Ω max  VDD = 10.8 V, V SS = 0 V  \nOn-Resistance Match Between Channels ( ∆RON) 0.12    Ω typ  VS = 10 V, I S = −10 mA  \n 0.25  0.3 0.35  Ω max   \nOn-Resistance Flatness (R FLAT(ON) ) 0.9   Ω typ  VS = 0 V to 10 V, I S = −10 mA  \n 1.2 1.6 1.9 Ω max   \nLEAKAGE CURRENTS      VDD = 13.2 V, V SS = 0 V  \nSource Off Leakage, I S (Off)  ±0.01    nA typ  VS = 1 V/10 V, V D = 10 V/1 V; see Figure 27 \n ±0.1  ±1.5  ±12  nA max   \nDrain Off Leakage, I D (Off)  ±0.02    nA typ  VS = 1 V/10 V, V D = 10 V/1 V; see Figure 27 \n ±0.15  ±2 ±20  nA max   \nChannel On Leakage, I D, IS (On)  ±0.02    nA typ  VS = VD = 1 V or 10 V; see Figure 28 \n ±0.15  ±2 ±20  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±1   nA typ  VIN = V GND or V DD \n   ±0.1  µA max   \nDigital Input Capacitance, C IN 8   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  127   ns typ  RL = 300 Ω, C L = 35 pF  \n 151 182 205 ns max  VS = 8 V; see Figure 29 \ntON (EN) 31   ns typ  RL = 300 Ω , C L = 35 pF  \n 38 43 47 ns max  VS = 8 V; see Figure 31 \ntOFF (EN) 128   ns typ  RL = 300 Ω , C L = 35 pF  \n 152 180 200 ns max  VS = 8 V; see Figure 31 \nBreak -Before -Make Time Delay, t D  45   ns typ  RL = 300 Ω , C L = 35 pF  \n   30 ns min  VS1 = V S2 = 8 V; see Figure 30 \nCharge Injection  −12.4   pC typ  VS = 6 V, R S = 0 Ω , C L = 1 nF; see Figure  32 \nOff Isolation  −64    dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz; see Figure  33 \nChannel -to-Channel Crosstalk  −64    dB typ  RL = 50 Ω , C L = 5 pF, f = 1 MHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.3   % typ  RL = 110 Ω, V S = 5 V p -p, f = 20 Hz to 20 kHz;  \nsee Figure 36  \n−3 dB Bandwidth  109   MHz typ  RL = 50 Ω , C L = 5 pF; see Figure  34 \nCS (Off)  19   pF typ  VS = 6 V, f = 1 MHz  \nCD (Off)  32   pF typ  VS = 6 V, f = 1 MHz  \nCD, C S (On)  56   pF typ  VS = 6 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 12 V  \nIDD 0.001    µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nTSSOP  300   µA typ  Digital inputs = 5 V  \n   480 µA max   \nLFCSP  375   µA typ  Digital inputs = 5 V  \n   600 µA max   \nVDD   3.3/16  V min/max   \n \n1 Guaranteed by design, but not subject to production test.  \n \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 5 of 19 5 V SINGLE SUPPLY  \nVDD = 5 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 3. \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance (R ON) 8.5   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA; see Figure 26 \n 10 12.5  14 Ω max  VDD = 4.5 V, V SS = 0 V  \nOn-Resistance Match Between Channels ( ∆RON) 0.15   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA  \n 0.3 0.35 0.4 Ω max   \nOn-Resistance Flatness (R FLAT(ON) ) 1.7   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA  \n 2.3 2.7 3 Ω max   \nLEAKAGE CURRENTS      VDD = 5.5 V, V SS = 0 V  \nSource Off Leakage, I S (Off )  ±0.01   nA typ  VS = 1 V/4.5 V, V D = 4.5 V/1 V; see Figure 27 \n ±0.1 ±1.5 ±12  nA max   \nDrain Off Leakage, I D (Off )  ±0.02   nA typ  VS = 1 V/4.5 V, V D = 4.5 V/1 V; see Figure 27 \n ±0.15 ±2 ±20  nA max    \nChannel On Leakage, I D, IS (On)  ±0.02   nA typ  VS = V D = 1 V or 4.5 V; see Figure 28 \n ±0.15 ±2 ±20  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±1   nA typ  VIN = V GND or V DD  \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 8   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  199   ns typ  RL = 300 Ω, C L = 35 pF  \n 254 303 337 ns max  VS = 2.5 V; see Figure 29 \ntON (EN) 68   ns typ  RL = 300 Ω , C L = 35 pF  \n 90 102 110 ns max  VS = 2.5 V; see Figure 31 \ntOFF (EN) 201   ns typ  RL = 300 Ω , C L = 35 pF  \n 256 300 333 ns max  VS = 2.5 V; see Figure 31 \nBreak -Before -Make Time Delay, t D  57   ns typ  RL = 300 Ω , C L = 35 pF  \n   37 ns min  VS1 = V S2 = 2.5 V; see Figure 30 \nCharge Injection  −5   pC typ VS = 2.5 V, R S = 0 Ω, C L = 1 nF; see Figure  32 \nOff Isolation  −64   dB typ  RL = 50  Ω, CL = 5 pF, f = 100 kHz; see Figure  33 \nChannel -to-Channel Crosstalk  −64   dB typ  RL = 50 Ω, CL = 5 pF , f = 100 kHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.27   % typ  RL = 110 Ω, f = 20 Hz to 20 kHz, V S = 3.5 V p -p;  \nsee Figure 36 \n−3 dB Bandwidth  104   MHz typ  RL = 50 Ω , C L = 5 pF; see Figure  34 \nCS (Off )  21   pF typ  VS = 2.5 V, f = 1 MHz  \nCD (Off )  37   pF typ  VS = 2.5 V, f = 1 MHz  \nCD, C S (On)  62   pF typ  VS = 2.5 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 5.5 V  \nIDD 0.001   µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD   3.3/16 V min/max   \n \n1 Guaranteed by design, but not subject to production test.  \n \n \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 6 of 19 3.3 V SINGLE SUPPLY  \nVDD = 3.3 V , V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 4. \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance (R ON) 13.5 15 16.5 Ω typ  VS = 0 V to V DD, IS = −10 mA; see Figure 26, \nVDD = 3.3 V, V SS = 0 V  \nOn-Resistance Match Between Channels ( ∆RON) 0.25 0.28 0.3 Ω typ  VS = 0 V to V DD, IS = −10 mA  \nOn-Resistance Flatness (R FLAT(ON) ) 5 5.5 6.5 Ω typ  VS = 0 V to V DD, IS = −10 mA  \nLEAKAGE CURRENTS      VDD = 3.6 V, V SS = 0 V  \nSource Off Leakage, I S (Off )  ±0.01   nA typ  VS = 0.6 V/3 V, V D = 3 V/0.6 V; see Figure 27 \n ±0.1 ±1.5 ±12  nA max   \nDrain Off Leakage, I D (Off )  ±0.01   nA typ  VS = 0.6 V/3 V, V D = 3 V/0.6 V; see Figure 27 \n ±0.15 ±2 ±20  nA max    \nChannel On Leakage, I D, IS (On)  ±0.01   nA typ  VS = V D = 0.6 V or 3 V; see Figure 28 \n ±0.15  ±2 ±20  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±1   nA typ  VIN = V GND or V DD  \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 8   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  309   ns typ  RL = 300 Ω, C L = 35 pF  \n 429 466 508 ns max  VS = 1.5 V; see Figure 29 \ntON (EN) 132   ns typ  RL = 300 Ω , C L = 35 pF  \n 184 201 210 ns max  VS = 1.5 V; see Figure 31 \ntOFF (EN) 313   ns typ  RL = 300 Ω , C L = 35 pF  \n 416 470 509 ns max  VS = 1.5 V; see Figure 31 \nBreak -Before -Make Time Delay, t D  81   ns typ  RL = 300 Ω , C L = 35 pF  \n   48 ns min  VS1 = V S2 = 1.5 V; see Figure 30 \nCharge Injection  −10   pC typ VS = 1.5 V, R S = 0 Ω, C L = 1 nF; see Figure  32 \nOff Isolation  −64   dB typ  RL = 50 Ω, CL = 5 pF, f = 100 kHz;  \nsee Figure  33 \nChannel -to-Channel Crosstalk  −64   dB typ  RL = 50 Ω , C L = 5 pF, f = 100 kHz;  \nsee Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.6   % typ  RL = 110 Ω, f = 20 Hz to 20 kHz, V S = 2 V p -p;  \nsee Figure 36 \n−3 dB Bandwidth  117   MHz typ  RL = 50 Ω , C L = 5 pF; see Figure  34 \nCS (Off )  22   pF typ  VS = 1.5 V, f = 1 MHz  \nCD (Off )  39   pF typ  VS = 1.5 V, f = 1 MHz  \nCD, C S (On)  64   pF typ  VS = 1.5 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 3.6 V  \nIDD 0.001   µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD   3.3/16 V min/max   \n \n1 Guaranteed by design, but not subject to production test.  \n \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 7 of 19 CONTINUOUS CURRENT P ER CHANNEL, S OR D  \nTable 5. ADG1633 \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS CURRENT, S OR D      \nVDD = +5 V, V SS = −5 V      \nTSSOP (θ JA = 112.6°C/W)  126 84 56 mA max  \nLFCSP (θ JA = 48.7°C/W)  206 126 70 mA max  \nVDD = 12 V, V SS = 0 V      \nTSSOP (θ JA = 112.6°C/W)  133 87 56 mA max  \nLFCSP (θ JA = 48.7°C/W)  213 133 73 mA max  \nVDD = 5 V, V SS = 0 V      \nTSSOP (θ JA = 112.6°C/W)  98 70 45 mA max  \nLFCSP (θ JA = 48.7°C/W)  157 105 63 mA max  \nVDD = 3.3 V, V SS = 0 V      \nTSSOP (θ JA = 112.6°C/W)  77 56 38 mA max  \nLFCSP (θ JA = 48.7°C/W)  129 87 56 mA max  \n \nTable 6. ADG1634 \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS CURRENT, S OR D      \nVDD = +5 V, V SS = −5 V      \nTSSOP (θ JA = 95°C/W)  112 77 52 mA max  \nLFCSP (θ JA = 30.4°C/W)  220 136 73 mA ma x \nVDD = 12 V, V SS = 0 V      \nTSSOP (θ JA = 95°C/W)  119 80 52 mA max \nLFCSP (θ JA = 30.4°C/W)  234 140 73 mA max \nVDD = 5 V, V SS = 0 V      \nTSSOP (θ JA = 95°C/W)  87 63 42 mA max \nLFCSP (θ JA = 30.4°C/W)  171 112 66 mA max \nVDD = 3.3 V, V SS = 0 V      \nTSSOP (θ JA = 95°C/W)  70 52 35 mA max \nLFCSP (θ JA = 30.4°C/W)  140 94 59 mA max \n \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 8 of 19 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25°C, unless otherwise noted.  \nTable 7. \nParameter  Rating  \nVDD to V SS 18 V \nVDD to GND  −0.3 V to +18 V  \nVSS to GND  +0.3 V to −18 V  \nAnalog Inputs1 VSS − 0.3 V to V DD + 0.3 V or  \n30 mA, whichever occurs first  \nDigital Inputs1 GND − 0.3 V to V DD + 0.3 V or  \n30 mA, whichever occurs first  \nPeak Current, S or D  450 mA (pulsed at 1 ms,  \n10% duty cycle maximum)  \nContinuous Current, S or D2 Data + 15%  \nOperating Temperatu re Range   \nIndustrial (Y Version)  −40°C to +125°C \nStorage Temperature Range  −65°C to +150°C  \nJunction Temperature  150°C \n16-Lead TSSOP , θ JA Thermal  \nImpedance , 0 Airflow  (4-\nLayer Board)  112.6°C/W  \n20-Lead TSSOP , θ JA Thermal  \nImpedance , 0 Airflow  \n(4-Layer  Board)  95°C/W  \n16-Lead LFCSP  (3 mm × 3 mm) , \nθJA Thermal Impedance , 0 \nAirflow (4-Layer Board)   48.7°C/W  \n16-Lead LFCSP  (4 mm × 4 mm ), \nθJA Thermal Impedance , 0 \nAirflow (4-Layer Board)  30.4 °C/W  \nReflow Soldering Peak  \nTemperature, Pb free  260°C \n \n1 Overvoltages at IN, S , or D are clamped by internal diodes. Current should be \nlimited to the maximum ratings given.  \n2 See Table 5 and  Table 6.   \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this s pecification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may \naffect product reliability.  \n \nESD CAUTION  \n \n \n \n \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 9 of 19 PIN CONFIGURATIONS A ND FUNCTION DESCRIPT IONS  \n \n1\n2\n3\n4\n5\n67816\n15\n14\n13\n12\n11\n10\n9S1A\nD1\nS1B\nS2AD2S2BVDD\nIN1\nEN\nVSS\nS3A\nIN2 IN3D3S3BGND\nADG1633\nTOP VIEW\n(Not to Scale)\n08319-004 \nFigure 4. ADG1633  TSSOP Pin Configuration  D1\nS1B\nS2B\nD2VSSEN\nS3B\nD3S2AIN2IN3S3A\nVDDS1A GNDIN1\n08319-00512\n11\n101\n3\n4 9265 78\n16151413\nAD1633\nTOP VIEW\n(Not to Scale)\nNOTES\n1. EXPOSED PAD IS TIED TO THE SUBSTRATE, VSS. \nFigure 5. ADG1633  LFCSP  Pin Configuration  \nTable 8. ADG1633 Pin Function Descriptions \nPin N o. \nMnemonic  Description  TSSOP  LFCSP  \n1 15 VDD Most Positive Power Supply Potential.  \n2 16 S1A  Source Terminal 1A. Can be an input or an output.  \n3 1 D1 Drain Terminal 1. Can be an input or an output.  \n4 2 S1B Source Terminal 1B. Can be an input or an output.  \n5 3 S2B Source Terminal 2B. Can be an input or an output.  \n6 4 D2 Drain Terminal 2. Can be an input or an output.  \n7 5 S2A  Source Terminal 2A. Can be an input or an output.  \n8 6 IN2 Logic Control Input  2. \n9 7 IN3 Logic Control Input  3. \n10 8 S3A  Source Terminal 3A. Can be an input or an output.  \n11 9 D3 Drain Terminal 3. Can be an input or an output.  \n12 10 S3B Source Terminal 3B. Can be an input or an output.  \n13 11 VSS Most Negative Po wer Supply Potential. In single -supply applicatio ns, this pin  can be connected to ground.  \n14 12 EN Active Low Digital Input. When  this pin is  high, the device is disa bled and all switches are off. When \nthis pin is low, INx logic inputs determine the on switches.  \n15 13 IN1 Logic Control Input  1. \n16 14 GND  Ground (0 V) Reference.  \nN/A  17 EP Exposed Pad . The exposed pad is tied to the substrate, V SS. \n \nTable 9. ADG1633 Truth Table  \nEN INx SxA  SxB  \n1 X1 Off  Off \n0 0  Off  On \n0 1  On Off \n \n1 X = don’t care.  \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 10 of 19 1\n2\n3\n4\n5\n6\n820\n19\n18\n17\n16\n15\n13S1A\nD1\nS1B\n7 S2BGNDVSSIN1\nS4A\nD4\nS4B\n14S3B\n9 S2A 12S3A\n10 IN2 11IN3D2 D3NCVDDIN4\nADG1634\nTOP VIEW\n(Not to Scale)\nNC = NO CONNECT\n08319-006 \nFigure 6. ADG1634  TSSOP Pin Configuration  D1\nS1B\nVSS\nGND\nS2BVDDS4BD4\nS3B\nD3D2S2AIN2S3AIN3\nENIN1S1A IN4S4A\nNOTES\n1. EXPOSED PAD IS TIED TO THE SUBSTRATE, V SS.\n08319-00714\n13\n121\n3\n415\n112\n576 8910\n1920 181716\nADG1634\nTOP VIEW\n(Not to Scale)\n \nFigure 7. ADG1634  LFCSP  Pin Configuration  \nTable 10. ADG1634 Pin Function Descriptions  \nPin N o. \nMnemonic  Description  TSSOP  LFCSP  \n1 19 IN1 Logic Control Input  1. \n2 20 S1A  Source Terminal 1A. Can be an input or an output.  \n3 1 D1 Drain Terminal 1. Can be an input or an output.  \n4 2 S1B Source Terminal 1B. Can be an input or an output.  \n5 3 VSS Most Negative Power Supply Potential. In single -supply applications, this pin  can be connected to ground.  \n6 4 GND  Ground (0 V) Reference.  \n7 5 S2B Source Terminal 2B. Can be an input or an output.  \n8 6 D2 Drain Terminal 2. Can be an input or an output.  \n9 7 S2A  Source Terminal 2A. Can be an input or an output.  \n10 8 IN2 Logic Control Input  2. \n11 9 IN3 Logic Control Input  3. \n12 10 S3A  Source Terminal 3A. Can be an input or an output.  \n13 11 D3 Drain Terminal 3. Can be an input or an output.  \n14 12 S3B Source Terminal 3B. Can be an input or an output.  \n15 N/A  NC No Connect.  \n16 13 VDD Most Positive Power Supply Potential.  \n17 14 S4B Source Terminal 4B. Can be an input or an output.  \n18 15 D4 Drain Terminal 4. Can be an input or an output.  \n19 16 S4A  Source Terminal 4A. Can be an input or an output.  \n20 17 IN4 Logic Control Input  4. \nN/A  18 EN Active Low Digital Input. When this pin is high, the device is disabled and all switches are off. When \nthis pin is l ow, INx logic inputs determine the on switches.  \nN/A  21 EP Exposed Pad . The exposed pad  is tied to the substrate, V SS. \nTable 11. ADG1634 TSSOP Truth Table  \nINx SxA  SxB  \n0  Off  On \n1  On Off \nTable 12. ADG1634 LFCSP  Truth Table  \nEN INx SxA  SxB  \n1 X1 Off  Off \n0 0  Off  On \n0 1  On Off \n \n1 X = don’t care.  \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 11 of 19 TYPICAL PERFORMANCE CHARACTERISTICS  \n01234567\n–8 –6 –4 –2 0 2 4 6 8ON RESIS TANCE ( Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = 25°C\nVDD = +8V\nVSS = –8VVDD = +5V\nVSS = –5VVDD = +3.3V\nVSS = –3.3V\n08319-029 \nFigure 8. On Resistance vs. VD (VS), Dual S upply  \n0246810121416\n0 2 4 6 8 10 12 14 16ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = 25°C\nVDD = 16V\nVSS = 0VVDD = 12V\nVSS = 0VVDD = 5V\nVSS = 0VVDD = 3.3V\nVSS = 0V\n08319-030 \nFigure 9. On Resistance vs. VD (VS), Single Supply  \n01234567\n–5 –4 –3 –2 –1 0 1 2 3 4 5ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = +5V\nVSS = –5V\nTA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°C\n08319-031 \nFigure 10. On Resistance vs. VD (VS) for Different Temperatures,  \n±5 V Dual  Supply  01234567\n0 2 4 6 8 10 12ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°CVDD = 12V\nVSS = 0V\n08319-032 \nFigure 11. On Resistance vs. VD (VS) for Different Temperatures,  \n12 V Single Supply  \n024681012\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = 5V\nVSS = 0VTA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°C\n08319-033 \nFigure 12. On Resistance vs. VD (VS) for Different Temperatures,  \n5 V Single Supply  \n024681012141618\n0 0.5 1.0 1.5 2.0 2.5 3.0ON RESISTANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = 3.3V\nVSS = 0V\nTA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\n08319-021 \nFigure 13. On Resistance vs. VD (VS) for Different Temperatures,  \n3.3 V Single Supply  \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 12 of 19 20 40 60 80 100 120LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)10\n8\n6\n4\n2\n0\n0–2\n–4\n–612\n–8VDD = +5V\nVSS = –5V\nVBIAS = +4.5V/–4.5V\nID (OFF) – +\nID, IS (ON) + +\nIS (OFF) + –\nID, IS (ON) – –\nIS (OFF) – +\nID (OFF) + –\n08319-035 \nFigure 14. ADG1633  Leakage Currents vs. Temperature,  \n±5 V Dual Supply  \n0 20 40 60 80 100 120LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)15\n0\n–10–510\n5VDD = 12V\nVSS = 0V\nVBIAS = 1V/10V\nID, IS (ON) + +\nID (OFF) – +\nIS (OFF) + –\nID, IS (ON) – –\nIS (OFF) – +\nID (OFF) + –\n08319-034 \nFigure 15. ADG1633  Leakage Currents vs. Temperature,  \n12 V Single Supply  \n0 20 40 60 80 100 120LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)10\n–208\n4\n26VDD = 5V\nVSS = 0V\nVBIAS = 1V/4.5V\n08319-036ID, IS (ON) + +\nID (OFF) – +\nID (OFF) + –\nIS (OFF) + –\nIS (OFF) – +\nID, IS (ON) – –\n \nFigure 16. ADG1633  Leakage Currents vs. Temperature,  \n5 V Single Supply  0 20 40 60 80 100 120LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)10\n–208\n4\n26VDD = 3.3V\nVSS = 0V\nVBIAS = 0.6V/3V\n08319-019ID, IS (ON) + +\nID, IS (ON) – –\nID (OFF) – +\nIS (OFF) + –\nID (OFF) + –\nIS (OFF) – +\n \nFigure 17. ADG1633  Leakage Currents vs. Temperature,  \n3.3 V Single Supply  \n0 2 4 6 8 10 12 14\nLOGIC (V)100\n0300\n200400500600IDD (µA)IDD PER CHANNEL\nTA = 25°C\nIDD = +3.3V\nISS = 0VIDD = +5V\nISS = 0VIDD = +5V\nISS = –5VIDD = +12V\nISS = 0V\n08319-020 \nFigure 18. IDD vs. Logic Level \n08319-027–120–100–80–60–40–20020406080100\n–6 –4 –2 0 2 4 6 8 10 12 14CHARGE INJECTION (pC)\nVS (V)VDD = +12V\nVSS = 0VVDD = +5V\nVSS = 0V\nVDD = +3.3V\nVSS = 0VVDD = +5V\nVSS = –5V\n \nFigure 19. Charge Injection vs. Source Voltage  \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 13 of 19 050100150200250300350\n–40 –20 0 20 40 60 80 100 120TRANSITION TIME (ns)\nTEMPER ATURE (°C)TA = 25°C\n08319-025VDD = +3.3V, VSS = 0V\nVDD = +5V, VSS = 0V\nVDD = +5V, VSS = –5V\nVDD = +12V, VSS = 0V\n \nFigure 20. Transition Time vs. Temperature  \n–90–80–70–60–50–40–30–20–100OFF ISOL ATION (dB)\nFREQUENC Y (Hz)10k 100k 1M 10M 100M 1GTA = 25°C\nVDD = +5V\nVSS = –5V\n08319-023 \nFigure 21. Off Isolation vs. Frequency  \n–90–80–70–60–50–40–30–20–100CROSS TALK (dB)\nFREQUENC Y (Hz)10k 100k 1M 10M 100M 1GTA = 25°C\nVDD = +5V\nVSS = –5V\n08319-024 \nFigure 22. Crosstalk vs. Frequency  –6–5–4–3–2–10INSERTION LOSS (dB)\nFREQUENC Y (Hz)10k 100k 1M 10M 100M 1GTA = 25°C\nVDD = +5V\nVSS = –5V\n08319-022 \nFigure 23. On Response vs. Frequency  \n00.10.20.30.40.6\n0.50.7THD + N (%)\nFREQUENCY (Hz)5k 0 10k 15k 20kVDD= +3.3V, V S= 2V p-p\nVDD= +5V, V S= 3.5V p-p\nVDD= +5V, V SS= –5V, V S= 5V p-p\nVDD= +12V, V S= 5V p-pLOAD = 110Ω\nTA = 25°C\n08319-028 \nFigure 24. THD + N vs. Frequency  \n–120–100–80–60–40–200ACPSRR (dB)\nFREQUENC Y (Hz)1k 1M 10M 100M 10k 100k\n08319-026DECOUPLING\nCAPACITORSNO DECOUPLING\nCAPACITORSTA = 25°C\nVDD = +5V\nVSS = –5V\n \nFigure 25. ACPSRR vs. Frequency  \n \nADG1633/ADG1634 Data Sheet\n \nRev. B | Page 14 of 19 TEST CIRCUITS \n08319-008IDSSD\nVSV\nRON = V ÷ I DS\n \nFigure 26. On Resistance \n \n08319-009SA\nD\nVSVDSBID (OFF)\nAIS(OFF)\nA\nA\n \nFigure 27. Off Leakage \n \nVDID (ON) S1\nD\nVSAS2\n08319-010NC\n \nFigure 28. On Leakage \n \nINVOUTD\nSAVDD VSSVDD VSS\nGNDCL\n35pFSB\nVINVS0.1µF 0.1µF\nRL\n100Ω50%\n50%\n90%50%\n50%\n90%\ntON tOFFVIN\nVOUTVIN\n08319-011 \nFigure 29. Switching Timing  \n \nINVOUTD\nSAVDD VSSVDD VSS\nGNDCL\n35pFSB\nVINVS0.1µF 0.1µF\nRL\n100Ω80%\ntBBM tBBMVOUTVIN\n08319-012 \nFigure 30. Break-Before-Make Delay, t D \n \nENINxVDD VSSVDD VSS\nGNDADG1633\nINx\nS1BS1A\nVIN0.1µF 0.1µF\nINxVS\nVOUT D1\nCL\n35pF50%\n0.9V OUT 0.9V OUT\ntON (EN)50%\nVOUT\n0V0VENABLE\nDRIVE (VIN)\nOUTPUT3V\ntOFF (EN)\nRL\n100Ω50Ω\n08319-013 \nFigure 31. Enable Delay, t ON (EN), t OFF (EN) \nData Sheet ADG1633/ADG1634\n \nRev. B | Page 15 of 19 VIN(NORMALLY\nCLOSED SWITCH)\nVOUTVIN(NORMALLY\nOPEN SWITCH)OFF\n∆VOUTON\nQINJ = C L × ∆VOUTINVOUTNC\nSAVDD VSSVDD VSS\nGNDCL\n1nFD\nVINVS0.1µF 0.1µF\nSB\n08319-014 \nFigure 32. Charge Injection \n \nVOUT50ΩNETWORK\nANALYZER\nRL\n50ΩIN\nVINSA\nDVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND50ΩNC\nSB\nOFF ISOLATION = 20 logVOUT\nVS\n08319-015\nFigure 33. Off Isolation \nVOUT50ΩNETWORK\nANALYZER\nRL\n50ΩIN\nVINSA\nDVSVDD VSS0.1µFVDD\n0.1µFVSS\nGNDNC\nSB\nINSERTION LOSS = 20 logVOUT WITH SWITCH\nVOUT WITHOUT SWITCH\n08319-016\nFigure 34. Bandwidth CHANNEL-TO-CHANNEL CROSSTALK = 20 logVOUTGNDSA\nD\nSBVOUTNETWORK\nANALYZER\nRL\n50Ω\nR\n50Ω\nVS\nVSVDD VSS0.1µFVDD\n0.1µFVSS\nIN\n08319-017\nFigure 35. Channel-to-Channel Crosstalk \nVOUTRSAUDIO PRECISION\nRL\n110ΩIN\nVINS\nDVS\nV p-pVDD VSS0.1µFVDD\n0.1µFVSS\nGND\n08319-018\nFigure 36. THD + Noise \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 16 of 19 TERMINOLOGY  \nRON \nOhmic resistance between Terminal D and Terminal S.  \n∆RON \nThe difference between the R ON of any two channels.  \nRFLAT(ON)  \nThe difference between the maximum and minimum value of \non resistance measured.  \nIS (Off) \nSource leakage current when the switch is off.  \nID (Off) \nDrain leakage current when the switch is off.  \nID, IS (On) \nChannel leakage current when the switch is on.  V\nD (V S) \nAnalog voltage on Terminal D and Terminal  S.  \nCS (Off) \nChannel input capacitance for off condition.  \nCD (Off) \nChannel output capacitance for off condition.  \nCD, C S (On) \nOn switch capacitan ce.  \nCIN \nDigital input capacitance.  \ntON (EN) \nDelay time between the 50% and 90% points of the digital input  \nand switch on condition.  \ntOFF (EN) \nDelay time between the 50% and 90% points of the digital input \nand switch off condition.  \ntTRANS  \nDelay time between the 50% and 90% points of the digital \ninputs and the switch on condition when switching from one \naddress state to another.  tBBM  \nOff time me asured between the 80% point of both switches \nwhen switching from one address state to another.  \nVIL  \nMaximum input voltage for Logic 0.  \nVIH \nMinimum input voltage for Logic 1.  I\nIL (IIH) \nInput current of the digital input.  I\nDD \nPositive supply current.  \nISS \nNegative supply current.  \nOff Isolation  \nA measure of unwanted signal coupling through an off channel.  Charge Injection  \nA measure of the glitch impulse transferred from the digital \ninput to the analog output during switching.  \nBandwidth  \nThe frequency at which the output is attenuated by 3 dB.\n \nOn Response  \nThe frequency response of the on switch.  \nTotal Harmonic Distortion  + Noise (THD + N)  \nThe ratio of the harmonic amplitude plus noise of the signal to \nthe fundamental . \nAC Power Supply Rejection Ratio  (ACPSR R) \nA measure of the ability of a part to avoid coupling noise  \nand spurious signals that appear on the supply voltage pin  \nto the output of the switch. The dc voltage on the device is \nmodulated  by a sine wave of 0.62 V p -p. The ratio of the \namplitude of si gnal on the output to the amplitude of the \nmodulation is the ACPSR R. \n \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 17 of 19 OUTLINE DIMENSIONS \n16 9\n8 1\nPIN 1\nSEATING\nPLANE8°\n0°4.50\n4.40\n4.306.40\nBSC5.10\n5.00\n4.90\n0.65\nBSC0.15\n0.051.20\nMAX\n0.20\n0.09 0.75\n0.60\n0.450.30\n0.19\nCOPLANARITY\n0.10\nCOMPLIANT TO JEDEC STANDARDS MO-153-AB \nFigure 37. 16- Lead Thin Shrink Small Outline Package [TSSOP]  \n(RU -16) \nDimensions shown in millimeters  \n \n \n3.10\n3.00 SQ2.900.300.230.18\n1.75\n1.60 SQ\n1.45\n08-16-2010-E10.50\nBSC\nBOTTOM VIEW TOP VIEW16\n5 891213\n4EXPOSED\nPADPIN 1\nINDIC ATOR\n0.50\n0.400.30\nSEATING\nPLANE0.05 MAX\n0.02 NOM\n0.20 REF0.25 MIN\nCOPLANARITY\n0.08PIN 1\nINDIC ATOR\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.0.80\n0.75\n0.70\nCOMPLIANT TOJEDEC STANDARDS MO-220-WEED-6. \nFigure 38. 16- Lead Lead Frame Chip Scale Package [LFCSP]   \n3 mm × 3 mm and 0.75 mm Package Height  \n(CP-16-22)  \nDimensions shown in millimeters  \nADG1633/ADG1634 Data Sheet \n \nRev. B | Page 18 of 19 COMPLIANT TO JEDEC STANDARDS MO-153-AC20\n111\n106.40 BSC4.50\n4.40\n4.30\nPIN 16.60\n6.50\n6.40\nSEATING\nPLANE0.15\n0.05\n0.30\n0.190.65\nBSC\n1.20 MAX0.20\n0.090.75\n0.60\n0.458°\n0°COPLANARITY\n0.10\n \nFigure 39. 20- Lead Thin Shrink Small Outline Package [TSSOP]  \n(RU -20) \nDimensions shown in millimeters  \n \n \n0.50\nBSC\n0.50\n0.40\n0.300.30\n0.25\n0.20\nCOMPLIANT TOJEDEC STANDARDS MO-220- WGGD.\n061609 -BBOTTOMVIEW TOPVIEWEXPOSED\nPADPIN1\nINDICATOR4.10\n4.00 SQ\n3.90\nSEATING\nPLANE0.800.75\n0.700.05 MAX\n0.02 NOM\n0.20 REF0.25 MIN\nCOPLANARITY\n0.08PIN1\nINDICA TOR\n2.65\n2.50 SQ\n2.35\nFOR PROPER CONNECTION OF\nTHE EXPOSE DPAD, REFER TO\nTHE PINCONFIG URATION AND\nFUNCTION DESCRIPT IONS\nSECTION OFTHIS DATA SHEET.120\n6 10111516\n5\n \nFigure 40. 20- Lead Lead Frame Chip Scale Package [LFCSP]  \n4 mm × 4 mm Body  and 0.75 mm Package Height   \n(CP-20-10)  \nDimensions shown in millimeters  \nData Sheet ADG1633/ADG1634 \n \nRev. B | Page 19 of 19 ORDERING GUIDE  \nModel1 Temperature \nRange  Description  EN Pin  Package  \nOption  Branding  \nADG1633B RUZ  −40°C to +125°C  16-Lead Thin Shrink Small Outline Package [TSSOP]  Yes  RU-16   \nADG1633B RUZ -REEL7  −40°C to +125°C  16-Lead Thin Shrink Small Outline Package [TSSOP]  Yes  RU-16   \nADG1633BCPZ -REEL7  −40°C to +125°C  16-Lead Lead Frame Chip Scale Package [LFCSP ]  Yes  CP-16-22 SD3 \nADG1634B RUZ  −40°C to +125°C  20-Lead Thin Shrink Small Outline Package [TSSOP]  No RU-20  \nADG1634B RUZ -REEL7  −40°C to +125°C  20-Lead Thin Shrink Small Outline Package [TSSOP]  No RU-20  \nADG1634B CPZ -REEL7  −40°C to +125°C  20-Lead Lead Frame Chip Scale Package [LFCSP ] Yes  CP-20-10  \n \n1 Z = RoHS Compliant Part.  \n \n \n \n©2009 –2016  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D08319- 0-8/16(B)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 ADG1634BRUZ\xa0 ADG1634BRUZ-REEL7\xa0 ADG1634BCPZ-REEL7\n'}]
!==============================================================================!
### Component Summary: ADG1634BCPZ-REEL7

#### Key Specifications:
- **Voltage Ratings:**
  - Dual Supply: ±3.3 V to ±8 V
  - Single Supply: 3.3 V to 16 V
- **Current Ratings:**
  - Continuous Current: Up to 220 mA (LFCSP package at 25°C)
- **Power Consumption:**
  - IDD: 0.001 µA (typical), 1.0 µA (max) for digital inputs at 0 V or VDD
- **Operating Temperature Range:**
  - Industrial: -40°C to +125°C
- **Package Type:**
  - 20-lead Lead Frame Chip Scale Package (LFCSP), 4 mm × 4 mm
- **Special Features:**
  - 4.5 Ω typical on-resistance
  - Break-before-make switching action
  - 3 V logic-compatible inputs
  - Rail-to-rail operation
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **ADG1634BCPZ-REEL7** is a monolithic industrial CMOS (iCMOS) analog switch that features four independently selectable single-pole, double-throw (SPDT) switches. It is designed to provide low on-resistance and low distortion, making it suitable for applications where signal integrity is critical. The device includes an enable (EN) input that allows for the disabling of all channels, ensuring that no signal passes through when not in use.

#### Typical Applications:
- **Communication Systems:** Used for routing signals in various communication devices.
- **Medical Systems:** Ideal for applications requiring precise signal switching with minimal distortion.
- **Audio and Video Signal Routing:** Facilitates the switching of audio and video signals without degradation.
- **Automatic Test Equipment:** Utilized in testing setups where multiple signal paths need to be controlled.
- **Data Acquisition Systems:** Suitable for applications that require accurate data sampling and switching.
- **Battery-Powered Systems:** Its low power consumption makes it ideal for portable devices.
- **Relay Replacements:** Can replace mechanical relays in applications requiring fast switching and reliability.

This component is particularly advantageous in scenarios where low power dissipation and high performance are essential, such as in portable and battery-operated devices.