-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 13:20:50 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v4
  Current state: extract
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     101 2409061    2409067            0  0        ? 
    Design Total:                                    101 2409061    2409067            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                         Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------ ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                   
    BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                    
    ccs_in(14,32)                                               0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                               0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                        0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                       
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()          97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()          64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()              6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                     
    mgc_add(12,0,12,0,12)                                      12.000     0.000     12.000           11.000 1.065          1           0 
    mgc_add(12,0,12,0,13)                                      12.000     0.000     12.000           11.000 1.065          0           1 
    mgc_add(12,0,2,1,13)                                       12.000     0.000     12.000           11.000 1.065          1           0 
    mgc_add(13,0,13,0,13)                                      13.000     0.000     13.000           12.000 1.080          1           1 
    mgc_add(14,0,14,0,14)                                      14.000     0.000     14.000           13.000 1.095          3           3 
    mgc_add(15,0,14,0,15)                                      15.000     0.000     15.000           14.000 1.110          2           0 
    mgc_add(15,0,15,0,15)                                      15.000     0.000     15.000           14.000 1.110          1           0 
    mgc_add(18,0,1,1,19)                                       18.000     0.000     18.000           17.000 1.155          1           0 
    mgc_add(18,0,15,1,19)                                      18.000     0.000     18.000           17.000 1.155          0           1 
    mgc_add(32,0,32,0,32)                                      32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,1,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,2,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                          5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          50 
    mgc_and(1,3)                                                1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(12,2)                                              12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_and(14,2)                                              14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(2,2)                                                2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(3,2)                                                3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_and(32,2)                                              32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_mul(13,0,13,0,13)                                     608.000     1.000      0.000            0.000 3.831          1           0 
    mgc_mul(14,0,14,0,14)                                     608.000     1.000      0.000            0.000 3.871          1           1 
    mgc_mux(1,1,2)                                              1.000     0.000      1.000            0.000 0.080          0           7 
    mgc_mux(12,1,2)                                            12.000     0.000     12.000            0.000 0.080          0           3 
    mgc_mux(13,1,2)                                            13.000     0.000     13.000            0.000 0.080          0           2 
    mgc_mux(14,1,2)                                            14.000     0.000     14.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                              2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                            32.000     0.000     32.000            0.000 0.080          0          10 
    mgc_mux(4,1,2)                                              4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux1hot(1,3)                                            1.446     0.000      1.446            0.000 0.550          0           1 
    mgc_mux1hot(1,5)                                            2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                            2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(12,3)                                          17.356     0.000     17.356            0.000 0.550          0           3 
    mgc_mux1hot(12,7)                                          35.789     0.000     35.789            0.000 1.500          0           1 
    mgc_mux1hot(13,3)                                          18.802     0.000     18.802            0.000 0.550          0           1 
    mgc_mux1hot(14,3)                                          20.249     0.000     20.249            0.000 0.550          0           1 
    mgc_mux1hot(14,4)                                          25.625     0.000     25.625            0.000 1.500          0           1 
    mgc_mux1hot(2,4)                                            3.661     0.000      3.661            0.000 1.500          0           1 
    mgc_nor(1,18)                                               4.000     0.000      4.000            0.000 1.500          0           2 
    mgc_nor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_nor(1,4)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(2,2)                                                2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_not(1)                                                  0.000     0.000      0.000            0.000 0.000          0          32 
    mgc_not(12)                                                 0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(14)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(2)                                                  0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                  0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,11)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,14)                                                3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0          28 
    mgc_or(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0          16 
    mgc_or(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_or(1,6)                                                 1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,9)                                                 2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(12,2)                                               12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_or(2,2)                                                 2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_reg_pos(1,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                  0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(12,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(13,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(15,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,14)                                      12.109     0.000     12.109            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,15)                                      12.929     0.000     12.929            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                    
    mgc_io_sync(0)                                              0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                         
    TOTAL AREA (After Assignment):                           8045.490     1.000    983.000          151.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7946.0         10223.3          8054.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7946.0 (100%)  10214.3 (100%)   8045.5 (100%) 
      MUX:                 0.0           789.1   (8%)    575.5   (7%) 
      FUNC:             7946.0 (100%)   9248.3  (91%)   7249.0  (90%) 
      LOGIC:               0.0           177.0   (2%)    221.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             9.0   (0%)      9.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             9.0 (100%)      9.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j#1.sva                                       32         Y           Y      VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#2.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#3.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    VEC_LOOP:j#1.sva#1                                     32         Y           Y      VEC_LOOP:j#1.sva#1                                    
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec)#2.sva                              
                                                                                         VEC_LOOP:mult(vec)#3.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1#2.sva                                         
                                                                                         factor1#3.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              15         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j#2(14:0).sva#1                               15         Y           Y      VEC_LOOP:j#2(14:0).sva#1                              
                                                                                         VEC_LOOP:j#3(14:0).sva#1                              
                                                                                         VEC_LOOP:j(14:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                  14         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#10.cse#1.sva                              14         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    VEC_LOOP:acc#11.psp.sva                                13         Y           Y      VEC_LOOP:acc#11.psp.sva                               
    COMP_LOOP:k(14:2).sva(11:0)                            12         Y           Y      COMP_LOOP:k(14:2).sva(11:0)                           
    reg(VEC_LOOP:acc#1)#1.reg                              12         Y           Y      reg(VEC_LOOP:acc#1)#1.reg                             
    COMP_LOOP-1:twiddle_f:acc.cse.sva                       4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    reg(VEC_LOOP:acc#1).reg                                 2         Y           Y      reg(VEC_LOOP:acc#1).reg                               
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                474            467         427 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.90) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                 Startpoint                                                                         Endpoint                                           Delay  Slack  
      ------------------------------------------------------------------------------------ ---------------------------------------------------------------------------------- -------------------------------------------------- ------ ------
      1                                                                                    inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) mgc_reg_pos_1_0_0_1_1_0_0                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2              mgc_not_1                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      2                                                                                    inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                mgc_reg_pos_1_0_0_1_1_1_1                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      3                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#22                                                  mgc_or_1_2                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or.dcpl#22                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      4                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#22                                                  mgc_or_1_2                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or.dcpl#22                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      5                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(38)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(38).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      6                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(37)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(37).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      7                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#3                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#3.itm                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      8                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      9                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(27)#2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(27)#2.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      10                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(26)#2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(26)#2.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#215                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIT_precomp:core/or#215.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       or#162.rmff                                                7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     or#163.rmff                                                9.4500  0.5500          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   or#197.rmff                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#185.itm                                                7.2250  2.7750          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            slc(fsm_output)(45)#7.itm                                 10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           or#213.rmff                                                6.9050  3.0950          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         or#215.rmff                                                2.2544  7.7456          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          8.6550  1.3450          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               STAGE_LOOP:lshift.itm                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(14:2).sva(11:0))                                         COMP_LOOP:k:COMP_LOOP:k:and.itm                            7.9850  2.0150          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                    2.9743  7.0257          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)                                                        VEC_LOOP:VEC_LOOP:and.itm                                  9.0500  0.9500          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18))                          VEC_LOOP:VEC_LOOP:mux.itm                                  4.8000  5.2000          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     z.out#6                                                    5.6800  4.3200          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)#1                                                      z.out#4                                                    4.8000  5.2000          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      slc(VEC_LOOP:and#4.rgt)(13-12).itm                         7.4350  2.5650          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)#1                                                    slc(VEC_LOOP:and#4.rgt)(11-0).itm                          7.4350  2.5650          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           factor1:factor1:mux.itm                                    7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                factor1:mux.itm                                            7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   z.out                                                      2.9743  7.0257          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#2(14:0))                                                  VEC_LOOP:slc(z.out#2)(14-0).itm                            4.8800  5.1200          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 z.out#3                                                    7.8200  2.1800          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                               5.1800  4.8200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                               5.1800  4.8200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           2.4743  7.5257          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           2.4743  7.5257          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         2.4743  7.5257          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         2.4743  7.5257          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        19     1 
    -                                                        14     3 
    -                                                        13     2 
    and                                                               
    -                                                        32     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        14     1 
    -                                                        12     1 
    -                                                         1    52 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        15     1 
    -                                                        14     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                        14     1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32    10 
    -                                                         2     1 
    -                                                        14     1 
    -                                                        13     2 
    -                                                        12     3 
    -                                                         1     7 
    mux1h                                                             
    -                                                         2     1 
    -                                                        14     2 
    -                                                        13     1 
    -                                                        12     4 
    -                                                         1     3 
    nor                                                               
    -                                                         2     1 
    -                                                         1    21 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                         2     1 
    -                                                        14     1 
    -                                                        12     2 
    -                                                         1    32 
    or                                                                
    -                                                         2     2 
    -                                                        12     1 
    -                                                         1    56 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     2 
    -                                                        32    11 
    -                                                         2     1 
    -                                                        15     2 
    -                                                        14     2 
    -                                                        13     1 
    -                                                        12     2 
    -                                                         1    17 
    
  End of Report
