
================================================================================
Timing constraint: Autotimespec constraint for clock net clk50mhz_IBUFG
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 71814 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.941ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
clk_ball_divider/clk_buf
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 799046784182 paths analyzed, 232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.207ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net vga_clk
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59504 paths analyzed, 87 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.492ns.
--------------------------------------------------------------------------------
Slack:                  -0.478 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_3 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.492 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_3 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.YQ      Tcko                  0.567   vga/hcount<3>
                                                       vga/hcount_3
    SLICE_X38Y76.F2      net (fanout=3)        0.461   vga/hcount<3>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.F3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2491
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.478 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_3 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.492 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_3 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.YQ      Tcko                  0.567   vga/hcount<3>
                                                       vga/hcount_3
    SLICE_X38Y76.F2      net (fanout=3)        0.461   vga/hcount<3>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.G3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2492
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.476 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_3 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.490 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_3 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.YQ      Tcko                  0.567   vga/hcount<3>
                                                       vga/hcount_3
    SLICE_X38Y76.F2      net (fanout=3)        0.461   vga/hcount<3>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.F3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2491
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.F4      net (fanout=2)        0.037   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1111
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.476 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_3 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.490 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_3 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.YQ      Tcko                  0.567   vga/hcount<3>
                                                       vga/hcount_3
    SLICE_X38Y76.F2      net (fanout=3)        0.461   vga/hcount<3>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.G3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2492
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.F4      net (fanout=2)        0.037   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1111
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.475 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_1 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.489 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_1 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.XQ      Tcko                  0.515   vga/hcount<1>
                                                       vga/hcount_1
    SLICE_X38Y76.F1      net (fanout=3)        0.510   vga/hcount<1>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.F3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2491
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.475 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_1 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.489 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_1 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.XQ      Tcko                  0.515   vga/hcount<1>
                                                       vga/hcount_1
    SLICE_X38Y76.F1      net (fanout=3)        0.510   vga/hcount<1>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.G3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2492
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.473 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_1 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.487 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_1 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.XQ      Tcko                  0.515   vga/hcount<1>
                                                       vga/hcount_1
    SLICE_X38Y76.F1      net (fanout=3)        0.510   vga/hcount<1>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.F3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2491
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.F4      net (fanout=2)        0.037   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1111
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.473 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_1 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.487 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_1 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.XQ      Tcko                  0.515   vga/hcount<1>
                                                       vga/hcount_1
    SLICE_X38Y76.F1      net (fanout=3)        0.510   vga/hcount<1>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.G3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2492
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.F4      net (fanout=2)        0.037   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1111
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.461 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_0 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.475 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_0 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.YQ      Tcko                  0.567   vga/hcount<1>
                                                       vga/hcount_0
    SLICE_X38Y76.F3      net (fanout=3)        0.444   vga/hcount<0>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.F3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2491
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.461 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/hcount_0 (FF)
  Destination:          vga/RGB_1 (FF)
  Requirement:          12.014
  Data Path Delay:      12.475 (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 12.014ns
  Clock Uncertainty:    0.000

  Maximum Data Path: vga/hcount_0 to vga/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.YQ      Tcko                  0.567   vga/hcount<1>
                                                       vga/hcount_0
    SLICE_X38Y76.F3      net (fanout=3)        0.444   vga/hcount<0>
    SLICE_X38Y76.X       Tilo                  0.660   vga/hcount<3>
                                                       vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.F2      net (fanout=1)        0.347   vga/old_vcount_34_cmp_eq00005
    SLICE_X36Y78.X       Tilo                  0.660   vga/old_vcount_34_cmp_eq0000
                                                       vga/old_vcount_34_cmp_eq000024
    SLICE_X30Y76.G3      net (fanout=13)       0.658   vga/old_vcount_34_cmp_eq0000
    SLICE_X30Y76.X       Tif5x                 1.000   vga/N16
                                                       vga/_old_vcount_34<0>2492
                                                       vga/_old_vcount_34<0>249_f5
    SLICE_X29Y76.F4      net (fanout=10)       0.452   vga/N16
    SLICE_X29Y76.X       Tilo                  0.612   vga/vcount<5>
                                                       vga/_old_vcount_34<5>1
    SLICE_X28Y79.G1      net (fanout=11)       0.639   vga/_old_vcount_34<5>
    SLICE_X28Y79.X       Tif5x                 1.000   vga/RGB_cmp_ge000017
                                                       vga/RGB_cmp_ge0000171
                                                       vga/RGB_cmp_ge000017_f5
    SLICE_X32Y79.G4      net (fanout=1)        0.327   vga/RGB_cmp_ge000017
    SLICE_X32Y79.Y       Tilo                  0.660   vga/RGB_and000229
                                                       vga/RGB_cmp_ge0000115
    SLICE_X31Y79.F4      net (fanout=2)        0.287   vga/RGB_cmp_ge0000
    SLICE_X31Y79.X       Tilo                  0.612   vga/RGB_and000328
                                                       vga/RGB_and000328
    SLICE_X32Y78.F4      net (fanout=2)        0.351   vga/RGB_and000328
    SLICE_X32Y78.X       Tif5x                 1.000   N20
                                                       vga/RGB_mux0000<0>111_SW01
                                                       vga/RGB_mux0000<0>111_SW0_f5
    SLICE_X33Y78.G4      net (fanout=2)        0.039   N20
    SLICE_X33Y78.X       Tif5x                 0.890   vga/N15
                                                       vga/RGB_mux0000<0>1112
                                                       vga/RGB_mux0000<0>111_f5
    SLICE_X34Y80.F3      net (fanout=2)        0.494   vga/N15
    SLICE_X34Y80.CLK     Tfck                  0.776   vga/RGB<1>
                                                       vga/RGB_mux0000<1>1
                                                       vga/RGB_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net temp
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.538ns.
--------------------------------------------------------------------------------
Slack:                  -0.013 (requirement - (data path - clock path skew + uncertainty))
  Source:               address_audio_2 (FF)
  Destination:          address_audio_4 (FF)
  Requirement:          2.525
  Data Path Delay:      2.274 (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (1.055 - 1.319)
  Source Clock:         temp rising at 0.000ns
  Destination Clock:    temp rising at 2.525ns
  Clock Uncertainty:    0.000

  Maximum Data Path: address_audio_2 to address_audio_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.YQ      Tcko                  0.511   address_audio<3>
                                                       address_audio_2
    SLICE_X42Y88.G2      net (fanout=10)       0.647   address_audio<2>
    SLICE_X42Y88.CLK     Tgck                  1.116   address_audio<4>
                                                       Result<4>12
                                                       Result<4>1_f5
                                                       address_audio_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net clk_paddle_p/clk_buf
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 950 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.939ns.
--------------------------------------------------------------------------------


2 constraints not met.



