<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_AA64MMFR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1</h1><p>The ID_AA64MMFR1_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the implemented memory model and memory management support in AArch64 state.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>ID_AA64MMFR1_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_60">ECBHB</a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56">CMOW</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52">TIDCP1</a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48">nTLBPA</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44">AFP</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">HCX</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36">ETS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_32">TWED</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">XNX</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24-1">SpecSEI</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">PAN</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">LO</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">HPDS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">VH</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">VMIDBits</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">HAFDBS</a></td></tr></tbody></table><h4 id="fieldset_0-63_60">ECBHB, bits [63:60]</h4><div class="field">
      <p>Indicates support for cache maintenance instruction permission. Defined values are:</p>
    <table class="valuetable"><tr><th>ECBHB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The implementation does not disclose whether the branch history information created in a context before an exception to a higher Exception level using AArch64 can be used by code before that exception to exploitatively control the execution of any indirect branches in code in a different context after the exception.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The branch history information created in a context before an exception to a higher Exception level using AArch64 cannot be used by code before that exception to exploitatively control the execution of any indirect branches in code in a different context after the exception.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_ECBHB</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.9, the value <span class="binarynumber">0b0000</span> is not permitted.</p></div><h4 id="fieldset_0-59_56">CMOW, bits [59:56]</h4><div class="field">
      <p>Indicates support for cache maintenance instruction permission. Defined values are:</p>
    <table class="valuetable"><tr><th>CMOW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.CMOW, <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.CMOW, and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.CMOW bits are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.CMOW is implemented. If EL2 is implemented, <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.CMOW and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.CMOW bits are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_CMOW</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.8, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-55_52">TIDCP1, bits [55:52]</h4><div class="field">
      <p>Indicates whether <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.TIDCP and <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.TIDCP are implemented in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>TIDCP1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.TIDCP and <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.TIDCP bits are not implemented and are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.TIDCP bit is implemented. If EL2 is implemented, <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.TIDCP bit is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_TIDCP1</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.8, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-51_48">nTLBPA, bits [51:48]</h4><div class="field">
      <p>Indicates support for intermediate caching of translation table walks. Defined values are:</p>
    <table class="valuetable"><tr><th>nTLBPA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The intermediate caching of translation table walks might include non-coherent physical translation caches.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The intermediate caching of translation table walks does not include non-coherent physical translation caches.</p>
        </td></tr></table><p>Non-coherent physical translation caches are non-coherent caches of previous valid translation table entries since the last completed relevant TLBI applicable to the PE, where either:</p>
<ul>
<li>The caching is indexed by the physical address of the location holding the translation table entry.
</li><li>The caching is used for stage 1 translations and is indexed by the intermediate physical address of the location holding the translation table entry.
</li></ul>
<p>All other values are reserved.</p>
<p><span class="xref">FEAT_nTLBPA</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-47_44">AFP, bits [47:44]</h4><div class="field">
      <p>Indicates support for <a href="AArch64-fpcr.html">FPCR</a>.{AH, FIZ, NEP}. Defined values are:</p>
    <table class="valuetable"><tr><th>AFP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The <a href="AArch64-fpcr.html">FPCR</a>.{AH, FIZ, NEP} fields are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The <a href="AArch64-fpcr.html">FPCR</a>.{AH, FIZ, NEP} fields are supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_AFP</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.7, if Advanced SIMD and floating-point is implemented, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-43_40">HCX, bits [43:40]</h4><div class="field">
      <p>Indicates support for <a href="AArch64-hcrx_el2.html">HCRX_EL2</a> and its associated EL3 trap. Defined values are:</p>
    <table class="valuetable"><tr><th>HCX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-hcrx_el2.html">HCRX_EL2</a> and its associated EL3 trap are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-hcrx_el2.html">HCRX_EL2</a> and its associated EL3 trap are supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_HCX</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.7, if EL2 is implemented, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-39_36">ETS, bits [39:36]</h4><div class="field">
      <p>Indicates support for Enhanced Translation Synchronization. Defined values are:</p>
    <table class="valuetable"><tr><th>ETS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Enhanced Translation Synchronization is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Enhanced Translation Synchronization is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Enhanced Translation Synchronization is supported</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_ETS2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.7, the values <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span> are not permitted.</p></div><h4 id="fieldset_0-35_32">TWED, bits [35:32]</h4><div class="field">
      <p>Indicates support for the configurable delayed trapping of WFE. Defined values are:</p>
    <table class="valuetable"><tr><th>TWED</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Configurable delayed trapping of WFE is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Configurable delayed trapping of WFE is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_TWED</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.6, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-31_28">XNX, bits [31:28]</h4><div class="field">
      <p>Indicates support for execute-never control distinction by Exception level at stage 2. Defined values are:</p>
    <table class="valuetable"><tr><th>XNX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Distinction between EL0 and EL1 execute-never control at stage 2 not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Distinction between EL0 and EL1 execute-never control at stage 2 supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_XNX</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.2, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-27_24-1">SpecSEI, bits [27:24]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches.</p>
    <table class="valuetable"><tr><th>SpecSEI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The PE never generates an SError interrupt due to an External abort on a speculative read.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The PE might generate an SError interrupt due to an External abort on a speculative read.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-27_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_20">PAN, bits [23:20]</h4><div class="field">
      <p>Privileged Access Never. Indicates support for the PAN bit in PSTATE, <a href="AArch64-spsr_el1.html">SPSR_EL1</a>, <a href="AArch64-spsr_el2.html">SPSR_EL2</a>, <a href="AArch64-spsr_el3.html">SPSR_EL3</a>, and <a href="AArch64-dspsr_el0.html">DSPSR_EL0</a>. Defined values are:</p>
    <table class="valuetable"><tr><th>PAN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>PAN not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>PAN supported.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>PAN supported and <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a> and <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a> instructions supported.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>PAN supported, <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a> and <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a> instructions supported, and <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.EPAN and <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.EPAN bits supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PAN</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_PAN2</span> implements the functionality added by the value <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_PAN3</span> implements the functionality added by the value <span class="binarynumber">0b0011</span>.</p>
<p>In Armv8.1, the permitted values are <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, and <span class="binarynumber">0b0011</span>.</p>
<p>From Armv8.2, the permitted values are <span class="binarynumber">0b0010</span> and <span class="binarynumber">0b0011</span>.</p>
<p>From Armv8.7, the only permitted value is <span class="binarynumber">0b0011</span>.</p></div><h4 id="fieldset_0-19_16">LO, bits [19:16]</h4><div class="field">
      <p>LORegions. Indicates support for LORegions. Defined values are:</p>
    <table class="valuetable"><tr><th>LO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>LORegions not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>LORegions supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_LOR</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.1, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-15_12">HPDS, bits [15:12]</h4><div class="field">
      <p>Hierarchical Permission Disables. Indicates support for disabling hierarchical controls in translation tables. Defined values are:</p>
    <table class="valuetable"><tr><th>HPDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Disabling of hierarchical controls not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Disabling of hierarchical controls supported with the <a href="AArch64-tcr_el1.html">TCR_EL1</a>.{HPD1, HPD0}, <a href="AArch64-tcr_el2.html">TCR_EL2</a>.HPD or <a href="AArch64-tcr_el2.html">TCR_EL2</a>.{HPD1, HPD0}, and <a href="AArch64-tcr_el3.html">TCR_EL3</a>.HPD bits.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for value <span class="binarynumber">0b0001</span>, and adds possible hardware allocation of bits[62:59] of the Translation table descriptors from the final lookup level for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> use.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_HPDS</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_HPDS2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.1, the value <span class="binarynumber">0b0000</span> is not permitted.</p></div><h4 id="fieldset_0-11_8">VH, bits [11:8]</h4><div class="field">
      <p>Virtualization Host Extensions. Defined values are:</p>
    <table class="valuetable"><tr><th>VH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Virtualization Host Extensions not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Virtualization Host Extensions supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_VHE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.1, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-7_4">VMIDBits, bits [7:4]</h4><div class="field">
      <p>Number of VMID bits. Defined values are:</p>
    <table class="valuetable"><tr><th>VMIDBits</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>8 bits</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>16 bits</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_VMID16</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.1, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-3_0">HAFDBS, bits [3:0]</h4><div class="field">
      <p>Hardware updates to Access flag and Dirty state in translation tables. Defined values are:</p>
    <table class="valuetable"><tr><th>HAFDBS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Hardware update of the Access flag and dirty state are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Support for hardware update of the Access flag for Block and Page descriptors.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and adds support for hardware update of the Access flag for Block and Page descriptors. Hardware update of dirty state is supported.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As <span class="binarynumber">0b0010</span>, and adds support for hardware update of the Access flag for Table descriptors.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_HAFDBS</span> implements the functionality identified by the values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_HAFT</span> implements the functionality identified by the value <span class="binarynumber">0b0011</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64MMFR1_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64MMFR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0111</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR1_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR1_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR1_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
