{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523972675949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523972675956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 21:44:35 2018 " "Processing started: Tue Apr 17 21:44:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523972675956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523972675956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal_generation -c signal_generation " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal_generation -c signal_generation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523972675956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523972676512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_module " "Found entity 1: key_module" {  } { { "key_module.v" "" { Text "C:/altera/14.1/project2/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_module.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitron_module " "Found entity 1: digitron_module" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generation " "Found entity 1: signal_generation" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrease_clock.v(18) " "Verilog HDL information at decrease_clock.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523972689675 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrease_clock.v(39) " "Verilog HDL information at decrease_clock.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523972689675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrease_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file decrease_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrease_clock " "Found entity 1: decrease_clock" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led_module.v" "" { Text "C:/altera/14.1/project2/led_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_control.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitron_control " "Found entity 1: digitron_control" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_module " "Found entity 1: dac_module" {  } { { "dac_module.v" "" { Text "C:/altera/14.1/project2/dac_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_control " "Found entity 1: dac_control" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img.v 1 1 " "Found 1 design units, including 1 entities, in source file img.v" { { "Info" "ISGN_ENTITY_NAME" "1 img " "Found entity 1: img" {  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_module.v(90) " "Verilog HDL or VHDL warning at lcd_module.v(90): conditional expression evaluates to a constant" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523972689695 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_generation.v(41) " "Verilog HDL Instantiation warning at signal_generation.v(41): instance has no name" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1523972689696 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_generation.v(45) " "Verilog HDL Instantiation warning at signal_generation.v(45): instance has no name" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1523972689696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signal_generation " "Elaborating entity \"signal_generation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523972689796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrease_clock decrease_clock:decrease_clock_instance " "Elaborating entity \"decrease_clock\" for hierarchy \"decrease_clock:decrease_clock_instance\"" {  } { { "signal_generation.v" "decrease_clock_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_module key_module:key_module_instance " "Elaborating entity \"key_module\" for hierarchy \"key_module:key_module_instance\"" {  } { { "signal_generation.v" "key_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module led_module:led_module_instance " "Elaborating entity \"led_module\" for hierarchy \"led_module:led_module_instance\"" {  } { { "signal_generation.v" "led_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:lcd_module_instance " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:lcd_module_instance\"" {  } { { "signal_generation.v" "lcd_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col lcd_module.v(22) " "Verilog HDL or VHDL warning at lcd_module.v(22): object \"col\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523972689807 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "page lcd_module.v(22) " "Verilog HDL or VHDL warning at lcd_module.v(22): object \"page\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523972689807 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_data_come lcd_module.v(33) " "Verilog HDL or VHDL warning at lcd_module.v(33): object \"new_data_come\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523972689807 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_clear_flag lcd_module.v(37) " "Verilog HDL or VHDL warning at lcd_module.v(37): object \"pre_clear_flag\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523972689807 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_change_page lcd_module.v(41) " "Verilog HDL or VHDL warning at lcd_module.v(41): object \"buffer_change_page\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523972689807 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(82) " "Verilog HDL assignment warning at lcd_module.v(82): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(94) " "Verilog HDL assignment warning at lcd_module.v(94): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(95) " "Verilog HDL assignment warning at lcd_module.v(95): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(96) " "Verilog HDL assignment warning at lcd_module.v(96): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(115) " "Verilog HDL assignment warning at lcd_module.v(115): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(167) " "Verilog HDL assignment warning at lcd_module.v(167): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.data_a 0 lcd_module.v(20) " "Net \"command_buffer.data_a\" at lcd_module.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.waddr_a 0 lcd_module.v(20) " "Net \"command_buffer.waddr_a\" at lcd_module.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.we_a 0 lcd_module.v(20) " "Net \"command_buffer.we_a\" at lcd_module.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523972689808 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitron_module digitron_module:digitron_module_instance " "Elaborating entity \"digitron_module\" for hierarchy \"digitron_module:digitron_module_instance\"" {  } { { "signal_generation.v" "digitron_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digitron_module.v(40) " "Verilog HDL assignment warning at digitron_module.v(40): truncated value with size 32 to match size of target (16)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(57) " "Verilog HDL assignment warning at digitron_module.v(57): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(60) " "Verilog HDL assignment warning at digitron_module.v(60): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(63) " "Verilog HDL assignment warning at digitron_module.v(63): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(66) " "Verilog HDL assignment warning at digitron_module.v(66): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(69) " "Verilog HDL assignment warning at digitron_module.v(69): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(72) " "Verilog HDL assignment warning at digitron_module.v(72): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(75) " "Verilog HDL assignment warning at digitron_module.v(75): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digitron_module.v(78) " "Verilog HDL assignment warning at digitron_module.v(78): truncated value with size 32 to match size of target (6)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(103) " "Verilog HDL assignment warning at digitron_module.v(103): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689811 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitron_control digitron_control:digitron_control_instance " "Elaborating entity \"digitron_control\" for hierarchy \"digitron_control:digitron_control_instance\"" {  } { { "signal_generation.v" "digitron_control_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digitron_control.v(88) " "Verilog HDL assignment warning at digitron_control.v(88): truncated value with size 32 to match size of target (6)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_control.v(95) " "Verilog HDL assignment warning at digitron_control.v(95): truncated value with size 32 to match size of target (4)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_control.v(108) " "Verilog HDL assignment warning at digitron_control.v(108): truncated value with size 32 to match size of target (4)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 digitron_control.v(144) " "Verilog HDL assignment warning at digitron_control.v(144): truncated value with size 32 to match size of target (20)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_control.v(147) " "Verilog HDL assignment warning at digitron_control.v(147): truncated value with size 32 to match size of target (4)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 digitron_control.v(155) " "Verilog HDL assignment warning at digitron_control.v(155): truncated value with size 32 to match size of target (20)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_control.v(158) " "Verilog HDL assignment warning at digitron_control.v(158): truncated value with size 32 to match size of target (4)" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523972689814 "|signal_generation|digitron_control:digitron_control_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_module dac_module:comb_3 " "Elaborating entity \"dac_module\" for hierarchy \"dac_module:comb_3\"" {  } { { "signal_generation.v" "comb_3" { Text "C:/altera/14.1/project2/signal_generation.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:sin_module " "Elaborating entity \"sin\" for hierarchy \"sin:sin_module\"" {  } { { "signal_generation.v" "sin_module" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin:sin_module\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin:sin_module\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "altsyncram_component" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:sin_module\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin:sin_module\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972689878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:sin_module\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin:sin_module\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sin_data.mif " "Parameter \"init_file\" = \"../sin_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689880 ""}  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523972689880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b922.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b922.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b922 " "Found entity 1: altsyncram_b922" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972689937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972689937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b922 sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated " "Elaborating entity \"altsyncram_b922\" for hierarchy \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img img:comb_4 " "Elaborating entity \"img\" for hierarchy \"img:comb_4\"" {  } { { "signal_generation.v" "comb_4" { Text "C:/altera/14.1/project2/signal_generation.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram img:comb_4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"img:comb_4\|altsyncram:altsyncram_component\"" {  } { { "img.v" "altsyncram_component" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img:comb_4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"img:comb_4\|altsyncram:altsyncram_component\"" {  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972689954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img:comb_4\|altsyncram:altsyncram_component " "Instantiated megafunction \"img:comb_4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img_data.mif " "Parameter \"init_file\" = \"../img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972689956 ""}  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523972689956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l91 " "Found entity 1: altsyncram_4l91" {  } { { "db/altsyncram_4l91.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_4l91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523972690019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523972690019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l91 img:comb_4\|altsyncram:altsyncram_component\|altsyncram_4l91:auto_generated " "Elaborating entity \"altsyncram_4l91\" for hierarchy \"img:comb_4\|altsyncram:altsyncram_component\|altsyncram_4l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523972690020 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 1024 C:/altera/14.1/project2/img_data.mif " "Memory depth (8192) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/altera/14.1/project2/img_data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1523972690027 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[0\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[1\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[2\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[3\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[4\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[5\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[6\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[7\] " "Synthesized away node \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } } { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972690218 "|signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523972690218 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523972690218 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_module:lcd_module_instance\|command_buffer " "RAM logic \"lcd_module:lcd_module_instance\|command_buffer\" is uninferred due to inappropriate RAM size" {  } { { "lcd_module.v" "command_buffer" { Text "C:/altera/14.1/project2/lcd_module.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1523972690593 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1523972690593 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/14.1/project2/db/signal_generation.ram0_lcd_module_845c945f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/14.1/project2/db/signal_generation.ram0_lcd_module_845c945f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1523972690593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|beep"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] VCC " "Pin \"DIG\[7\]\" is stuck at VCC" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DIG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[1\] GND " "Pin \"DAC\[1\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[2\] GND " "Pin \"DAC\[2\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[3\] GND " "Pin \"DAC\[3\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[4\] GND " "Pin \"DAC\[4\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[5\] GND " "Pin \"DAC\[5\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[6\] GND " "Pin \"DAC\[6\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[7\] GND " "Pin \"DAC\[7\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC\[8\] GND " "Pin \"DAC\[8\]\" is stuck at GND" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523972692171 "|signal_generation|DAC[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523972692171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523972692321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523972693414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.1/project2/output_files/signal_generation.map.smsg " "Generated suppressed messages file C:/altera/14.1/project2/output_files/signal_generation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523972693502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523972693806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523972693806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1294 " "Implemented 1294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523972693967 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523972693967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1248 " "Implemented 1248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523972693967 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523972693967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523972693967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523972694030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 21:44:54 2018 " "Processing ended: Tue Apr 17 21:44:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523972694030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523972694030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523972694030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523972694030 ""}
