// Seed: 4034621593
module module_0 (
    input supply1 id_0
);
  tri1 id_2;
  assign module_1.id_6 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output logic id_6,
    input tri id_7
    , id_17,
    input tri1 id_8,
    output wor id_9,
    input wire id_10
    , id_18,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wire id_15
);
  parameter id_19 = 1;
  initial id_6 <= id_2;
  module_0 modCall_1 (id_2);
  always begin : LABEL_0
    id_6 = id_14;
  end
  parameter id_20 = id_19;
endmodule
