

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Tue Jan 24 21:57:44 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   3218|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    6198|  12328|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    6198|  15546|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       5|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+-------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------+------------------------------+---------+-------+------+-------+
    |bigint_math_PERIPH_BUS_s_axi_U  |bigint_math_PERIPH_BUS_s_axi  |        0|      0|  6198|  12328|
    +--------------------------------+------------------------------+---------+-------+------+-------+
    |Total                           |                              |        0|      0|  6198|  12328|
    +--------------------------------+------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+------+------------+------------+
    | Variable Name| Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+------+------------+------------+
    |output_V      |    xor   |      0|  0|  3218|        2048|        2048|
    +--------------+----------+-------+---+------+------------+------------+
    |Total         |          |      0|  0|  3218|        2048|        2048|
    +--------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_AWREADY  | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_AWADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WVALID   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WREADY   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WDATA    |  in |   32|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARREADY  | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RVALID   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RDATA    | out |   32|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RRESP    | out |    2|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BVALID   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BRESP    | out |    2|    s_axi   |  PERIPH_BUS  |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  bigint_math | return value |
+--------------------------+-----+-----+------------+--------------+--------------+

