Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 12 11:57:07 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DoubleMuxLFSR_timing_summary_routed.rpt -pb DoubleMuxLFSR_timing_summary_routed.pb -rpx DoubleMuxLFSR_timing_summary_routed.rpx -warn_on_violation
| Design       : DoubleMuxLFSR
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.693ns  (logic 2.655ns (56.580%)  route 2.038ns (43.420%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/Q
                         net (fo=3, routed)           0.827     1.168    double_mux_inst/mux1/data_out[3]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.097     1.265 r  double_mux_inst/mux1/out0/O
                         net (fo=1, routed)           1.210     2.476    out1_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.217     4.693 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     4.693    out1
    V14                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 2.661ns (58.276%)  route 1.905ns (41.724%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFF_first/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFF_first/Q_reg/Q
                         net (fo=3, routed)           0.718     1.059    double_mux_inst/mux0/mux2/data_out[5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.097     1.156 r  double_mux_inst/mux0/mux2/out0/O
                         net (fo=1, routed)           1.186     2.343    out0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.223     4.565 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     4.565    out0
    U14                                                               r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed_in
                            (input port)
  Destination:            n_bit_LFSR_inst/DFF_first/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.893ns  (logic 0.881ns (46.532%)  route 1.012ns (53.468%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  seed_in (IN)
                         net (fo=0)                   0.000     0.000    seed_in
    U16                  IBUF (Prop_ibuf_I_O)         0.784     0.784 r  seed_in_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.796    n_bit_LFSR_inst/MUX/seed_in_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.097     1.893 r  n_bit_LFSR_inst/MUX/out0/O
                         net (fo=1, routed)           0.000     1.893    n_bit_LFSR_inst/DFF_first/mux_out
    SLICE_X0Y1           FDRE                                         r  n_bit_LFSR_inst/DFF_first/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.843ns  (logic 0.341ns (40.432%)  route 0.502ns (59.568%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/Q
                         net (fo=3, routed)           0.502     0.843    n_bit_LFSR_inst/DFFs[1].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.801ns  (logic 0.341ns (42.551%)  route 0.460ns (57.449%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/Q
                         net (fo=3, routed)           0.460     0.801    n_bit_LFSR_inst/DFFs[2].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.786ns  (logic 0.341ns (43.404%)  route 0.445ns (56.596%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/Q
                         net (fo=3, routed)           0.445     0.786    n_bit_LFSR_inst/DFFs[3].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.341ns (47.919%)  route 0.371ns (52.081%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.371     0.712    n_bit_LFSR_inst/DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.691ns  (logic 0.341ns (49.317%)  route 0.350ns (50.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFF_first/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  n_bit_LFSR_inst/DFF_first/Q_reg/Q
                         net (fo=3, routed)           0.350     0.691    n_bit_LFSR_inst/DFFs[4].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFF_first/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/Q
                         net (fo=3, routed)           0.067     0.195    n_bit_LFSR_inst/MUX/data_out[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.099     0.294 r  n_bit_LFSR_inst/MUX/out0/O
                         net (fo=1, routed)           0.000     0.294    n_bit_LFSR_inst/DFF_first/mux_out
    SLICE_X0Y1           FDRE                                         r  n_bit_LFSR_inst/DFF_first/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.799%)  route 0.188ns (57.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFF_first/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFF_first/Q_reg/Q
                         net (fo=3, routed)           0.188     0.329    n_bit_LFSR_inst/DFFs[4].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.763%)  route 0.197ns (58.237%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.197     0.338    n_bit_LFSR_inst/DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[0].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.337%)  route 0.237ns (62.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFFs[4].DFF/Q_reg/Q
                         net (fo=3, routed)           0.237     0.378    n_bit_LFSR_inst/DFFs[3].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.141ns (37.166%)  route 0.238ns (62.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFFs[3].DFF/Q_reg/Q
                         net (fo=3, routed)           0.238     0.379    n_bit_LFSR_inst/DFFs[2].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.141ns (30.103%)  route 0.327ns (69.897%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFFs[2].DFF/Q_reg/Q
                         net (fo=3, routed)           0.327     0.468    n_bit_LFSR_inst/DFFs[1].DFF/Q_reg_0[0]
    SLICE_X1Y1           FDRE                                         r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.297ns (74.978%)  route 0.433ns (25.022%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFF_first/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFF_first/Q_reg/Q
                         net (fo=3, routed)           0.097     0.238    double_mux_inst/mux1/data_out[5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  double_mux_inst/mux1/out0/O
                         net (fo=1, routed)           0.336     0.619    out1_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.730 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     1.730    out1
    V14                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.302ns (74.276%)  route 0.451ns (25.724%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_bit_LFSR_inst/DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.130     0.271    double_mux_inst/mux0/mux2/data_out[1]
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.316 r  double_mux_inst/mux0/mux2/out0/O
                         net (fo=1, routed)           0.321     0.637    out0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.753 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     1.753    out0
    U14                                                               r  out0 (OUT)
  -------------------------------------------------------------------    -------------------





