Repo for specification inference experiments.

# Requirements
1. aiger: http://fmv.jku.at/aiger/
   - aigtoaig: To uncompress aig files.
   - aigtocnf: To convert aig circuit to cnf.
   - aigsim: To evaluate aig circuit on particular values.

2. yosys: http://www.clifford.at/yosys/
   - Used to convert verilog to blif.

3. abc: https://people.eecs.berkeley.edu/~alanmi/abc/abc.htm
   - Used to convert from blif to aiger.

# Files
- get_counter.py - Autogenerate 1d counter composed with various specifications.
- get_counter2d.py - Autogenerate 2d counter composed with various specifications.
- model_count - Approximate satisifaction rate of autogenerated specs.