<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5212reg.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212reg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5212</a>/<a href='ar5212reg.h.html'>ar5212reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $FreeBSD: src/sys/dev/ath/ath_hal/ar5212/ar5212reg.h,v 1.4 2010/01/29 10:10:14 rpaulo Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5212REG_H_">_DEV_ATH_AR5212REG_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5212REG_H_" data-ref="_M/_DEV_ATH_AR5212REG_H_">_DEV_ATH_AR5212REG_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Definitions for the Atheros 5212 chipset.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* DMA Control and Interrupt Registers */</i></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/AR_CR" data-ref="_M/AR_CR">AR_CR</dfn>		0x0008	/* MAC control register */</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/AR_RXDP" data-ref="_M/AR_RXDP">AR_RXDP</dfn>		0x000C	/* MAC receive queue descriptor pointer */</u></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG" data-ref="_M/AR_CFG">AR_CFG</dfn>		0x0014	/* MAC configuration and status register */</u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/AR_IER" data-ref="_M/AR_IER">AR_IER</dfn>		0x0024	/* MAC Interrupt enable register */</u></td></tr>
<tr><th id="31">31</th><td><i>/* 0x28 is RTSD0 on the 5211 */</i></td></tr>
<tr><th id="32">32</th><td><i>/* 0x2c is RTSD1 on the 5211 */</i></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG" data-ref="_M/AR_TXCFG">AR_TXCFG</dfn>	0x0030	/* MAC tx DMA size config register */</u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG" data-ref="_M/AR_RXCFG">AR_RXCFG</dfn>	0x0034	/* MAC rx DMA size config register */</u></td></tr>
<tr><th id="35">35</th><td><i>/* 0x38 is the jumbo descriptor address on the 5211 */</i></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC" data-ref="_M/AR_MIBC">AR_MIBC</dfn>		0x0040	/* MAC MIB control register */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_TOPS" data-ref="_M/AR_TOPS">AR_TOPS</dfn>		0x0044	/* MAC timeout prescale count */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_RXNPTO" data-ref="_M/AR_RXNPTO">AR_RXNPTO</dfn>	0x0048	/* MAC no frame received timeout */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO" data-ref="_M/AR_TXNPTO">AR_TXNPTO</dfn>	0x004C	/* MAC no frame trasmitted timeout */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AR_RPGTO" data-ref="_M/AR_RPGTO">AR_RPGTO</dfn>	0x0050	/* MAC receive frame gap timeout */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_RPCNT" data-ref="_M/AR_RPCNT">AR_RPCNT</dfn>	0x0054	/* MAC receive frame count limit */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC" data-ref="_M/AR_MACMISC">AR_MACMISC</dfn>	0x0058	/* MAC miscellaneous control/status register */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_SPC_0" data-ref="_M/AR_SPC_0">AR_SPC_0</dfn>	0x005c	/* MAC sleep performance (awake cycles) */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_SPC_1" data-ref="_M/AR_SPC_1">AR_SPC_1</dfn>	0x0060	/* MAC sleep performance (asleep cycles) */</u></td></tr>
<tr><th id="45">45</th><td><i>/* 0x5c is for QCU/DCU clock gating control on 5311 */</i></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR" data-ref="_M/AR_ISR">AR_ISR</dfn>		0x0080	/* MAC Primary interrupt status register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0" data-ref="_M/AR_ISR_S0">AR_ISR_S0</dfn>	0x0084	/* MAC Secondary interrupt status register 0 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1" data-ref="_M/AR_ISR_S1">AR_ISR_S1</dfn>	0x0088	/* MAC Secondary interrupt status register 1 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2" data-ref="_M/AR_ISR_S2">AR_ISR_S2</dfn>	0x008c	/* MAC Secondary interrupt status register 2 */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3" data-ref="_M/AR_ISR_S3">AR_ISR_S3</dfn>	0x0090	/* MAC Secondary interrupt status register 3 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4" data-ref="_M/AR_ISR_S4">AR_ISR_S4</dfn>	0x0094	/* MAC Secondary interrupt status register 4 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR" data-ref="_M/AR_IMR">AR_IMR</dfn>		0x00a0	/* MAC Primary interrupt mask register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0" data-ref="_M/AR_IMR_S0">AR_IMR_S0</dfn>	0x00a4	/* MAC Secondary interrupt mask register 0 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1" data-ref="_M/AR_IMR_S1">AR_IMR_S1</dfn>	0x00a8	/* MAC Secondary interrupt mask register 1 */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2" data-ref="_M/AR_IMR_S2">AR_IMR_S2</dfn>	0x00ac	/* MAC Secondary interrupt mask register 2 */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3" data-ref="_M/AR_IMR_S3">AR_IMR_S3</dfn>	0x00b0	/* MAC Secondary interrupt mask register 3 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4" data-ref="_M/AR_IMR_S4">AR_IMR_S4</dfn>	0x00b4	/* MAC Secondary interrupt mask register 4 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RAC" data-ref="_M/AR_ISR_RAC">AR_ISR_RAC</dfn>	0x00c0	/* ISR read-and-clear access */</u></td></tr>
<tr><th id="59">59</th><td><i>/* Shadow copies with read-and-clear access */</i></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_S" data-ref="_M/AR_ISR_S0_S">AR_ISR_S0_S</dfn>	0x00c4	/* ISR_S0 shadow copy */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_S" data-ref="_M/AR_ISR_S1_S">AR_ISR_S1_S</dfn>	0x00c8	/* ISR_S1 shadow copy */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_S" data-ref="_M/AR_ISR_S2_S">AR_ISR_S2_S</dfn>	0x00cc	/* ISR_S2 shadow copy */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_S" data-ref="_M/AR_ISR_S3_S">AR_ISR_S3_S</dfn>	0x00d0	/* ISR_S3 shadow copy */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_S" data-ref="_M/AR_ISR_S4_S">AR_ISR_S4_S</dfn>	0x00d4	/* ISR_S4 shadow copy */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_0" data-ref="_M/AR_DMADBG_0">AR_DMADBG_0</dfn>	0x00e0	/* DMA debug 0 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_1" data-ref="_M/AR_DMADBG_1">AR_DMADBG_1</dfn>	0x00e4	/* DMA debug 1 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_2" data-ref="_M/AR_DMADBG_2">AR_DMADBG_2</dfn>	0x00e8	/* DMA debug 2 */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_3" data-ref="_M/AR_DMADBG_3">AR_DMADBG_3</dfn>	0x00ec	/* DMA debug 3 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_4" data-ref="_M/AR_DMADBG_4">AR_DMADBG_4</dfn>	0x00f0	/* DMA debug 4 */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_5" data-ref="_M/AR_DMADBG_5">AR_DMADBG_5</dfn>	0x00f4	/* DMA debug 5 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_6" data-ref="_M/AR_DMADBG_6">AR_DMADBG_6</dfn>	0x00f8	/* DMA debug 6 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_DMADBG_7" data-ref="_M/AR_DMADBG_7">AR_DMADBG_7</dfn>	0x00fc	/* DMA debug 7 */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR_DCM_A" data-ref="_M/AR_DCM_A">AR_DCM_A</dfn>	0x0400	/* Decompression mask address */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR_DCM_D" data-ref="_M/AR_DCM_D">AR_DCM_D</dfn>	0x0404	/* Decompression mask data */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR_DCCFG" data-ref="_M/AR_DCCFG">AR_DCCFG</dfn>	0x0420	/* Decompression configuration */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR_CCFG" data-ref="_M/AR_CCFG">AR_CCFG</dfn>		0x0600	/* Compression configuration */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR_CCUCFG" data-ref="_M/AR_CCUCFG">AR_CCUCFG</dfn>	0x0604	/* Compression catchup configuration */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AR_CPC_0" data-ref="_M/AR_CPC_0">AR_CPC_0</dfn>	0x0610	/* Compression performance counter 0 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AR_CPC_1" data-ref="_M/AR_CPC_1">AR_CPC_1</dfn>	0x0614	/* Compression performance counter 1 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_CPC_2" data-ref="_M/AR_CPC_2">AR_CPC_2</dfn>	0x0618	/* Compression performance counter 2 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_CPC_3" data-ref="_M/AR_CPC_3">AR_CPC_3</dfn>	0x061c	/* Compression performance counter 3 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_CPCOVF" data-ref="_M/AR_CPCOVF">AR_CPCOVF</dfn>	0x0620	/* Compression performance overflow status */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_TXDP" data-ref="_M/AR_Q0_TXDP">AR_Q0_TXDP</dfn>	0x0800	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_TXDP" data-ref="_M/AR_Q1_TXDP">AR_Q1_TXDP</dfn>	0x0804	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_TXDP" data-ref="_M/AR_Q2_TXDP">AR_Q2_TXDP</dfn>	0x0808	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_TXDP" data-ref="_M/AR_Q3_TXDP">AR_Q3_TXDP</dfn>	0x080c	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_TXDP" data-ref="_M/AR_Q4_TXDP">AR_Q4_TXDP</dfn>	0x0810	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_TXDP" data-ref="_M/AR_Q5_TXDP">AR_Q5_TXDP</dfn>	0x0814	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_TXDP" data-ref="_M/AR_Q6_TXDP">AR_Q6_TXDP</dfn>	0x0818	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_TXDP" data-ref="_M/AR_Q7_TXDP">AR_Q7_TXDP</dfn>	0x081c	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_TXDP" data-ref="_M/AR_Q8_TXDP">AR_Q8_TXDP</dfn>	0x0820	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_TXDP" data-ref="_M/AR_Q9_TXDP">AR_Q9_TXDP</dfn>	0x0824	/* MAC Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_QTXDP" data-ref="_M/AR_QTXDP">AR_QTXDP</dfn>(_i)	(AR_Q0_TXDP + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXE" data-ref="_M/AR_Q_TXE">AR_Q_TXE</dfn>	0x0840	/* MAC Transmit Queue enable */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXD" data-ref="_M/AR_Q_TXD">AR_Q_TXD</dfn>	0x0880	/* MAC Transmit Queue disable */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_CBRCFG" data-ref="_M/AR_Q0_CBRCFG">AR_Q0_CBRCFG</dfn>	0x08c0	/* MAC CBR configuration */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_CBRCFG" data-ref="_M/AR_Q1_CBRCFG">AR_Q1_CBRCFG</dfn>	0x08c4	/* MAC CBR configuration */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_CBRCFG" data-ref="_M/AR_Q2_CBRCFG">AR_Q2_CBRCFG</dfn>	0x08c8	/* MAC CBR configuration */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_CBRCFG" data-ref="_M/AR_Q3_CBRCFG">AR_Q3_CBRCFG</dfn>	0x08cc	/* MAC CBR configuration */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_CBRCFG" data-ref="_M/AR_Q4_CBRCFG">AR_Q4_CBRCFG</dfn>	0x08d0	/* MAC CBR configuration */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_CBRCFG" data-ref="_M/AR_Q5_CBRCFG">AR_Q5_CBRCFG</dfn>	0x08d4	/* MAC CBR configuration */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_CBRCFG" data-ref="_M/AR_Q6_CBRCFG">AR_Q6_CBRCFG</dfn>	0x08d8	/* MAC CBR configuration */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_CBRCFG" data-ref="_M/AR_Q7_CBRCFG">AR_Q7_CBRCFG</dfn>	0x08dc	/* MAC CBR configuration */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_CBRCFG" data-ref="_M/AR_Q8_CBRCFG">AR_Q8_CBRCFG</dfn>	0x08e0	/* MAC CBR configuration */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_CBRCFG" data-ref="_M/AR_Q9_CBRCFG">AR_Q9_CBRCFG</dfn>	0x08e4	/* MAC CBR configuration */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_QCBRCFG" data-ref="_M/AR_QCBRCFG">AR_QCBRCFG</dfn>(_i)	(AR_Q0_CBRCFG + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_RDYTIMECFG" data-ref="_M/AR_Q0_RDYTIMECFG">AR_Q0_RDYTIMECFG</dfn>	0x0900	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_RDYTIMECFG" data-ref="_M/AR_Q1_RDYTIMECFG">AR_Q1_RDYTIMECFG</dfn>	0x0904	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_RDYTIMECFG" data-ref="_M/AR_Q2_RDYTIMECFG">AR_Q2_RDYTIMECFG</dfn>	0x0908	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_RDYTIMECFG" data-ref="_M/AR_Q3_RDYTIMECFG">AR_Q3_RDYTIMECFG</dfn>	0x090c	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_RDYTIMECFG" data-ref="_M/AR_Q4_RDYTIMECFG">AR_Q4_RDYTIMECFG</dfn>	0x0910	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_RDYTIMECFG" data-ref="_M/AR_Q5_RDYTIMECFG">AR_Q5_RDYTIMECFG</dfn>	0x0914	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_RDYTIMECFG" data-ref="_M/AR_Q6_RDYTIMECFG">AR_Q6_RDYTIMECFG</dfn>	0x0918	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_RDYTIMECFG" data-ref="_M/AR_Q7_RDYTIMECFG">AR_Q7_RDYTIMECFG</dfn>	0x091c	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_RDYTIMECFG" data-ref="_M/AR_Q8_RDYTIMECFG">AR_Q8_RDYTIMECFG</dfn>	0x0920	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_RDYTIMECFG" data-ref="_M/AR_Q9_RDYTIMECFG">AR_Q9_RDYTIMECFG</dfn>	0x0924	/* MAC ReadyTime configuration */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_QRDYTIMECFG" data-ref="_M/AR_QRDYTIMECFG">AR_QRDYTIMECFG</dfn>(_i)	(AR_Q0_RDYTIMECFG + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_SC" data-ref="_M/AR_Q_ONESHOTARM_SC">AR_Q_ONESHOTARM_SC</dfn>	0x0940	/* MAC OneShotArm set control */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_CC" data-ref="_M/AR_Q_ONESHOTARM_CC">AR_Q_ONESHOTARM_CC</dfn>	0x0980	/* MAC OneShotArm clear control */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_MISC" data-ref="_M/AR_Q0_MISC">AR_Q0_MISC</dfn>	0x09c0	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_MISC" data-ref="_M/AR_Q1_MISC">AR_Q1_MISC</dfn>	0x09c4	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_MISC" data-ref="_M/AR_Q2_MISC">AR_Q2_MISC</dfn>	0x09c8	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_MISC" data-ref="_M/AR_Q3_MISC">AR_Q3_MISC</dfn>	0x09cc	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_MISC" data-ref="_M/AR_Q4_MISC">AR_Q4_MISC</dfn>	0x09d0	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_MISC" data-ref="_M/AR_Q5_MISC">AR_Q5_MISC</dfn>	0x09d4	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_MISC" data-ref="_M/AR_Q6_MISC">AR_Q6_MISC</dfn>	0x09d8	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_MISC" data-ref="_M/AR_Q7_MISC">AR_Q7_MISC</dfn>	0x09dc	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_MISC" data-ref="_M/AR_Q8_MISC">AR_Q8_MISC</dfn>	0x09e0	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_MISC" data-ref="_M/AR_Q9_MISC">AR_Q9_MISC</dfn>	0x09e4	/* MAC Miscellaneous QCU settings */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/AR_QMISC" data-ref="_M/AR_QMISC">AR_QMISC</dfn>(_i)	(AR_Q0_MISC + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_STS" data-ref="_M/AR_Q0_STS">AR_Q0_STS</dfn>	0x0a00	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_STS" data-ref="_M/AR_Q1_STS">AR_Q1_STS</dfn>	0x0a04	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_STS" data-ref="_M/AR_Q2_STS">AR_Q2_STS</dfn>	0x0a08	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_STS" data-ref="_M/AR_Q3_STS">AR_Q3_STS</dfn>	0x0a0c	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_STS" data-ref="_M/AR_Q4_STS">AR_Q4_STS</dfn>	0x0a10	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_STS" data-ref="_M/AR_Q5_STS">AR_Q5_STS</dfn>	0x0a14	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_STS" data-ref="_M/AR_Q6_STS">AR_Q6_STS</dfn>	0x0a18	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_STS" data-ref="_M/AR_Q7_STS">AR_Q7_STS</dfn>	0x0a1c	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_STS" data-ref="_M/AR_Q8_STS">AR_Q8_STS</dfn>	0x0a20	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_STS" data-ref="_M/AR_Q9_STS">AR_Q9_STS</dfn>	0x0a24	/* MAC Miscellaneous QCU status */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AR_QSTS" data-ref="_M/AR_QSTS">AR_QSTS</dfn>(_i)	(AR_Q0_STS + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMESHDN" data-ref="_M/AR_Q_RDYTIMESHDN">AR_Q_RDYTIMESHDN</dfn>	0x0a40	/* MAC ReadyTimeShutdown status */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBBS" data-ref="_M/AR_Q_CBBS">AR_Q_CBBS</dfn>	0xb00	/* Compression buffer base select */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBBA" data-ref="_M/AR_Q_CBBA">AR_Q_CBBA</dfn>	0xb04	/* Compression buffer base access */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBC" data-ref="_M/AR_Q_CBC">AR_Q_CBC</dfn>	0xb08	/* Compression buffer configuration */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_QCUMASK" data-ref="_M/AR_D0_QCUMASK">AR_D0_QCUMASK</dfn>	0x1000	/* MAC QCU Mask */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_QCUMASK" data-ref="_M/AR_D1_QCUMASK">AR_D1_QCUMASK</dfn>	0x1004	/* MAC QCU Mask */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_QCUMASK" data-ref="_M/AR_D2_QCUMASK">AR_D2_QCUMASK</dfn>	0x1008	/* MAC QCU Mask */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_QCUMASK" data-ref="_M/AR_D3_QCUMASK">AR_D3_QCUMASK</dfn>	0x100c	/* MAC QCU Mask */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_QCUMASK" data-ref="_M/AR_D4_QCUMASK">AR_D4_QCUMASK</dfn>	0x1010	/* MAC QCU Mask */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_QCUMASK" data-ref="_M/AR_D5_QCUMASK">AR_D5_QCUMASK</dfn>	0x1014	/* MAC QCU Mask */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_QCUMASK" data-ref="_M/AR_D6_QCUMASK">AR_D6_QCUMASK</dfn>	0x1018	/* MAC QCU Mask */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_QCUMASK" data-ref="_M/AR_D7_QCUMASK">AR_D7_QCUMASK</dfn>	0x101c	/* MAC QCU Mask */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_QCUMASK" data-ref="_M/AR_D8_QCUMASK">AR_D8_QCUMASK</dfn>	0x1020	/* MAC QCU Mask */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_QCUMASK" data-ref="_M/AR_D9_QCUMASK">AR_D9_QCUMASK</dfn>	0x1024	/* MAC QCU Mask */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AR_DQCUMASK" data-ref="_M/AR_DQCUMASK">AR_DQCUMASK</dfn>(_i)	(AR_D0_QCUMASK + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_LCL_IFS" data-ref="_M/AR_D0_LCL_IFS">AR_D0_LCL_IFS</dfn>	0x1040	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_LCL_IFS" data-ref="_M/AR_D1_LCL_IFS">AR_D1_LCL_IFS</dfn>	0x1044	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_LCL_IFS" data-ref="_M/AR_D2_LCL_IFS">AR_D2_LCL_IFS</dfn>	0x1048	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_LCL_IFS" data-ref="_M/AR_D3_LCL_IFS">AR_D3_LCL_IFS</dfn>	0x104c	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_LCL_IFS" data-ref="_M/AR_D4_LCL_IFS">AR_D4_LCL_IFS</dfn>	0x1050	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_LCL_IFS" data-ref="_M/AR_D5_LCL_IFS">AR_D5_LCL_IFS</dfn>	0x1054	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_LCL_IFS" data-ref="_M/AR_D6_LCL_IFS">AR_D6_LCL_IFS</dfn>	0x1058	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_LCL_IFS" data-ref="_M/AR_D7_LCL_IFS">AR_D7_LCL_IFS</dfn>	0x105c	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_LCL_IFS" data-ref="_M/AR_D8_LCL_IFS">AR_D8_LCL_IFS</dfn>	0x1060	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_LCL_IFS" data-ref="_M/AR_D9_LCL_IFS">AR_D9_LCL_IFS</dfn>	0x1064	/* MAC DCU-specific IFS settings */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AR_DLCL_IFS" data-ref="_M/AR_DLCL_IFS">AR_DLCL_IFS</dfn>(_i)	(AR_D0_LCL_IFS + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_RETRY_LIMIT" data-ref="_M/AR_D0_RETRY_LIMIT">AR_D0_RETRY_LIMIT</dfn>	0x1080	/* MAC Retry limits */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_RETRY_LIMIT" data-ref="_M/AR_D1_RETRY_LIMIT">AR_D1_RETRY_LIMIT</dfn>	0x1084	/* MAC Retry limits */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_RETRY_LIMIT" data-ref="_M/AR_D2_RETRY_LIMIT">AR_D2_RETRY_LIMIT</dfn>	0x1088	/* MAC Retry limits */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_RETRY_LIMIT" data-ref="_M/AR_D3_RETRY_LIMIT">AR_D3_RETRY_LIMIT</dfn>	0x108c	/* MAC Retry limits */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_RETRY_LIMIT" data-ref="_M/AR_D4_RETRY_LIMIT">AR_D4_RETRY_LIMIT</dfn>	0x1090	/* MAC Retry limits */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_RETRY_LIMIT" data-ref="_M/AR_D5_RETRY_LIMIT">AR_D5_RETRY_LIMIT</dfn>	0x1094	/* MAC Retry limits */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_RETRY_LIMIT" data-ref="_M/AR_D6_RETRY_LIMIT">AR_D6_RETRY_LIMIT</dfn>	0x1098	/* MAC Retry limits */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_RETRY_LIMIT" data-ref="_M/AR_D7_RETRY_LIMIT">AR_D7_RETRY_LIMIT</dfn>	0x109c	/* MAC Retry limits */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_RETRY_LIMIT" data-ref="_M/AR_D8_RETRY_LIMIT">AR_D8_RETRY_LIMIT</dfn>	0x10a0	/* MAC Retry limits */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_RETRY_LIMIT" data-ref="_M/AR_D9_RETRY_LIMIT">AR_D9_RETRY_LIMIT</dfn>	0x10a4	/* MAC Retry limits */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AR_DRETRY_LIMIT" data-ref="_M/AR_DRETRY_LIMIT">AR_DRETRY_LIMIT</dfn>(_i)	(AR_D0_RETRY_LIMIT + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_CHNTIME" data-ref="_M/AR_D0_CHNTIME">AR_D0_CHNTIME</dfn>	0x10c0	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_CHNTIME" data-ref="_M/AR_D1_CHNTIME">AR_D1_CHNTIME</dfn>	0x10c4	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_CHNTIME" data-ref="_M/AR_D2_CHNTIME">AR_D2_CHNTIME</dfn>	0x10c8	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_CHNTIME" data-ref="_M/AR_D3_CHNTIME">AR_D3_CHNTIME</dfn>	0x10cc	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_CHNTIME" data-ref="_M/AR_D4_CHNTIME">AR_D4_CHNTIME</dfn>	0x10d0	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_CHNTIME" data-ref="_M/AR_D5_CHNTIME">AR_D5_CHNTIME</dfn>	0x10d4	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_CHNTIME" data-ref="_M/AR_D6_CHNTIME">AR_D6_CHNTIME</dfn>	0x10d8	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_CHNTIME" data-ref="_M/AR_D7_CHNTIME">AR_D7_CHNTIME</dfn>	0x10dc	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_CHNTIME" data-ref="_M/AR_D8_CHNTIME">AR_D8_CHNTIME</dfn>	0x10e0	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_CHNTIME" data-ref="_M/AR_D9_CHNTIME">AR_D9_CHNTIME</dfn>	0x10e4	/* MAC ChannelTime settings */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AR_DCHNTIME" data-ref="_M/AR_DCHNTIME">AR_DCHNTIME</dfn>(_i)	(AR_D0_CHNTIME + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_MISC" data-ref="_M/AR_D0_MISC">AR_D0_MISC</dfn>	0x1100	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_MISC" data-ref="_M/AR_D1_MISC">AR_D1_MISC</dfn>	0x1104	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_MISC" data-ref="_M/AR_D2_MISC">AR_D2_MISC</dfn>	0x1108	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_MISC" data-ref="_M/AR_D3_MISC">AR_D3_MISC</dfn>	0x110c	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_MISC" data-ref="_M/AR_D4_MISC">AR_D4_MISC</dfn>	0x1110	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_MISC" data-ref="_M/AR_D5_MISC">AR_D5_MISC</dfn>	0x1114	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_MISC" data-ref="_M/AR_D6_MISC">AR_D6_MISC</dfn>	0x1118	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_MISC" data-ref="_M/AR_D7_MISC">AR_D7_MISC</dfn>	0x111c	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_MISC" data-ref="_M/AR_D8_MISC">AR_D8_MISC</dfn>	0x1120	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_MISC" data-ref="_M/AR_D9_MISC">AR_D9_MISC</dfn>	0x1124	/* MAC Miscellaneous DCU-specific settings */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/AR_DMISC" data-ref="_M/AR_DMISC">AR_DMISC</dfn>(_i)	(AR_D0_MISC + ((_i)&lt;&lt;2))</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AR_D_SEQNUM" data-ref="_M/AR_D_SEQNUM">AR_D_SEQNUM</dfn>	0x1140	/* MAC Frame sequence number */</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* MAC DCU-global IFS settings */</i></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_SIFS" data-ref="_M/AR_D_GBL_IFS_SIFS">AR_D_GBL_IFS_SIFS</dfn>	0x1030	/* DCU global SIFS settings */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT" data-ref="_M/AR_D_GBL_IFS_SLOT">AR_D_GBL_IFS_SLOT</dfn>	0x1070	/* DC global slot interval */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS" data-ref="_M/AR_D_GBL_IFS_EIFS">AR_D_GBL_IFS_EIFS</dfn>	0x10b0	/* DCU global EIFS setting */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC" data-ref="_M/AR_D_GBL_IFS_MISC">AR_D_GBL_IFS_MISC</dfn>	0x10f0	/* DCU global misc. IFS settings */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/AR_D_FPCTL" data-ref="_M/AR_D_FPCTL">AR_D_FPCTL</dfn>	0x1230		/* DCU frame prefetch settings */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE" data-ref="_M/AR_D_TXPSE">AR_D_TXPSE</dfn>	0x1270		/* DCU transmit pause control/status */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_CMD" data-ref="_M/AR_D_TXBLK_CMD">AR_D_TXBLK_CMD</dfn>	0x1038		/* DCU transmit filter cmd (w/only) */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_DATA" data-ref="_M/AR_D_TXBLK_DATA">AR_D_TXBLK_DATA</dfn>(i) (AR_D_TXBLK_CMD+(i))	/* DCU transmit filter data */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_CLR" data-ref="_M/AR_D_TXBLK_CLR">AR_D_TXBLK_CLR</dfn>	0x143c		/* DCU clear tx filter (w/only) */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_SET" data-ref="_M/AR_D_TXBLK_SET">AR_D_TXBLK_SET</dfn>	0x147c		/* DCU set tx filter (w/only) */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_RC" data-ref="_M/AR_RC">AR_RC</dfn>		0x4000	/* Warm reset control register */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR" data-ref="_M/AR_SCR">AR_SCR</dfn>		0x4004	/* Sleep control register */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND" data-ref="_M/AR_INTPEND">AR_INTPEND</dfn>	0x4008	/* Interrupt Pending register */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR" data-ref="_M/AR_SFR">AR_SFR</dfn>		0x400C	/* Sleep force register */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG" data-ref="_M/AR_PCICFG">AR_PCICFG</dfn>	0x4010	/* PCI configuration register */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR" data-ref="_M/AR_GPIOCR">AR_GPIOCR</dfn>	0x4014	/* GPIO control register */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODO" data-ref="_M/AR_GPIODO">AR_GPIODO</dfn>	0x4018	/* GPIO data output access register */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODI" data-ref="_M/AR_GPIODI">AR_GPIODI</dfn>	0x401C	/* GPIO data input access register */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV" data-ref="_M/AR_SREV">AR_SREV</dfn>		0x4020	/* Silicon Revision register */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/AR_TXEPOST" data-ref="_M/AR_TXEPOST">AR_TXEPOST</dfn>	0x4028	/* TXE write posting resgister */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AR_QSM" data-ref="_M/AR_QSM">AR_QSM</dfn>		0x402C	/* QCU sleep mask */</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AR_PCIE_PMC" data-ref="_M/AR_PCIE_PMC">AR_PCIE_PMC</dfn>	0x4068	/* PCIe power mgt config and status register */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_SERDES" data-ref="_M/AR_PCIE_SERDES">AR_PCIE_SERDES</dfn>	0x4080  /* PCIe Serdes register */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_SERDES2" data-ref="_M/AR_PCIE_SERDES2">AR_PCIE_SERDES2</dfn>	0x4084  /* PCIe Serdes register */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_ADDR" data-ref="_M/AR_EEPROM_ADDR">AR_EEPROM_ADDR</dfn>	0x6000	/* EEPROM address register (10 bit) */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_DATA" data-ref="_M/AR_EEPROM_DATA">AR_EEPROM_DATA</dfn>	0x6004	/* EEPROM data register (16 bit) */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD" data-ref="_M/AR_EEPROM_CMD">AR_EEPROM_CMD</dfn>	0x6008	/* EEPROM command register */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS" data-ref="_M/AR_EEPROM_STS">AR_EEPROM_STS</dfn>	0x600c	/* EEPROM status register */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG" data-ref="_M/AR_EEPROM_CFG">AR_EEPROM_CFG</dfn>	0x6010	/* EEPROM configuration register */</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID0" data-ref="_M/AR_STA_ID0">AR_STA_ID0</dfn>	0x8000	/* MAC station ID0 register - low 32 bits */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1" data-ref="_M/AR_STA_ID1">AR_STA_ID1</dfn>	0x8004	/* MAC station ID1 register - upper 16 bits */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID0" data-ref="_M/AR_BSS_ID0">AR_BSS_ID0</dfn>	0x8008	/* MAC BSSID low 32 bits */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1" data-ref="_M/AR_BSS_ID1">AR_BSS_ID1</dfn>	0x800C	/* MAC BSSID upper 16 bits / AID */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/AR_SLOT_TIME" data-ref="_M/AR_SLOT_TIME">AR_SLOT_TIME</dfn>	0x8010	/* MAC Time-out after a collision */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT" data-ref="_M/AR_TIME_OUT">AR_TIME_OUT</dfn>	0x8014	/* MAC ACK &amp; CTS time-out */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR" data-ref="_M/AR_RSSI_THR">AR_RSSI_THR</dfn>	0x8018	/* MAC RSSI warning &amp; missed beacon threshold */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC" data-ref="_M/AR_USEC">AR_USEC</dfn>		0x801c	/* MAC transmit latency register */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON" data-ref="_M/AR_BEACON">AR_BEACON</dfn>	0x8020	/* MAC beacon control value/mode bits */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_PERIOD" data-ref="_M/AR_CFP_PERIOD">AR_CFP_PERIOD</dfn>	0x8024	/* MAC CFP Interval (TU/msec) */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER0" data-ref="_M/AR_TIMER0">AR_TIMER0</dfn>	0x8028	/* MAC Next beacon time (TU/msec) */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER1" data-ref="_M/AR_TIMER1">AR_TIMER1</dfn>	0x802c	/* MAC DMA beacon alert time (1/8 TU) */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER2" data-ref="_M/AR_TIMER2">AR_TIMER2</dfn>	0x8030	/* MAC Software beacon alert (1/8 TU) */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER3" data-ref="_M/AR_TIMER3">AR_TIMER3</dfn>	0x8034	/* MAC ATIM window time */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_DUR" data-ref="_M/AR_CFP_DUR">AR_CFP_DUR</dfn>	0x8038	/* MAC maximum CFP duration in TU */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER" data-ref="_M/AR_RX_FILTER">AR_RX_FILTER</dfn>	0x803C	/* MAC receive filter register */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL0" data-ref="_M/AR_MCAST_FIL0">AR_MCAST_FIL0</dfn>	0x8040	/* MAC multicast filter lower 32 bits */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL1" data-ref="_M/AR_MCAST_FIL1">AR_MCAST_FIL1</dfn>	0x8044	/* MAC multicast filter upper 32 bits */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</dfn>	0x8048	/* MAC PCU control register */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_L32" data-ref="_M/AR_TSF_L32">AR_TSF_L32</dfn>	0x804c	/* MAC local clock lower 32 bits */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_U32" data-ref="_M/AR_TSF_U32">AR_TSF_U32</dfn>	0x8050	/* MAC local clock upper 32 bits */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/AR_TST_ADDAC" data-ref="_M/AR_TST_ADDAC">AR_TST_ADDAC</dfn>	0x8054	/* ADDAC test register */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/AR_DEF_ANTENNA" data-ref="_M/AR_DEF_ANTENNA">AR_DEF_ANTENNA</dfn>	0x8058	/* default antenna register */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AR_QOS_MASK" data-ref="_M/AR_QOS_MASK">AR_QOS_MASK</dfn>	0x805c	/* MAC AES mute mask: QoS field */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/AR_SEQ_MASK" data-ref="_M/AR_SEQ_MASK">AR_SEQ_MASK</dfn>	0x8060	/* MAC AES mute mask: seqnum field */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AR_OBSERV_2" data-ref="_M/AR_OBSERV_2">AR_OBSERV_2</dfn>	0x8068	/* Observation bus 2 */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/AR_OBSERV_1" data-ref="_M/AR_OBSERV_1">AR_OBSERV_1</dfn>	0x806c	/* Observation bus 1 */</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/AR_LAST_TSTP" data-ref="_M/AR_LAST_TSTP">AR_LAST_TSTP</dfn>	0x8080	/* MAC Time stamp of the last beacon received */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/AR_NAV" data-ref="_M/AR_NAV">AR_NAV</dfn>		0x8084	/* MAC current NAV value */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_OK" data-ref="_M/AR_RTS_OK">AR_RTS_OK</dfn>	0x8088	/* MAC RTS exchange success counter */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_FAIL" data-ref="_M/AR_RTS_FAIL">AR_RTS_FAIL</dfn>	0x808c	/* MAC RTS exchange failure counter */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/AR_ACK_FAIL" data-ref="_M/AR_ACK_FAIL">AR_ACK_FAIL</dfn>	0x8090	/* MAC ACK failure counter */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AR_FCS_FAIL" data-ref="_M/AR_FCS_FAIL">AR_FCS_FAIL</dfn>	0x8094	/* FCS check failure counter */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_CNT" data-ref="_M/AR_BEACON_CNT">AR_BEACON_CNT</dfn>	0x8098	/* Valid beacon counter */</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1" data-ref="_M/AR_SLEEP1">AR_SLEEP1</dfn>	0x80d4	/* Enhanced sleep control 1 */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP2" data-ref="_M/AR_SLEEP2">AR_SLEEP2</dfn>	0x80d8	/* Enhanced sleep control 2 */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP3" data-ref="_M/AR_SLEEP3">AR_SLEEP3</dfn>	0x80dc	/* Enhanced sleep control 3 */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/AR_BSSMSKL" data-ref="_M/AR_BSSMSKL">AR_BSSMSKL</dfn>	0x80e0	/* BSSID mask lower 32 bits */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/AR_BSSMSKU" data-ref="_M/AR_BSSMSKU">AR_BSSMSKU</dfn>	0x80e4	/* BSSID mask upper 16 bits */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC" data-ref="_M/AR_TPC">AR_TPC</dfn>		0x80e8	/* Transmit power control for self gen frames */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/AR_TFCNT" data-ref="_M/AR_TFCNT">AR_TFCNT</dfn>	0x80ec	/* Profile count, transmit frames */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AR_RFCNT" data-ref="_M/AR_RFCNT">AR_RFCNT</dfn>	0x80f0	/* Profile count, receive frames */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/AR_RCCNT" data-ref="_M/AR_RCCNT">AR_RCCNT</dfn>	0x80f4	/* Profile count, receive clear */</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/AR_CCCNT" data-ref="_M/AR_CCCNT">AR_CCCNT</dfn>	0x80f8	/* Profile count, cycle counter */</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1" data-ref="_M/AR_QUIET1">AR_QUIET1</dfn>   0x80fc  /* Quiet time programming for TGh */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_NEXT_QUIET_S" data-ref="_M/AR_QUIET1_NEXT_QUIET_S">AR_QUIET1_NEXT_QUIET_S</dfn>  0   /* TSF of next quiet period (TU) */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_NEXT_QUIET" data-ref="_M/AR_QUIET1_NEXT_QUIET">AR_QUIET1_NEXT_QUIET</dfn>    0xffff</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_QUIET_ENABLE" data-ref="_M/AR_QUIET1_QUIET_ENABLE">AR_QUIET1_QUIET_ENABLE</dfn>  0x10000 /* Enable Quiet time operation */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_QUIET_ACK_CTS_ENABLE" data-ref="_M/AR_QUIET1_QUIET_ACK_CTS_ENABLE">AR_QUIET1_QUIET_ACK_CTS_ENABLE</dfn>  0x20000 /* Do we ack/cts during quiet period */</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2" data-ref="_M/AR_QUIET2">AR_QUIET2</dfn>   0x8100  /* More Quiet time programming */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_PER_S" data-ref="_M/AR_QUIET2_QUIET_PER_S">AR_QUIET2_QUIET_PER_S</dfn>   0   /* Periodicity of quiet period (TU) */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_PER" data-ref="_M/AR_QUIET2_QUIET_PER">AR_QUIET2_QUIET_PER</dfn> 0xffff</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_DUR_S" data-ref="_M/AR_QUIET2_QUIET_DUR_S">AR_QUIET2_QUIET_DUR_S</dfn>   16  /* Duration of quiet period (TU) */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_DUR" data-ref="_M/AR_QUIET2_QUIET_DUR">AR_QUIET2_QUIET_DUR</dfn> 0xffff0000</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_PARM" data-ref="_M/AR_TSF_PARM">AR_TSF_PARM</dfn>	0x8104	/* TSF parameters */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK" data-ref="_M/AR_NOACK">AR_NOACK</dfn>        0x8108  /* No ack policy in QoS Control Field */</u> </td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR" data-ref="_M/AR_PHY_ERR">AR_PHY_ERR</dfn>	0x810c	/* Phy error filter */</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AR_QOS_CONTROL" data-ref="_M/AR_QOS_CONTROL">AR_QOS_CONTROL</dfn>	0x8118	/* Control TKIP MIC for QoS */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AR_QOS_SELECT" data-ref="_M/AR_QOS_SELECT">AR_QOS_SELECT</dfn>	0x811c	/* MIC QoS select */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_MODE" data-ref="_M/AR_MISC_MODE">AR_MISC_MODE</dfn>	0x8120	/* PCU Misc. mode control */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* Hainan MIB counter registers */</i></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AR_FILTOFDM" data-ref="_M/AR_FILTOFDM">AR_FILTOFDM</dfn>	0x8124	/* Count of filtered OFDM frames */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/AR_FILTCCK" data-ref="_M/AR_FILTCCK">AR_FILTCCK</dfn>	0x8128	/* Count of filtered CCK frames */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYCNT1" data-ref="_M/AR_PHYCNT1">AR_PHYCNT1</dfn>	0x812c	/* Phy Error 1 counter */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYCNTMASK1" data-ref="_M/AR_PHYCNTMASK1">AR_PHYCNTMASK1</dfn>	0x8130	/* Phy Error 1 counter mask */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYCNT2" data-ref="_M/AR_PHYCNT2">AR_PHYCNT2</dfn>	0x8134	/* Phy Error 2 counter */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYCNTMASK2" data-ref="_M/AR_PHYCNTMASK2">AR_PHYCNTMASK2</dfn>	0x8138	/* Phy Error 2 counter mask */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_COUNTMAX" data-ref="_M/AR_PHY_COUNTMAX">AR_PHY_COUNTMAX</dfn>	(3 &lt;&lt; 22)	/* Max value in counter before intr */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBCNT_INTRMASK" data-ref="_M/AR_MIBCNT_INTRMASK">AR_MIBCNT_INTRMASK</dfn> (3&lt;&lt;22)	/* Mask for top two bits of counters */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AR_RATE_DURATION_0" data-ref="_M/AR_RATE_DURATION_0">AR_RATE_DURATION_0</dfn>	0x8700		/* base of multi-rate retry */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/AR_RATE_DURATION" data-ref="_M/AR_RATE_DURATION">AR_RATE_DURATION</dfn>(_n)	(AR_RATE_DURATION_0 + ((_n)&lt;&lt;2))</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_0" data-ref="_M/AR_KEYTABLE_0">AR_KEYTABLE_0</dfn>	0x8800	/* MAC Key Cache */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE" data-ref="_M/AR_KEYTABLE">AR_KEYTABLE</dfn>(_n)	(AR_KEYTABLE_0 + ((_n)*32))</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_MASK" data-ref="_M/AR_CFP_MASK">AR_CFP_MASK</dfn>	0x0000ffff /* Mask for next beacon time */</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXE" data-ref="_M/AR_CR_RXE">AR_CR_RXE</dfn>	0x00000004 /* Receive enable */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXD" data-ref="_M/AR_CR_RXD">AR_CR_RXD</dfn>	0x00000020 /* Receive disable */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_SWI" data-ref="_M/AR_CR_SWI">AR_CR_SWI</dfn>	0x00000040 /* One-shot software interrupt */</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTD" data-ref="_M/AR_CFG_SWTD">AR_CFG_SWTD</dfn>	0x00000001 /* byteswap tx descriptor words */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTB" data-ref="_M/AR_CFG_SWTB">AR_CFG_SWTB</dfn>	0x00000002 /* byteswap tx data buffer words */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRD" data-ref="_M/AR_CFG_SWRD">AR_CFG_SWRD</dfn>	0x00000004 /* byteswap rx descriptor words */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRB" data-ref="_M/AR_CFG_SWRB">AR_CFG_SWRB</dfn>	0x00000008 /* byteswap rx data buffer words */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRG" data-ref="_M/AR_CFG_SWRG">AR_CFG_SWRG</dfn>	0x00000010 /* byteswap register access data words */</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_AP_ADHOC_INDICATION" data-ref="_M/AR_CFG_AP_ADHOC_INDICATION">AR_CFG_AP_ADHOC_INDICATION</dfn>	0x00000020 /* AP/adhoc indication (0-AP, 1-Adhoc) */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PHOK" data-ref="_M/AR_CFG_PHOK">AR_CFG_PHOK</dfn>	0x00000100 /* PHY OK status */</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_EEBS" data-ref="_M/AR_CFG_EEBS">AR_CFG_EEBS</dfn>	0x00000200 /* EEPROM busy */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AR_5211_CFG_CLK_GATE_DIS" data-ref="_M/AR_5211_CFG_CLK_GATE_DIS">AR_5211_CFG_CLK_GATE_DIS</dfn>	0x00000400 /* Clock gating disable (Oahu only) */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH">AR_CFG_PCI_MASTER_REQ_Q_THRESH</dfn>	0x00060000 /* Mask of PCI core master request queue full threshold */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S">AR_CFG_PCI_MASTER_REQ_Q_THRESH_S</dfn>	17         /* Shift for PCI core master request queue full threshold */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_ENABLE" data-ref="_M/AR_IER_ENABLE">AR_IER_ENABLE</dfn>	0x00000001 /* Global interrupt enable */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_DISABLE" data-ref="_M/AR_IER_DISABLE">AR_IER_DISABLE</dfn>	0x00000000 /* Global interrupt disable */</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_4B" data-ref="_M/AR_DMASIZE_4B">AR_DMASIZE_4B</dfn>	0x00000000 /* DMA size 4 bytes (TXCFG + RXCFG) */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_8B" data-ref="_M/AR_DMASIZE_8B">AR_DMASIZE_8B</dfn>	0x00000001 /* DMA size 8 bytes */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_16B" data-ref="_M/AR_DMASIZE_16B">AR_DMASIZE_16B</dfn>	0x00000002 /* DMA size 16 bytes */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_32B" data-ref="_M/AR_DMASIZE_32B">AR_DMASIZE_32B</dfn>	0x00000003 /* DMA size 32 bytes */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_64B" data-ref="_M/AR_DMASIZE_64B">AR_DMASIZE_64B</dfn>	0x00000004 /* DMA size 64 bytes */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_128B" data-ref="_M/AR_DMASIZE_128B">AR_DMASIZE_128B</dfn>	0x00000005 /* DMA size 128 bytes */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_256B" data-ref="_M/AR_DMASIZE_256B">AR_DMASIZE_256B</dfn>	0x00000006 /* DMA size 256 bytes */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_512B" data-ref="_M/AR_DMASIZE_512B">AR_DMASIZE_512B</dfn>	0x00000007 /* DMA size 512 bytes */</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG" data-ref="_M/AR_FTRIG">AR_FTRIG</dfn>	0x000003F0 /* Mask for Frame trigger level */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_S" data-ref="_M/AR_FTRIG_S">AR_FTRIG_S</dfn>	4          /* Shift for Frame trigger level */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_IMMED" data-ref="_M/AR_FTRIG_IMMED">AR_FTRIG_IMMED</dfn>	0x00000000 /* bytes in PCU TX FIFO before air */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_64B" data-ref="_M/AR_FTRIG_64B">AR_FTRIG_64B</dfn>	0x00000010 /* default */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_128B" data-ref="_M/AR_FTRIG_128B">AR_FTRIG_128B</dfn>	0x00000020</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_192B" data-ref="_M/AR_FTRIG_192B">AR_FTRIG_192B</dfn>	0x00000030</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/AR_FTRIG_256B" data-ref="_M/AR_FTRIG_256B">AR_FTRIG_256B</dfn>	0x00000040 /* 5 bits total */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_ZLFDMA" data-ref="_M/AR_RXCFG_ZLFDMA">AR_RXCFG_ZLFDMA</dfn>	0x00000010 /* Enable DMA of zero-length frame */</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_COW" data-ref="_M/AR_MIBC_COW">AR_MIBC_COW</dfn>	0x00000001 /* counter overflow warning */</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_FMC" data-ref="_M/AR_MIBC_FMC">AR_MIBC_FMC</dfn>	0x00000002 /* freeze MIB counters */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_CMC" data-ref="_M/AR_MIBC_CMC">AR_MIBC_CMC</dfn>	0x00000004 /* clear MIB counters */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_MCS" data-ref="_M/AR_MIBC_MCS">AR_MIBC_MCS</dfn>	0x00000008 /* MIB counter strobe, increment all */</u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/AR_TOPS_MASK" data-ref="_M/AR_TOPS_MASK">AR_TOPS_MASK</dfn>	0x0000FFFF /* Mask for timeout prescale */</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/AR_RXNPTO_MASK" data-ref="_M/AR_RXNPTO_MASK">AR_RXNPTO_MASK</dfn>	0x000003FF /* Mask for no frame received timeout */</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO_MASK" data-ref="_M/AR_TXNPTO_MASK">AR_TXNPTO_MASK</dfn>	0x000003FF /* Mask for no frame transmitted timeout */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO_QCU_MASK" data-ref="_M/AR_TXNPTO_QCU_MASK">AR_TXNPTO_QCU_MASK</dfn>	0x000FFC00 /* Mask indicating the set of QCUs */</u></td></tr>
<tr><th id="385">385</th><td>				 <i>/* for which frame completions will cause */</i></td></tr>
<tr><th id="386">386</th><td>				 <i>/* a reset of the no frame xmit'd timeout */</i></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/AR_RPGTO_MASK" data-ref="_M/AR_RPGTO_MASK">AR_RPGTO_MASK</dfn>	0x000003FF /* Mask for receive frame gap timeout */</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/AR_RPCNT_MASK" data-ref="_M/AR_RPCNT_MASK">AR_RPCNT_MASK</dfn>	0x0000001F /* Mask for receive frame count limit */</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_DMA_OBS" data-ref="_M/AR_MACMISC_DMA_OBS">AR_MACMISC_DMA_OBS</dfn>	0x000001E0 /* Mask for DMA observation bus mux select */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_DMA_OBS_S" data-ref="_M/AR_MACMISC_DMA_OBS_S">AR_MACMISC_DMA_OBS_S</dfn>	5          /* Shift for DMA observation bus mux select */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MISC_OBS" data-ref="_M/AR_MACMISC_MISC_OBS">AR_MACMISC_MISC_OBS</dfn>	0x00000E00 /* Mask for MISC observation bus mux select */</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_S" data-ref="_M/AR_MACMISC_MISC_OBS_S">AR_MACMISC_MISC_OBS_S</dfn>	9          /* Shift for MISC observation bus mux select */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_LSB" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_LSB">AR_MACMISC_MAC_OBS_BUS_LSB</dfn>	0x00007000 /* Mask for MAC observation bus mux select (lsb) */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_LSB_S" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_LSB_S">AR_MACMISC_MAC_OBS_BUS_LSB_S</dfn>	12         /* Shift for MAC observation bus mux select (lsb) */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_MSB" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_MSB">AR_MACMISC_MAC_OBS_BUS_MSB</dfn>	0x00038000 /* Mask for MAC observation bus mux select (msb) */</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_MSB_S" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_MSB_S">AR_MACMISC_MAC_OBS_BUS_MSB_S</dfn>	15         /* Shift for MAC observation bus mux select (msb) */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/*</i></td></tr>
<tr><th id="402">402</th><td><i> * Interrupt Status Registers</i></td></tr>
<tr><th id="403">403</th><td><i> *</i></td></tr>
<tr><th id="404">404</th><td><i> * Only the bits in the ISR_P register and the IMR_P registers</i></td></tr>
<tr><th id="405">405</th><td><i> * control whether the MAC's INTA# output is asserted.  The bits in</i></td></tr>
<tr><th id="406">406</th><td><i> * the secondary interrupt status/mask registers control what bits</i></td></tr>
<tr><th id="407">407</th><td><i> * are set in the primary interrupt status register; however the</i></td></tr>
<tr><th id="408">408</th><td><i> * IMR_S* registers DO NOT determine whether INTA# is asserted.</i></td></tr>
<tr><th id="409">409</th><td><i> * That is INTA# is asserted only when the logical AND of ISR_P</i></td></tr>
<tr><th id="410">410</th><td><i> * and IMR_P is non-zero.  The secondary interrupt mask/status</i></td></tr>
<tr><th id="411">411</th><td><i> * registers affect what bits are set in ISR_P but they do not</i></td></tr>
<tr><th id="412">412</th><td><i> * directly affect whether INTA# is asserted.</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXOK" data-ref="_M/AR_ISR_RXOK">AR_ISR_RXOK</dfn>	0x00000001 /* At least one frame received sans errors */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXDESC" data-ref="_M/AR_ISR_RXDESC">AR_ISR_RXDESC</dfn>	0x00000002 /* Receive interrupt request */</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXERR" data-ref="_M/AR_ISR_RXERR">AR_ISR_RXERR</dfn>	0x00000004 /* Receive error interrupt */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXNOPKT" data-ref="_M/AR_ISR_RXNOPKT">AR_ISR_RXNOPKT</dfn>	0x00000008 /* No frame received within timeout clock */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXEOL" data-ref="_M/AR_ISR_RXEOL">AR_ISR_RXEOL</dfn>	0x00000010 /* Received descriptor empty interrupt */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXORN" data-ref="_M/AR_ISR_RXORN">AR_ISR_RXORN</dfn>	0x00000020 /* Receive FIFO overrun interrupt */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXOK" data-ref="_M/AR_ISR_TXOK">AR_ISR_TXOK</dfn>	0x00000040 /* Transmit okay interrupt */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXDESC" data-ref="_M/AR_ISR_TXDESC">AR_ISR_TXDESC</dfn>	0x00000080 /* Transmit interrupt request */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXERR" data-ref="_M/AR_ISR_TXERR">AR_ISR_TXERR</dfn>	0x00000100 /* Transmit error interrupt */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXNOPKT" data-ref="_M/AR_ISR_TXNOPKT">AR_ISR_TXNOPKT</dfn>	0x00000200 /* No frame transmitted interrupt */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXEOL" data-ref="_M/AR_ISR_TXEOL">AR_ISR_TXEOL</dfn>	0x00000400 /* Transmit descriptor empty interrupt */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXURN" data-ref="_M/AR_ISR_TXURN">AR_ISR_TXURN</dfn>	0x00000800 /* Transmit FIFO underrun interrupt */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_MIB" data-ref="_M/AR_ISR_MIB">AR_ISR_MIB</dfn>	0x00001000 /* MIB interrupt - see MIBC */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWI" data-ref="_M/AR_ISR_SWI">AR_ISR_SWI</dfn>	0x00002000 /* Software interrupt */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXPHY" data-ref="_M/AR_ISR_RXPHY">AR_ISR_RXPHY</dfn>	0x00004000 /* PHY receive error interrupt */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXKCM" data-ref="_M/AR_ISR_RXKCM">AR_ISR_RXKCM</dfn>	0x00008000 /* Key-cache miss interrupt */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWBA" data-ref="_M/AR_ISR_SWBA">AR_ISR_SWBA</dfn>	0x00010000 /* Software beacon alert interrupt */</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BRSSI" data-ref="_M/AR_ISR_BRSSI">AR_ISR_BRSSI</dfn>	0x00020000 /* Beacon threshold interrupt */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BMISS" data-ref="_M/AR_ISR_BMISS">AR_ISR_BMISS</dfn>	0x00040000 /* Beacon missed interrupt */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_HIUERR" data-ref="_M/AR_ISR_HIUERR">AR_ISR_HIUERR</dfn>	0x00080000 /* An unexpected bus error has occurred */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BNR" data-ref="_M/AR_ISR_BNR">AR_ISR_BNR</dfn>	0x00100000 /* Beacon not ready interrupt */</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXCHIRP" data-ref="_M/AR_ISR_RXCHIRP">AR_ISR_RXCHIRP</dfn>	0x00200000 /* Phy received a 'chirp' */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXDOPPL" data-ref="_M/AR_ISR_RXDOPPL">AR_ISR_RXDOPPL</dfn>	0x00400000 /* Phy received a 'doppler chirp' */</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BCNMISC" data-ref="_M/AR_ISR_BCNMISC">AR_ISR_BCNMISC</dfn>	0x00800000 /* 'or' of TIM, CABEND, DTIMSYNC, BCNTO,</u></td></tr>
<tr><th id="438">438</th><td><u>				      CABTO, DTIM bits from ISR_S2 */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TIM" data-ref="_M/AR_ISR_TIM">AR_ISR_TIM</dfn>	0x00800000 /* TIM interrupt */</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_GPIO" data-ref="_M/AR_ISR_GPIO">AR_ISR_GPIO</dfn>	0x01000000 /* GPIO Interrupt */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QCBROVF" data-ref="_M/AR_ISR_QCBROVF">AR_ISR_QCBROVF</dfn>	0x02000000 /* QCU CBR overflow interrupt */</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QCBRURN" data-ref="_M/AR_ISR_QCBRURN">AR_ISR_QCBRURN</dfn>	0x04000000 /* QCU CBR underrun interrupt */</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QTRIG" data-ref="_M/AR_ISR_QTRIG">AR_ISR_QTRIG</dfn>	0x08000000 /* QCU scheduling trigger interrupt */</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RESV0" data-ref="_M/AR_ISR_RESV0">AR_ISR_RESV0</dfn>	0xF0000000 /* Reserved */</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_QCU_TXOK" data-ref="_M/AR_ISR_S0_QCU_TXOK">AR_ISR_S0_QCU_TXOK</dfn>	0x000003FF /* Mask for TXOK (QCU 0-9) */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXOK_S" data-ref="_M/AR_ISR_S0_QCU_TXOK_S">AR_ISR_S0_QCU_TXOK_S</dfn>	0</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_QCU_TXDESC" data-ref="_M/AR_ISR_S0_QCU_TXDESC">AR_ISR_S0_QCU_TXDESC</dfn>	0x03FF0000 /* Mask for TXDESC (QCU 0-9) */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXDESC_S" data-ref="_M/AR_ISR_S0_QCU_TXDESC_S">AR_ISR_S0_QCU_TXDESC_S</dfn>	16</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_QCU_TXERR" data-ref="_M/AR_ISR_S1_QCU_TXERR">AR_ISR_S1_QCU_TXERR</dfn>	0x000003FF /* Mask for TXERR (QCU 0-9) */</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXERR_S" data-ref="_M/AR_ISR_S1_QCU_TXERR_S">AR_ISR_S1_QCU_TXERR_S</dfn>	0</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_QCU_TXEOL" data-ref="_M/AR_ISR_S1_QCU_TXEOL">AR_ISR_S1_QCU_TXEOL</dfn>	0x03FF0000 /* Mask for TXEOL (QCU 0-9) */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXEOL_S" data-ref="_M/AR_ISR_S1_QCU_TXEOL_S">AR_ISR_S1_QCU_TXEOL_S</dfn>	16</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_QCU_TXURN" data-ref="_M/AR_ISR_S2_QCU_TXURN">AR_ISR_S2_QCU_TXURN</dfn>	0x000003FF /* Mask for TXURN (QCU 0-9) */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_MCABT" data-ref="_M/AR_ISR_S2_MCABT">AR_ISR_S2_MCABT</dfn>		0x00010000 /* Master cycle abort interrupt */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_SSERR" data-ref="_M/AR_ISR_S2_SSERR">AR_ISR_S2_SSERR</dfn>		0x00020000 /* SERR interrupt */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_DPERR" data-ref="_M/AR_ISR_S2_DPERR">AR_ISR_S2_DPERR</dfn>		0x00040000 /* PCI bus parity error */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_TIM" data-ref="_M/AR_ISR_S2_TIM">AR_ISR_S2_TIM</dfn>		0x01000000 /* TIM */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_CABEND" data-ref="_M/AR_ISR_S2_CABEND">AR_ISR_S2_CABEND</dfn>	0x02000000 /* CABEND */</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_DTIMSYNC" data-ref="_M/AR_ISR_S2_DTIMSYNC">AR_ISR_S2_DTIMSYNC</dfn>	0x04000000 /* DTIMSYNC */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_BCNTO" data-ref="_M/AR_ISR_S2_BCNTO">AR_ISR_S2_BCNTO</dfn>		0x08000000 /* BCNTO */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_CABTO" data-ref="_M/AR_ISR_S2_CABTO">AR_ISR_S2_CABTO</dfn>		0x10000000 /* CABTO */</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_DTIM" data-ref="_M/AR_ISR_S2_DTIM">AR_ISR_S2_DTIM</dfn>		0x20000000 /* DTIM */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_TSFOOR" data-ref="_M/AR_ISR_S2_TSFOOR">AR_ISR_S2_TSFOOR</dfn>	0x40000000 /* TSF OOR */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_TBTT" data-ref="_M/AR_ISR_S2_TBTT">AR_ISR_S2_TBTT</dfn>		0x80000000 /* TBTT timer */</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBROVF" data-ref="_M/AR_ISR_S3_QCU_QCBROVF">AR_ISR_S3_QCU_QCBROVF</dfn>	0x000003FF /* Mask for QCBROVF (QCU 0-9) */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBRURN" data-ref="_M/AR_ISR_S3_QCU_QCBRURN">AR_ISR_S3_QCU_QCBRURN</dfn>	0x03FF0000 /* Mask for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_QCU_QTRIG" data-ref="_M/AR_ISR_S4_QCU_QTRIG">AR_ISR_S4_QCU_QTRIG</dfn>	0x000003FF /* Mask for QTRIG (QCU 0-9) */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_RESV0" data-ref="_M/AR_ISR_S4_RESV0">AR_ISR_S4_RESV0</dfn>		0xFFFFFC00 /* Reserved */</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/*</i></td></tr>
<tr><th id="476">476</th><td><i> * Interrupt Mask Registers</i></td></tr>
<tr><th id="477">477</th><td><i> *</i></td></tr>
<tr><th id="478">478</th><td><i> * Only the bits in the IMR control whether the MAC's INTA#</i></td></tr>
<tr><th id="479">479</th><td><i> * output will be asserted.  The bits in the secondary interrupt</i></td></tr>
<tr><th id="480">480</th><td><i> * mask registers control what bits get set in the primary</i></td></tr>
<tr><th id="481">481</th><td><i> * interrupt status register; however the IMR_S* registers</i></td></tr>
<tr><th id="482">482</th><td><i> * DO NOT determine whether INTA# is asserted.</i></td></tr>
<tr><th id="483">483</th><td><i> */</i></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXOK" data-ref="_M/AR_IMR_RXOK">AR_IMR_RXOK</dfn>	0x00000001 /* At least one frame received sans errors */</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXDESC" data-ref="_M/AR_IMR_RXDESC">AR_IMR_RXDESC</dfn>	0x00000002 /* Receive interrupt request */</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXERR" data-ref="_M/AR_IMR_RXERR">AR_IMR_RXERR</dfn>	0x00000004 /* Receive error interrupt */</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXNOPKT" data-ref="_M/AR_IMR_RXNOPKT">AR_IMR_RXNOPKT</dfn>	0x00000008 /* No frame received within timeout clock */</u></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXEOL" data-ref="_M/AR_IMR_RXEOL">AR_IMR_RXEOL</dfn>	0x00000010 /* Received descriptor empty interrupt */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXORN" data-ref="_M/AR_IMR_RXORN">AR_IMR_RXORN</dfn>	0x00000020 /* Receive FIFO overrun interrupt */</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXOK" data-ref="_M/AR_IMR_TXOK">AR_IMR_TXOK</dfn>	0x00000040 /* Transmit okay interrupt */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXDESC" data-ref="_M/AR_IMR_TXDESC">AR_IMR_TXDESC</dfn>	0x00000080 /* Transmit interrupt request */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXERR" data-ref="_M/AR_IMR_TXERR">AR_IMR_TXERR</dfn>	0x00000100 /* Transmit error interrupt */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXNOPKT" data-ref="_M/AR_IMR_TXNOPKT">AR_IMR_TXNOPKT</dfn>	0x00000200 /* No frame transmitted interrupt */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXEOL" data-ref="_M/AR_IMR_TXEOL">AR_IMR_TXEOL</dfn>	0x00000400 /* Transmit descriptor empty interrupt */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXURN" data-ref="_M/AR_IMR_TXURN">AR_IMR_TXURN</dfn>	0x00000800 /* Transmit FIFO underrun interrupt */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_MIB" data-ref="_M/AR_IMR_MIB">AR_IMR_MIB</dfn>	0x00001000 /* MIB interrupt - see MIBC */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWI" data-ref="_M/AR_IMR_SWI">AR_IMR_SWI</dfn>	0x00002000 /* Software interrupt */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXPHY" data-ref="_M/AR_IMR_RXPHY">AR_IMR_RXPHY</dfn>	0x00004000 /* PHY receive error interrupt */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXKCM" data-ref="_M/AR_IMR_RXKCM">AR_IMR_RXKCM</dfn>	0x00008000 /* Key-cache miss interrupt */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWBA" data-ref="_M/AR_IMR_SWBA">AR_IMR_SWBA</dfn>	0x00010000 /* Software beacon alert interrupt */</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BRSSI" data-ref="_M/AR_IMR_BRSSI">AR_IMR_BRSSI</dfn>	0x00020000 /* Beacon threshold interrupt */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BMISS" data-ref="_M/AR_IMR_BMISS">AR_IMR_BMISS</dfn>	0x00040000 /* Beacon missed interrupt */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_HIUERR" data-ref="_M/AR_IMR_HIUERR">AR_IMR_HIUERR</dfn>	0x00080000 /* An unexpected bus error has occurred */</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BNR" data-ref="_M/AR_IMR_BNR">AR_IMR_BNR</dfn>	0x00100000 /* BNR interrupt */</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXCHIRP" data-ref="_M/AR_IMR_RXCHIRP">AR_IMR_RXCHIRP</dfn>	0x00200000 /* RXCHIRP interrupt */</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BCNMISC" data-ref="_M/AR_IMR_BCNMISC">AR_IMR_BCNMISC</dfn>	0x00800000 /* Venice: BCNMISC */</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TIM" data-ref="_M/AR_IMR_TIM">AR_IMR_TIM</dfn>	0x00800000 /* TIM interrupt */</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_GPIO" data-ref="_M/AR_IMR_GPIO">AR_IMR_GPIO</dfn>	0x01000000 /* GPIO Interrupt */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QCBROVF" data-ref="_M/AR_IMR_QCBROVF">AR_IMR_QCBROVF</dfn>	0x02000000 /* QCU CBR overflow interrupt */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QCBRURN" data-ref="_M/AR_IMR_QCBRURN">AR_IMR_QCBRURN</dfn>	0x04000000 /* QCU CBR underrun interrupt */</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QTRIG" data-ref="_M/AR_IMR_QTRIG">AR_IMR_QTRIG</dfn>	0x08000000 /* QCU scheduling trigger interrupt */</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RESV0" data-ref="_M/AR_IMR_RESV0">AR_IMR_RESV0</dfn>	0xF0000000 /* Reserved */</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXOK" data-ref="_M/AR_IMR_S0_QCU_TXOK">AR_IMR_S0_QCU_TXOK</dfn>	0x000003FF /* TXOK (QCU 0-9) */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXOK_S" data-ref="_M/AR_IMR_S0_QCU_TXOK_S">AR_IMR_S0_QCU_TXOK_S</dfn>	0</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXDESC" data-ref="_M/AR_IMR_S0_QCU_TXDESC">AR_IMR_S0_QCU_TXDESC</dfn>	0x03FF0000 /* TXDESC (QCU 0-9) */</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXDESC_S" data-ref="_M/AR_IMR_S0_QCU_TXDESC_S">AR_IMR_S0_QCU_TXDESC_S</dfn>	16</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXERR" data-ref="_M/AR_IMR_S1_QCU_TXERR">AR_IMR_S1_QCU_TXERR</dfn>	0x000003FF /* TXERR (QCU 0-9) */</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXERR_S" data-ref="_M/AR_IMR_S1_QCU_TXERR_S">AR_IMR_S1_QCU_TXERR_S</dfn>	0</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXEOL" data-ref="_M/AR_IMR_S1_QCU_TXEOL">AR_IMR_S1_QCU_TXEOL</dfn>	0x03FF0000 /* TXEOL (QCU 0-9) */</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXEOL_S" data-ref="_M/AR_IMR_S1_QCU_TXEOL_S">AR_IMR_S1_QCU_TXEOL_S</dfn>	16</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_QCU_TXURN" data-ref="_M/AR_IMR_S2_QCU_TXURN">AR_IMR_S2_QCU_TXURN</dfn>	0x000003FF /* Mask for TXURN (QCU 0-9) */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_QCU_TXURN_S" data-ref="_M/AR_IMR_S2_QCU_TXURN_S">AR_IMR_S2_QCU_TXURN_S</dfn>	0</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_MCABT" data-ref="_M/AR_IMR_S2_MCABT">AR_IMR_S2_MCABT</dfn>		0x00010000 /* Master cycle abort interrupt */</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_SSERR" data-ref="_M/AR_IMR_S2_SSERR">AR_IMR_S2_SSERR</dfn>		0x00020000 /* SERR interrupt */</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_DPERR" data-ref="_M/AR_IMR_S2_DPERR">AR_IMR_S2_DPERR</dfn>		0x00040000 /* PCI bus parity error */</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_TIM" data-ref="_M/AR_IMR_S2_TIM">AR_IMR_S2_TIM</dfn>		0x01000000 /* TIM */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_CABEND" data-ref="_M/AR_IMR_S2_CABEND">AR_IMR_S2_CABEND</dfn>	0x02000000 /* CABEND */</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_DTIMSYNC" data-ref="_M/AR_IMR_S2_DTIMSYNC">AR_IMR_S2_DTIMSYNC</dfn>	0x04000000 /* DTIMSYNC */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_BCNTO" data-ref="_M/AR_IMR_S2_BCNTO">AR_IMR_S2_BCNTO</dfn>		0x08000000 /* BCNTO */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_CABTO" data-ref="_M/AR_IMR_S2_CABTO">AR_IMR_S2_CABTO</dfn>		0x10000000 /* CABTO */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_DTIM" data-ref="_M/AR_IMR_S2_DTIM">AR_IMR_S2_DTIM</dfn>		0x20000000 /* DTIM */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_TSFOOR" data-ref="_M/AR_IMR_S2_TSFOOR">AR_IMR_S2_TSFOOR</dfn>	0x40000000 /* TSF OOR */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_TBTT" data-ref="_M/AR_IMR_S2_TBTT">AR_IMR_S2_TBTT</dfn>		0x80000000 /* TBTT timer */</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i>/* AR_IMR_SR2 bits that correspond to AR_IMR_BCNMISC */</i></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SR2_BCNMISC" data-ref="_M/AR_IMR_SR2_BCNMISC">AR_IMR_SR2_BCNMISC</dfn> \</u></td></tr>
<tr><th id="540">540</th><td><u>	(AR_IMR_S2_TIM | AR_IMR_S2_DTIM | AR_IMR_S2_DTIMSYNC | \</u></td></tr>
<tr><th id="541">541</th><td><u>	 AR_IMR_S2_CABEND | AR_IMR_S2_CABTO  | AR_IMR_S2_TSFOOR | \</u></td></tr>
<tr><th id="542">542</th><td><u>	 AR_IMR_S2_TBTT)</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBROVF" data-ref="_M/AR_IMR_S3_QCU_QCBROVF">AR_IMR_S3_QCU_QCBROVF</dfn>	0x000003FF /* Mask for QCBROVF (QCU 0-9) */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBRURN" data-ref="_M/AR_IMR_S3_QCU_QCBRURN">AR_IMR_S3_QCU_QCBRURN</dfn>	0x03FF0000 /* Mask for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBRURN_S" data-ref="_M/AR_IMR_S3_QCU_QCBRURN_S">AR_IMR_S3_QCU_QCBRURN_S</dfn>	16         /* Shift for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4_QCU_QTRIG" data-ref="_M/AR_IMR_S4_QCU_QTRIG">AR_IMR_S4_QCU_QTRIG</dfn>	0x000003FF /* Mask for QTRIG (QCU 0-9) */</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4_RESV0" data-ref="_M/AR_IMR_S4_RESV0">AR_IMR_S4_RESV0</dfn>		0xFFFFFC00 /* Reserved */</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i>/* QCU registers */</i></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/AR_NUM_QCU" data-ref="_M/AR_NUM_QCU">AR_NUM_QCU</dfn>	10     /* Only use QCU 0-9 for forward QCU compatibility */</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_0" data-ref="_M/AR_QCU_0">AR_QCU_0</dfn>	0x0001</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_1" data-ref="_M/AR_QCU_1">AR_QCU_1</dfn>	0x0002</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_2" data-ref="_M/AR_QCU_2">AR_QCU_2</dfn>	0x0004</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_3" data-ref="_M/AR_QCU_3">AR_QCU_3</dfn>	0x0008</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_4" data-ref="_M/AR_QCU_4">AR_QCU_4</dfn>	0x0010</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_5" data-ref="_M/AR_QCU_5">AR_QCU_5</dfn>	0x0020</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_6" data-ref="_M/AR_QCU_6">AR_QCU_6</dfn>	0x0040</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_7" data-ref="_M/AR_QCU_7">AR_QCU_7</dfn>	0x0080</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_8" data-ref="_M/AR_QCU_8">AR_QCU_8</dfn>	0x0100</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_9" data-ref="_M/AR_QCU_9">AR_QCU_9</dfn>	0x0200</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_INTERVAL" data-ref="_M/AR_Q_CBRCFG_CBR_INTERVAL">AR_Q_CBRCFG_CBR_INTERVAL</dfn>	0x00FFFFFF /* Mask for CBR interval (us) */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_INTERVAL_S" data-ref="_M/AR_Q_CBRCFG_CBR_INTERVAL_S">AR_Q_CBRCFG_CBR_INTERVAL_S</dfn>      0   /* Shift for CBR interval */</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_OVF_THRESH" data-ref="_M/AR_Q_CBRCFG_CBR_OVF_THRESH">AR_Q_CBRCFG_CBR_OVF_THRESH</dfn>	0xFF000000 /* Mask for CBR overflow threshold */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_OVF_THRESH_S" data-ref="_M/AR_Q_CBRCFG_CBR_OVF_THRESH_S">AR_Q_CBRCFG_CBR_OVF_THRESH_S</dfn>    24  /* Shift for CBR overflow thresh */</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_INT" data-ref="_M/AR_Q_RDYTIMECFG_INT">AR_Q_RDYTIMECFG_INT</dfn>	0x00FFFFFF /* CBR interval (us) */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/AR_Q_RDYTIMECFG_INT_S" data-ref="_M/AR_Q_RDYTIMECFG_INT_S">AR_Q_RDYTIMECFG_INT_S</dfn>   0  // Shift for ReadyTime Interval (us) */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_ENA" data-ref="_M/AR_Q_RDYTIMECFG_ENA">AR_Q_RDYTIMECFG_ENA</dfn>	0x01000000 /* CBR enable */</u></td></tr>
<tr><th id="572">572</th><td><i>/* bits 25-31 are reserved */</i></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP" data-ref="_M/AR_Q_MISC_FSP">AR_Q_MISC_FSP</dfn>		0x0000000F /* Frame Scheduling Policy mask */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_ASAP" data-ref="_M/AR_Q_MISC_FSP_ASAP">AR_Q_MISC_FSP_ASAP</dfn>		0	/* ASAP */</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_CBR" data-ref="_M/AR_Q_MISC_FSP_CBR">AR_Q_MISC_FSP_CBR</dfn>		1	/* CBR */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_DBA_GATED" data-ref="_M/AR_Q_MISC_FSP_DBA_GATED">AR_Q_MISC_FSP_DBA_GATED</dfn>		2	/* DMA Beacon Alert gated */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_TIM_GATED" data-ref="_M/AR_Q_MISC_FSP_TIM_GATED">AR_Q_MISC_FSP_TIM_GATED</dfn>		3	/* TIM gated */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED" data-ref="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED">AR_Q_MISC_FSP_BEACON_SENT_GATED</dfn>	4	/* Beacon-sent-gated */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_S" data-ref="_M/AR_Q_MISC_FSP_S">AR_Q_MISC_FSP_S</dfn>		0</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_ONE_SHOT_EN" data-ref="_M/AR_Q_MISC_ONE_SHOT_EN">AR_Q_MISC_ONE_SHOT_EN</dfn>	0x00000010 /* OneShot enable */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS1" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS1">AR_Q_MISC_CBR_INCR_DIS1</dfn>	0x00000020 /* Disable CBR expired counter incr</u></td></tr>
<tr><th id="583">583</th><td><u>					      (empty q) */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS0" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS0">AR_Q_MISC_CBR_INCR_DIS0</dfn>	0x00000040 /* Disable CBR expired counter incr</u></td></tr>
<tr><th id="585">585</th><td><u>					      (empty beacon q) */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_BEACON_USE" data-ref="_M/AR_Q_MISC_BEACON_USE">AR_Q_MISC_BEACON_USE</dfn>	0x00000080 /* Beacon use indication */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT" data-ref="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT">AR_Q_MISC_CBR_EXP_CNTR_LIMIT</dfn>	0x00000100 /* CBR expired counter limit enable */</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RDYTIME_EXP_POLICY" data-ref="_M/AR_Q_MISC_RDYTIME_EXP_POLICY">AR_Q_MISC_RDYTIME_EXP_POLICY</dfn>	0x00000200 /* Enable TXE cleared on ReadyTime expired or VEOL */</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RESET_CBR_EXP_CTR" data-ref="_M/AR_Q_MISC_RESET_CBR_EXP_CTR">AR_Q_MISC_RESET_CBR_EXP_CTR</dfn>	0x00000400 /* Reset CBR expired counter */</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ" data-ref="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ">AR_Q_MISC_DCU_EARLY_TERM_REQ</dfn>	0x00000800 /* DCU frame early termination request control */</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_QCU_COMP_EN" data-ref="_M/AR_Q_MISC_QCU_COMP_EN">AR_Q_MISC_QCU_COMP_EN</dfn>	0x00001000 /* QCU frame compression enable */</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RESV0" data-ref="_M/AR_Q_MISC_RESV0">AR_Q_MISC_RESV0</dfn>		0xFFFFF000 /* Reserved */</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_PEND_FR_CNT" data-ref="_M/AR_Q_STS_PEND_FR_CNT">AR_Q_STS_PEND_FR_CNT</dfn>	0x00000003 /* Mask for Pending Frame Count */</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_RESV0" data-ref="_M/AR_Q_STS_RESV0">AR_Q_STS_RESV0</dfn>		0x000000FC /* Reserved */</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_CBR_EXP_CNT" data-ref="_M/AR_Q_STS_CBR_EXP_CNT">AR_Q_STS_CBR_EXP_CNT</dfn>	0x0000FF00 /* Mask for CBR expired counter */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_RESV1" data-ref="_M/AR_Q_STS_RESV1">AR_Q_STS_RESV1</dfn>		0xFFFF0000 /* Reserved */</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/* DCU registers */</i></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/AR_NUM_DCU" data-ref="_M/AR_NUM_DCU">AR_NUM_DCU</dfn>	10     /* Only use 10 DCU's for forward QCU/DCU compatibility */</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_0" data-ref="_M/AR_DCU_0">AR_DCU_0</dfn>	0x0001</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_1" data-ref="_M/AR_DCU_1">AR_DCU_1</dfn>	0x0002</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_2" data-ref="_M/AR_DCU_2">AR_DCU_2</dfn>	0x0004</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_3" data-ref="_M/AR_DCU_3">AR_DCU_3</dfn>	0x0008</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_4" data-ref="_M/AR_DCU_4">AR_DCU_4</dfn>	0x0010</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_5" data-ref="_M/AR_DCU_5">AR_DCU_5</dfn>	0x0020</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_6" data-ref="_M/AR_DCU_6">AR_DCU_6</dfn>	0x0040</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_7" data-ref="_M/AR_DCU_7">AR_DCU_7</dfn>	0x0080</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_8" data-ref="_M/AR_DCU_8">AR_DCU_8</dfn>	0x0100</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_9" data-ref="_M/AR_DCU_9">AR_DCU_9</dfn>	0x0200</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/AR_D_QCUMASK" data-ref="_M/AR_D_QCUMASK">AR_D_QCUMASK</dfn>		0x000003FF /* Mask for QCU Mask (QCU 0-9) */</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/AR_D_QCUMASK_RESV0" data-ref="_M/AR_D_QCUMASK_RESV0">AR_D_QCUMASK_RESV0</dfn>	0xFFFFFC00 /* Reserved */</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN" data-ref="_M/AR_D_LCL_IFS_CWMIN">AR_D_LCL_IFS_CWMIN</dfn>	0x000003FF /* Mask for CW_MIN */</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN_S" data-ref="_M/AR_D_LCL_IFS_CWMIN_S">AR_D_LCL_IFS_CWMIN_S</dfn>	0</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX" data-ref="_M/AR_D_LCL_IFS_CWMAX">AR_D_LCL_IFS_CWMAX</dfn>	0x000FFC00 /* Mask for CW_MAX */</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX_S" data-ref="_M/AR_D_LCL_IFS_CWMAX_S">AR_D_LCL_IFS_CWMAX_S</dfn>	10</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS" data-ref="_M/AR_D_LCL_IFS_AIFS">AR_D_LCL_IFS_AIFS</dfn>	0x0FF00000 /* Mask for AIFS */</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS_S" data-ref="_M/AR_D_LCL_IFS_AIFS_S">AR_D_LCL_IFS_AIFS_S</dfn>	20</u></td></tr>
<tr><th id="621">621</th><td><i>/*</i></td></tr>
<tr><th id="622">622</th><td><i> *  Note:  even though this field is 8 bits wide the</i></td></tr>
<tr><th id="623">623</th><td><i> *  maximum supported AIFS value is 0xfc.  Setting the AIFS value</i></td></tr>
<tr><th id="624">624</th><td><i> *  to 0xfd 0xfe, or 0xff will not work correctly and will cause</i></td></tr>
<tr><th id="625">625</th><td><i> *  the DCU to hang.</i></td></tr>
<tr><th id="626">626</th><td><i> */</i></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_RESV0" data-ref="_M/AR_D_LCL_IFS_RESV0">AR_D_LCL_IFS_RESV0</dfn>	0xF0000000 /* Reserved */</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH">AR_D_RETRY_LIMIT_FR_SH</dfn>	0x0000000F /* frame short retry limit */</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH_S">AR_D_RETRY_LIMIT_FR_SH_S</dfn>	0</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_LG" data-ref="_M/AR_D_RETRY_LIMIT_FR_LG">AR_D_RETRY_LIMIT_FR_LG</dfn>	0x000000F0 /* frame long retry limit */</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_LG_S" data-ref="_M/AR_D_RETRY_LIMIT_FR_LG_S">AR_D_RETRY_LIMIT_FR_LG_S</dfn>	4</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH">AR_D_RETRY_LIMIT_STA_SH</dfn>	0x00003F00 /* station short retry limit */</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH_S">AR_D_RETRY_LIMIT_STA_SH_S</dfn>	8</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG">AR_D_RETRY_LIMIT_STA_LG</dfn>	0x000FC000 /* station short retry limit */</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG_S">AR_D_RETRY_LIMIT_STA_LG_S</dfn>	14</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_RESV0" data-ref="_M/AR_D_RETRY_LIMIT_RESV0">AR_D_RETRY_LIMIT_RESV0</dfn>		0xFFF00000 /* Reserved */</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_DUR" data-ref="_M/AR_D_CHNTIME_DUR">AR_D_CHNTIME_DUR</dfn>		0x000FFFFF /* ChannelTime duration (us) */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/AR_D_CHNTIME_DUR_S" data-ref="_M/AR_D_CHNTIME_DUR_S">AR_D_CHNTIME_DUR_S</dfn>              0 /* Shift for ChannelTime duration */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_EN" data-ref="_M/AR_D_CHNTIME_EN">AR_D_CHNTIME_EN</dfn>			0x00100000 /* ChannelTime enable */</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_RESV0" data-ref="_M/AR_D_CHNTIME_RESV0">AR_D_CHNTIME_RESV0</dfn>		0xFFE00000 /* Reserved */</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BKOFF_THRESH" data-ref="_M/AR_D_MISC_BKOFF_THRESH">AR_D_MISC_BKOFF_THRESH</dfn>	0x0000003F /* Backoff threshold */</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ETS_RTS" data-ref="_M/AR_D_MISC_ETS_RTS">AR_D_MISC_ETS_RTS</dfn>		0x00000040 /* End of transmission series</u></td></tr>
<tr><th id="646">646</th><td><u>						      station RTS/data failure</u></td></tr>
<tr><th id="647">647</th><td><u>						      count reset policy */</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ETS_CW" data-ref="_M/AR_D_MISC_ETS_CW">AR_D_MISC_ETS_CW</dfn>		0x00000080 /* End of transmission series</u></td></tr>
<tr><th id="649">649</th><td><u>						      CW reset policy */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_FRAG_WAIT_EN" data-ref="_M/AR_D_MISC_FRAG_WAIT_EN">AR_D_MISC_FRAG_WAIT_EN</dfn>          0x00000100 /* Wait for next fragment */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_FRAG_BKOFF_EN" data-ref="_M/AR_D_MISC_FRAG_BKOFF_EN">AR_D_MISC_FRAG_BKOFF_EN</dfn>         0x00000200 /* Backoff during a frag burst */</u></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_HCF_POLL_EN" data-ref="_M/AR_D_MISC_HCF_POLL_EN">AR_D_MISC_HCF_POLL_EN</dfn>		0x00000800 /* HFC poll enable */</u></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BKOFF_PERSISTENCE" data-ref="_M/AR_D_MISC_BKOFF_PERSISTENCE">AR_D_MISC_BKOFF_PERSISTENCE</dfn>	0x00001000 /* Backoff persistence factor</u></td></tr>
<tr><th id="654">654</th><td><u>						      setting */</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_FR_PREFETCH_EN" data-ref="_M/AR_D_MISC_FR_PREFETCH_EN">AR_D_MISC_FR_PREFETCH_EN</dfn>	0x00002000 /* Frame prefetch enable */</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING">AR_D_MISC_VIR_COL_HANDLING</dfn>	0x0000C000 /* Mask for Virtual collision</u></td></tr>
<tr><th id="657">657</th><td><u>						      handling policy */</u></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_S" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_S">AR_D_MISC_VIR_COL_HANDLING_S</dfn>	14</u></td></tr>
<tr><th id="659">659</th><td><i>/* FOO redefined for venice CW increment policy */</i></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_DEFAULT" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_DEFAULT">AR_D_MISC_VIR_COL_HANDLING_DEFAULT</dfn>	0	/* Normal */</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE">AR_D_MISC_VIR_COL_HANDLING_IGNORE</dfn>	1	/* Ignore */</u></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BEACON_USE" data-ref="_M/AR_D_MISC_BEACON_USE">AR_D_MISC_BEACON_USE</dfn>		0x00010000 /* Beacon use indication */</u></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL">AR_D_MISC_ARB_LOCKOUT_CNTRL</dfn>	0x00060000 /* DCU arbiter lockout ctl */</u></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S">AR_D_MISC_ARB_LOCKOUT_CNTRL_S</dfn>	17         /* DCU arbiter lockout ctl */</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE">AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE</dfn>	0	/* No lockout */</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR">AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR</dfn>	1	/* Intra-frame */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL">AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL</dfn>	2	/* Global */</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE">AR_D_MISC_ARB_LOCKOUT_IGNORE</dfn>	0x00080000 /* DCU arbiter lockout ignore control */</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_SEQ_NUM_INCR_DIS" data-ref="_M/AR_D_MISC_SEQ_NUM_INCR_DIS">AR_D_MISC_SEQ_NUM_INCR_DIS</dfn>	0x00100000 /* Sequence number increment disable */</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_POST_FR_BKOFF_DIS" data-ref="_M/AR_D_MISC_POST_FR_BKOFF_DIS">AR_D_MISC_POST_FR_BKOFF_DIS</dfn>	0x00200000 /* Post-frame backoff disable */</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIRT_COLL_POLICY" data-ref="_M/AR_D_MISC_VIRT_COLL_POLICY">AR_D_MISC_VIRT_COLL_POLICY</dfn>	0x00400000 /* Virtual coll. handling policy */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BLOWN_IFS_POLICY" data-ref="_M/AR_D_MISC_BLOWN_IFS_POLICY">AR_D_MISC_BLOWN_IFS_POLICY</dfn>	0x00800000 /* Blown IFS handling policy */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_RESV0" data-ref="_M/AR_D_MISC_RESV0">AR_D_MISC_RESV0</dfn>			0xFE000000 /* Reserved */</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/AR_D_SEQNUM_RESV0" data-ref="_M/AR_D_SEQNUM_RESV0">AR_D_SEQNUM_RESV0</dfn>	0xFFFFF000 /* Reserved */</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL" data-ref="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL">AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL</dfn>	0x00000007 /* LFSR slice select */</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_TURBO_MODE" data-ref="_M/AR_D_GBL_IFS_MISC_TURBO_MODE">AR_D_GBL_IFS_MISC_TURBO_MODE</dfn>	0x00000008 /* Turbo mode indication */</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC" data-ref="_M/AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC">AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC</dfn>	0x000003F0 /* SIFS duration (us) */</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_USEC_DURATION" data-ref="_M/AR_D_GBL_IFS_MISC_USEC_DURATION">AR_D_GBL_IFS_MISC_USEC_DURATION</dfn>	0x000FFC00 /* microsecond duration */</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_USEC_DURATION_S" data-ref="_M/AR_D_GBL_IFS_MISC_USEC_DURATION_S">AR_D_GBL_IFS_MISC_USEC_DURATION_S</dfn> 10</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY" data-ref="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY">AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY</dfn>	0x00300000 /* DCU arbiter delay */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_RESV0" data-ref="_M/AR_D_GBL_IFS_MISC_RESV0">AR_D_GBL_IFS_MISC_RESV0</dfn>	0xFFC00000 /* Reserved */</u></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><i>/* DMA &amp; PCI Registers in PCI space (usable during sleep) */</i></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_MAC" data-ref="_M/AR_RC_MAC">AR_RC_MAC</dfn>		0x00000001 /* MAC reset */</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_BB" data-ref="_M/AR_RC_BB">AR_RC_BB</dfn>		0x00000002 /* Baseband reset */</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RESV0" data-ref="_M/AR_RC_RESV0">AR_RC_RESV0</dfn>		0x00000004 /* Reserved */</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RESV1" data-ref="_M/AR_RC_RESV1">AR_RC_RESV1</dfn>		0x00000008 /* Reserved */</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_PCI" data-ref="_M/AR_RC_PCI">AR_RC_PCI</dfn>		0x00000010 /* PCI-core reset */</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDUR" data-ref="_M/AR_SCR_SLDUR">AR_SCR_SLDUR</dfn>		0x0000ffff /* sleep duration, units of 128us */</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDUR_S" data-ref="_M/AR_SCR_SLDUR_S">AR_SCR_SLDUR_S</dfn>		0</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE" data-ref="_M/AR_SCR_SLE">AR_SCR_SLE</dfn>		0x00030000 /* sleep enable */</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_S" data-ref="_M/AR_SCR_SLE_S">AR_SCR_SLE_S</dfn>		16</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_WAKE" data-ref="_M/AR_SCR_SLE_WAKE">AR_SCR_SLE_WAKE</dfn>		0 	/* force wake */</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_SLP" data-ref="_M/AR_SCR_SLE_SLP">AR_SCR_SLE_SLP</dfn>		1	/* force sleep */</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_NORM" data-ref="_M/AR_SCR_SLE_NORM">AR_SCR_SLE_NORM</dfn>		2	/* sleep logic normal operation */</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDTP" data-ref="_M/AR_SCR_SLDTP">AR_SCR_SLDTP</dfn>		0x00040000 /* sleep duration timing policy */</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDWP" data-ref="_M/AR_SCR_SLDWP">AR_SCR_SLDWP</dfn>		0x00080000 /* sleep duration write policy */</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLEPOL" data-ref="_M/AR_SCR_SLEPOL">AR_SCR_SLEPOL</dfn>		0x00100000 /* sleep policy mode */</u></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_MIBIE" data-ref="_M/AR_SCR_MIBIE">AR_SCR_MIBIE</dfn>		0x00200000 /* sleep perf cntrs MIB intr ena */</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_UNKNOWN" data-ref="_M/AR_SCR_UNKNOWN">AR_SCR_UNKNOWN</dfn>		0x00400000</u></td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND_TRUE" data-ref="_M/AR_INTPEND_TRUE">AR_INTPEND_TRUE</dfn>		0x00000001 /* interrupt pending */</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR_SLEEP" data-ref="_M/AR_SFR_SLEEP">AR_SFR_SLEEP</dfn>		0x00000001 /* force sleep */</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SCLK_SEL" data-ref="_M/AR_PCICFG_SCLK_SEL">AR_PCICFG_SCLK_SEL</dfn>	0x00000002 /* sleep clock select */</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SCLK_SEL_S" data-ref="_M/AR_PCICFG_SCLK_SEL_S">AR_PCICFG_SCLK_SEL_S</dfn>	1</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_CLKRUNEN" data-ref="_M/AR_PCICFG_CLKRUNEN">AR_PCICFG_CLKRUNEN</dfn>	0x00000004 /* enable PCI CLKRUN function */</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE" data-ref="_M/AR_PCICFG_EEPROM_SIZE">AR_PCICFG_EEPROM_SIZE</dfn>	0x00000018 /* Mask for EEPROM size */</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_4" data-ref="_M/AR_PCICFG_EEPROM_SIZE_4">AR_PCICFG_EEPROM_SIZE_4</dfn>		0	/* EEPROM size 4 Kbit */</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_8K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_8K">AR_PCICFG_EEPROM_SIZE_8K</dfn>	1	/* EEPROM size 8 Kbit */</u></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_16K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_16K">AR_PCICFG_EEPROM_SIZE_16K</dfn>	2	/* EEPROM size 16 Kbit */</u></td></tr>
<tr><th id="716">716</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_FAILED" data-ref="_M/AR_PCICFG_EEPROM_SIZE_FAILED">AR_PCICFG_EEPROM_SIZE_FAILED</dfn>	3	/* Failure */</u></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_S" data-ref="_M/AR_PCICFG_EEPROM_SIZE_S">AR_PCICFG_EEPROM_SIZE_S</dfn>	3</u></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL" data-ref="_M/AR_PCICFG_LEDCTL">AR_PCICFG_LEDCTL</dfn>	0x00000060 /* LED control Status */</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_NONE" data-ref="_M/AR_PCICFG_LEDCTL_NONE">AR_PCICFG_LEDCTL_NONE</dfn>	0	   /* STA is not associated or trying */</u></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_PEND" data-ref="_M/AR_PCICFG_LEDCTL_PEND">AR_PCICFG_LEDCTL_PEND</dfn>	1	   /* STA is trying to associate */</u></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_ASSOC" data-ref="_M/AR_PCICFG_LEDCTL_ASSOC">AR_PCICFG_LEDCTL_ASSOC</dfn>	2	   /* STA is associated */</u></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_S" data-ref="_M/AR_PCICFG_LEDCTL_S">AR_PCICFG_LEDCTL_S</dfn>	5</u></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_PCI_BUS_SEL" data-ref="_M/AR_PCICFG_PCI_BUS_SEL">AR_PCICFG_PCI_BUS_SEL</dfn>	0x00000380 /* PCI observation bus mux select */</u></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_DIS_CBE_FIX" data-ref="_M/AR_PCICFG_DIS_CBE_FIX">AR_PCICFG_DIS_CBE_FIX</dfn>	0x00000400 /* Disable fix for bad PCI CBE# generation */</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INTEN" data-ref="_M/AR_PCICFG_SL_INTEN">AR_PCICFG_SL_INTEN</dfn>	0x00000800 /* enable interrupt line assertion when asleep */</u></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RETRYFIXEN" data-ref="_M/AR_PCICFG_RETRYFIXEN">AR_PCICFG_RETRYFIXEN</dfn>	0x00001000 /* Enable PCI core retry fix */</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INPEN" data-ref="_M/AR_PCICFG_SL_INPEN">AR_PCICFG_SL_INPEN</dfn>	0x00002000 /* Force asleep when an interrupt is pending */</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RESV1" data-ref="_M/AR_PCICFG_RESV1">AR_PCICFG_RESV1</dfn>		0x0000C000 /* Reserved */</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SPWR_DN" data-ref="_M/AR_PCICFG_SPWR_DN">AR_PCICFG_SPWR_DN</dfn>	0x00010000 /* mask for sleep/awake indication */</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE" data-ref="_M/AR_PCICFG_LEDMODE">AR_PCICFG_LEDMODE</dfn>	0x000E0000 /* LED mode */</u></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_PROP" data-ref="_M/AR_PCICFG_LEDMODE_PROP">AR_PCICFG_LEDMODE_PROP</dfn>	0	   /* Blink prop to filtered tx/rx */</u></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_RPROP" data-ref="_M/AR_PCICFG_LEDMODE_RPROP">AR_PCICFG_LEDMODE_RPROP</dfn>	1	   /* Blink prop to unfiltered tx/rx */</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_SPLIT" data-ref="_M/AR_PCICFG_LEDMODE_SPLIT">AR_PCICFG_LEDMODE_SPLIT</dfn>	2	   /* Blink power for tx/net for rx */</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_RAND" data-ref="_M/AR_PCICFG_LEDMODE_RAND">AR_PCICFG_LEDMODE_RAND</dfn>	3	   /* Blink randomly */</u></td></tr>
<tr><th id="735">735</th><td><i>/* NB: s/w led control present in Hainan 1.1 and above */</i></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_OFF" data-ref="_M/AR_PCICFG_LEDMODE_OFF">AR_PCICFG_LEDMODE_OFF</dfn>	4	   /* s/w control + both led's off */</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_POWON" data-ref="_M/AR_PCICFG_LEDMODE_POWON">AR_PCICFG_LEDMODE_POWON</dfn>	5	   /* s/w control + power led on */</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_NETON" data-ref="_M/AR_PCICFG_LEDMODE_NETON">AR_PCICFG_LEDMODE_NETON</dfn>	6	   /* s/w control + network led on */</u></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_S" data-ref="_M/AR_PCICFG_LEDMODE_S">AR_PCICFG_LEDMODE_S</dfn>	17</u></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDBLINK" data-ref="_M/AR_PCICFG_LEDBLINK">AR_PCICFG_LEDBLINK</dfn>	0x00700000 /* LED blink threshold select */</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDBLINK_S" data-ref="_M/AR_PCICFG_LEDBLINK_S">AR_PCICFG_LEDBLINK_S</dfn>	20</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDSLOW" data-ref="_M/AR_PCICFG_LEDSLOW">AR_PCICFG_LEDSLOW</dfn>	0x00800000 /* LED slowest blink rate mode */</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDSLOW_S" data-ref="_M/AR_PCICFG_LEDSLOW_S">AR_PCICFG_LEDSLOW_S</dfn>	23</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SCLK_RATE_IND" data-ref="_M/AR_PCICFG_SCLK_RATE_IND">AR_PCICFG_SCLK_RATE_IND</dfn> 0x03000000 /* Sleep clock rate */</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SCLK_RATE_IND_S" data-ref="_M/AR_PCICFG_SCLK_RATE_IND_S">AR_PCICFG_SCLK_RATE_IND_S</dfn> 24</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RESV2" data-ref="_M/AR_PCICFG_RESV2">AR_PCICFG_RESV2</dfn>		0xFC000000 /* Reserved */</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_SHIFT" data-ref="_M/AR_GPIOCR_CR_SHIFT">AR_GPIOCR_CR_SHIFT</dfn>	2          /* Each CR is 2 bits */</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_N" data-ref="_M/AR_GPIOCR_CR_N">AR_GPIOCR_CR_N</dfn>(_g)	(0 &lt;&lt; (AR_GPIOCR_CR_SHIFT * (_g)))</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_0" data-ref="_M/AR_GPIOCR_CR_0">AR_GPIOCR_CR_0</dfn>(_g)	(1 &lt;&lt; (AR_GPIOCR_CR_SHIFT * (_g)))</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_1" data-ref="_M/AR_GPIOCR_CR_1">AR_GPIOCR_CR_1</dfn>(_g)	(2 &lt;&lt; (AR_GPIOCR_CR_SHIFT * (_g)))</u></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_A" data-ref="_M/AR_GPIOCR_CR_A">AR_GPIOCR_CR_A</dfn>(_g)	(3 &lt;&lt; (AR_GPIOCR_CR_SHIFT * (_g)))</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SHIFT" data-ref="_M/AR_GPIOCR_INT_SHIFT">AR_GPIOCR_INT_SHIFT</dfn>	12         /* Interrupt select field shifter */</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT" data-ref="_M/AR_GPIOCR_INT">AR_GPIOCR_INT</dfn>(_g)	((_g) &lt;&lt; AR_GPIOCR_INT_SHIFT)</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_MASK" data-ref="_M/AR_GPIOCR_INT_MASK">AR_GPIOCR_INT_MASK</dfn>	0x00007000 /* Interrupt select field mask */</u></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_ENA" data-ref="_M/AR_GPIOCR_INT_ENA">AR_GPIOCR_INT_ENA</dfn>	0x00008000 /* Enable GPIO Interrupt */</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELL" data-ref="_M/AR_GPIOCR_INT_SELL">AR_GPIOCR_INT_SELL</dfn>	0x00000000 /* Generate int if pin is low */</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELH" data-ref="_M/AR_GPIOCR_INT_SELH">AR_GPIOCR_INT_SELH</dfn>	0x00010000 /* Generate int if pin is high */</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL" data-ref="_M/AR_GPIOCR_INT_SEL">AR_GPIOCR_INT_SEL</dfn>	AR_GPIOCR_INT_SELH</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_ID" data-ref="_M/AR_SREV_ID">AR_SREV_ID</dfn>		0x000000FF /* Mask to read SREV info */</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_ID_S" data-ref="_M/AR_SREV_ID_S">AR_SREV_ID_S</dfn>		4	   /* Mask to shift Major Rev Info */</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION" data-ref="_M/AR_SREV_REVISION">AR_SREV_REVISION</dfn>	0x0000000F /* Mask for Chip revision level */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_MIN" data-ref="_M/AR_SREV_REVISION_MIN">AR_SREV_REVISION_MIN</dfn>	0	   /* lowest revision level */</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_MAX" data-ref="_M/AR_SREV_REVISION_MAX">AR_SREV_REVISION_MAX</dfn>	0xF	   /* highest revision level */</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_FPGA" data-ref="_M/AR_SREV_FPGA">AR_SREV_FPGA</dfn>		1</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_D2PLUS" data-ref="_M/AR_SREV_D2PLUS">AR_SREV_D2PLUS</dfn>		2</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_D2PLUS_MS" data-ref="_M/AR_SREV_D2PLUS_MS">AR_SREV_D2PLUS_MS</dfn>	3	/* metal spin */</u></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE" data-ref="_M/AR_SREV_CRETE">AR_SREV_CRETE</dfn>		4</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_MS" data-ref="_M/AR_SREV_CRETE_MS">AR_SREV_CRETE_MS</dfn>	5	/* FCS metal spin */</u></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_MS23" data-ref="_M/AR_SREV_CRETE_MS23">AR_SREV_CRETE_MS23</dfn>	7	/* 2.3 metal spin (6 skipped) */</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_23" data-ref="_M/AR_SREV_CRETE_23">AR_SREV_CRETE_23</dfn>	8	/* 2.3 full tape out */</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_GRIFFIN_LITE" data-ref="_M/AR_SREV_GRIFFIN_LITE">AR_SREV_GRIFFIN_LITE</dfn>	8</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_HAINAN" data-ref="_M/AR_SREV_HAINAN">AR_SREV_HAINAN</dfn>		9</u></td></tr>
<tr><th id="775">775</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CONDOR" data-ref="_M/AR_SREV_CONDOR">AR_SREV_CONDOR</dfn>		11</u></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION" data-ref="_M/AR_SREV_VERSION">AR_SREV_VERSION</dfn>	0x000000F0 /* Mask for Chip version */</u></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_CRETE" data-ref="_M/AR_SREV_VERSION_CRETE">AR_SREV_VERSION_CRETE</dfn>	0</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_MAUI_1" data-ref="_M/AR_SREV_VERSION_MAUI_1">AR_SREV_VERSION_MAUI_1</dfn>	1</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_MAUI_2" data-ref="_M/AR_SREV_VERSION_MAUI_2">AR_SREV_VERSION_MAUI_2</dfn>	2</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_SPIRIT" data-ref="_M/AR_SREV_VERSION_SPIRIT">AR_SREV_VERSION_SPIRIT</dfn>	3</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_OAHU" data-ref="_M/AR_SREV_VERSION_OAHU">AR_SREV_VERSION_OAHU</dfn>	4</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_VENICE" data-ref="_M/AR_SREV_VERSION_VENICE">AR_SREV_VERSION_VENICE</dfn>	5</u></td></tr>
<tr><th id="783">783</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_GRIFFIN" data-ref="_M/AR_SREV_VERSION_GRIFFIN">AR_SREV_VERSION_GRIFFIN</dfn>	7</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_CONDOR" data-ref="_M/AR_SREV_VERSION_CONDOR">AR_SREV_VERSION_CONDOR</dfn>	9</u></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_EAGLE" data-ref="_M/AR_SREV_VERSION_EAGLE">AR_SREV_VERSION_EAGLE</dfn>	10</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_COBRA" data-ref="_M/AR_SREV_VERSION_COBRA">AR_SREV_VERSION_COBRA</dfn>	11</u>	</td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_2413" data-ref="_M/AR_SREV_2413">AR_SREV_2413</dfn>		AR_SREV_VERSION_GRIFFIN</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_5413" data-ref="_M/AR_SREV_5413">AR_SREV_5413</dfn>	        AR_SREV_VERSION_EAGLE</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_2415" data-ref="_M/AR_SREV_2415">AR_SREV_2415</dfn>		AR_SREV_VERSION_COBRA</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_5424" data-ref="_M/AR_SREV_5424">AR_SREV_5424</dfn>		AR_SREV_VERSION_CONDOR</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_2425" data-ref="_M/AR_SREV_2425">AR_SREV_2425</dfn>		14	/* SWAN */</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_2417" data-ref="_M/AR_SREV_2417">AR_SREV_2417</dfn>		15	/* Nala */</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OAHU_ES" data-ref="_M/AR_SREV_OAHU_ES">AR_SREV_OAHU_ES</dfn>		0	/* Engineering Sample */</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OAHU_PROD" data-ref="_M/AR_SREV_OAHU_PROD">AR_SREV_OAHU_PROD</dfn>	2	/* Production */</u></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYREV_HAINAN" data-ref="_M/AR_PHYREV_HAINAN">AR_PHYREV_HAINAN</dfn>	0x43</u></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/AR_ANALOG5REV_HAINAN" data-ref="_M/AR_ANALOG5REV_HAINAN">AR_ANALOG5REV_HAINAN</dfn>	0x46</u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/AR_RADIO_SREV_MAJOR" data-ref="_M/AR_RADIO_SREV_MAJOR">AR_RADIO_SREV_MAJOR</dfn>	0xF0</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/AR_RADIO_SREV_MINOR" data-ref="_M/AR_RADIO_SREV_MINOR">AR_RADIO_SREV_MINOR</dfn>	0x0F</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD5111_SREV_MAJOR" data-ref="_M/AR_RAD5111_SREV_MAJOR">AR_RAD5111_SREV_MAJOR</dfn>	0x10	/* All current supported ar5211 5 GHz</u></td></tr>
<tr><th id="802">802</th><td><u>					   radios are rev 0x10 */</u></td></tr>
<tr><th id="803">803</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD5111_SREV_PROD" data-ref="_M/AR_RAD5111_SREV_PROD">AR_RAD5111_SREV_PROD</dfn>	0x15	/* Current production level radios */</u></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD2111_SREV_MAJOR" data-ref="_M/AR_RAD2111_SREV_MAJOR">AR_RAD2111_SREV_MAJOR</dfn>	0x20	/* All current supported ar5211 2 GHz</u></td></tr>
<tr><th id="805">805</th><td><u>					   radios are rev 0x10 */</u></td></tr>
<tr><th id="806">806</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD5112_SREV_MAJOR" data-ref="_M/AR_RAD5112_SREV_MAJOR">AR_RAD5112_SREV_MAJOR</dfn>	0x30	/* 5112 Major Rev */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5112_SREV_2_0" data-ref="_M/AR_RAD5112_SREV_2_0">AR_RAD5112_SREV_2_0</dfn>     0x35    /* AR5112 Revision 2.0 */</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5112_SREV_2_1" data-ref="_M/AR_RAD5112_SREV_2_1">AR_RAD5112_SREV_2_1</dfn>     0x36    /* AR5112 Revision 2.1 */</u></td></tr>
<tr><th id="809">809</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD2112_SREV_MAJOR" data-ref="_M/AR_RAD2112_SREV_MAJOR">AR_RAD2112_SREV_MAJOR</dfn>	0x40	/* 2112 Major Rev */</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2112_SREV_2_0" data-ref="_M/AR_RAD2112_SREV_2_0">AR_RAD2112_SREV_2_0</dfn>     0x45    /* AR2112 Revision 2.0 */</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2112_SREV_2_1" data-ref="_M/AR_RAD2112_SREV_2_1">AR_RAD2112_SREV_2_1</dfn>     0x46    /* AR2112 Revision 2.1 */</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2413_SREV_MAJOR" data-ref="_M/AR_RAD2413_SREV_MAJOR">AR_RAD2413_SREV_MAJOR</dfn>	0x50	/* 2413 Major Rev */</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5413_SREV_MAJOR" data-ref="_M/AR_RAD5413_SREV_MAJOR">AR_RAD5413_SREV_MAJOR</dfn>   0x60    /* 5413 Major Rev */</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2316_SREV_MAJOR" data-ref="_M/AR_RAD2316_SREV_MAJOR">AR_RAD2316_SREV_MAJOR</dfn>	0x70	/* 2316 Major Rev */</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2317_SREV_MAJOR" data-ref="_M/AR_RAD2317_SREV_MAJOR">AR_RAD2317_SREV_MAJOR</dfn>	0x80	/* 2317 Major Rev */</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5424_SREV_MAJOR" data-ref="_M/AR_RAD5424_SREV_MAJOR">AR_RAD5424_SREV_MAJOR</dfn>   0xa0    /* Mostly same as 5413 Major Rev */</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><u>#define	<dfn class="macro" id="_M/AR_PCIE_PMC_ENA_L1" data-ref="_M/AR_PCIE_PMC_ENA_L1">AR_PCIE_PMC_ENA_L1</dfn>	0x01	/* enable PCIe core enter L1 when</u></td></tr>
<tr><th id="819">819</th><td><u>					   d2_sleep_en is asserted */</u></td></tr>
<tr><th id="820">820</th><td><u>#define	<dfn class="macro" id="_M/AR_PCIE_PMC_ENA_RESET" data-ref="_M/AR_PCIE_PMC_ENA_RESET">AR_PCIE_PMC_ENA_RESET</dfn>	0x08	/* enable reset on link going down */</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i>/* EEPROM Registers in the MAC */</i></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_READ" data-ref="_M/AR_EEPROM_CMD_READ">AR_EEPROM_CMD_READ</dfn>	0x00000001</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_WRITE" data-ref="_M/AR_EEPROM_CMD_WRITE">AR_EEPROM_CMD_WRITE</dfn>	0x00000002</u></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_RESET" data-ref="_M/AR_EEPROM_CMD_RESET">AR_EEPROM_CMD_RESET</dfn>	0x00000004</u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_READ_ERROR" data-ref="_M/AR_EEPROM_STS_READ_ERROR">AR_EEPROM_STS_READ_ERROR</dfn>	0x00000001</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_READ_COMPLETE" data-ref="_M/AR_EEPROM_STS_READ_COMPLETE">AR_EEPROM_STS_READ_COMPLETE</dfn>	0x00000002</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_WRITE_ERROR" data-ref="_M/AR_EEPROM_STS_WRITE_ERROR">AR_EEPROM_STS_WRITE_ERROR</dfn>	0x00000004</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_WRITE_COMPLETE" data-ref="_M/AR_EEPROM_STS_WRITE_COMPLETE">AR_EEPROM_STS_WRITE_COMPLETE</dfn>	0x00000008</u></td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE" data-ref="_M/AR_EEPROM_CFG_SIZE">AR_EEPROM_CFG_SIZE</dfn>	0x00000003	/* size determination override */</u></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_AUTO" data-ref="_M/AR_EEPROM_CFG_SIZE_AUTO">AR_EEPROM_CFG_SIZE_AUTO</dfn>		0</u></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_4KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_4KBIT">AR_EEPROM_CFG_SIZE_4KBIT</dfn>	1</u></td></tr>
<tr><th id="835">835</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_8KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_8KBIT">AR_EEPROM_CFG_SIZE_8KBIT</dfn>	2</u></td></tr>
<tr><th id="836">836</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_16KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_16KBIT">AR_EEPROM_CFG_SIZE_16KBIT</dfn>	3</u></td></tr>
<tr><th id="837">837</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_DIS_WWRCL" data-ref="_M/AR_EEPROM_CFG_DIS_WWRCL">AR_EEPROM_CFG_DIS_WWRCL</dfn>	0x00000004	/* Disable wait for write completion */</u></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK" data-ref="_M/AR_EEPROM_CFG_CLOCK">AR_EEPROM_CFG_CLOCK</dfn>	0x00000018	/* clock rate control */</u></td></tr>
<tr><th id="839">839</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_S" data-ref="_M/AR_EEPROM_CFG_CLOCK_S">AR_EEPROM_CFG_CLOCK_S</dfn>		3	/* clock rate control */</u></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_156KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_156KHZ">AR_EEPROM_CFG_CLOCK_156KHZ</dfn>	0</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_312KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_312KHZ">AR_EEPROM_CFG_CLOCK_312KHZ</dfn>	1</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_625KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_625KHZ">AR_EEPROM_CFG_CLOCK_625KHZ</dfn>	2</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_RESV0" data-ref="_M/AR_EEPROM_CFG_RESV0">AR_EEPROM_CFG_RESV0</dfn>	0x000000E0	/* Reserved */</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_PKEY" data-ref="_M/AR_EEPROM_CFG_PKEY">AR_EEPROM_CFG_PKEY</dfn>	0x00FFFF00	/* protection key */</u></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_PKEY_S" data-ref="_M/AR_EEPROM_CFG_PKEY_S">AR_EEPROM_CFG_PKEY_S</dfn>	8</u></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_EN_L" data-ref="_M/AR_EEPROM_CFG_EN_L">AR_EEPROM_CFG_EN_L</dfn>	0x01000000	/* EPRM_EN_L setting */</u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><i>/* MAC PCU Registers */</i></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_SADH_MASK" data-ref="_M/AR_STA_ID1_SADH_MASK">AR_STA_ID1_SADH_MASK</dfn>	0x0000FFFF /* upper 16 bits of MAC addr */</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_STA_AP" data-ref="_M/AR_STA_ID1_STA_AP">AR_STA_ID1_STA_AP</dfn>	0x00010000 /* Device is AP */</u></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ADHOC" data-ref="_M/AR_STA_ID1_ADHOC">AR_STA_ID1_ADHOC</dfn>	0x00020000 /* Device is ad-hoc */</u></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PWR_SAV" data-ref="_M/AR_STA_ID1_PWR_SAV">AR_STA_ID1_PWR_SAV</dfn>	0x00040000 /* Power save reporting in</u></td></tr>
<tr><th id="854">854</th><td><u>					      self-generated frames */</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_KSRCHDIS" data-ref="_M/AR_STA_ID1_KSRCHDIS">AR_STA_ID1_KSRCHDIS</dfn>	0x00080000 /* Key search disable */</u></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PCF" data-ref="_M/AR_STA_ID1_PCF">AR_STA_ID1_PCF</dfn>		0x00100000 /* Observe PCF */</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_USE_DEFANT" data-ref="_M/AR_STA_ID1_USE_DEFANT">AR_STA_ID1_USE_DEFANT</dfn>	0x00200000 /* Use default antenna */</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_UPD_DEFANT" data-ref="_M/AR_STA_ID1_UPD_DEFANT">AR_STA_ID1_UPD_DEFANT</dfn>	0x00400000 /* Update default antenna w/</u></td></tr>
<tr><th id="859">859</th><td><u>					      TX antenna */</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_RTS_USE_DEF" data-ref="_M/AR_STA_ID1_RTS_USE_DEF">AR_STA_ID1_RTS_USE_DEF</dfn>	0x00800000 /* Use default antenna to send RTS */</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ACKCTS_6MB" data-ref="_M/AR_STA_ID1_ACKCTS_6MB">AR_STA_ID1_ACKCTS_6MB</dfn>	0x01000000 /* Use 6Mb/s rate for ACK &amp; CTS */</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_BASE_RATE_11B" data-ref="_M/AR_STA_ID1_BASE_RATE_11B">AR_STA_ID1_BASE_RATE_11B</dfn> 0x02000000/* Use 11b base rate for ACK &amp; CTS */</u></td></tr>
<tr><th id="863">863</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_USE_DA_SG" data-ref="_M/AR_STA_ID1_USE_DA_SG">AR_STA_ID1_USE_DA_SG</dfn>	0x04000000 /* Use default antenna for</u></td></tr>
<tr><th id="864">864</th><td><u>					      self-generated frames */</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_CRPT_MIC_ENABLE" data-ref="_M/AR_STA_ID1_CRPT_MIC_ENABLE">AR_STA_ID1_CRPT_MIC_ENABLE</dfn>	0x08000000 /* Enable Michael */</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_KSRCH_MODE" data-ref="_M/AR_STA_ID1_KSRCH_MODE">AR_STA_ID1_KSRCH_MODE</dfn>	0x10000000 /* Look-up key when keyID != 0 */</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PRE_SEQNUM" data-ref="_M/AR_STA_ID1_PRE_SEQNUM">AR_STA_ID1_PRE_SEQNUM</dfn>	0x20000000 /* Preserve s/w sequence number */</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_CBCIV_ENDIAN" data-ref="_M/AR_STA_ID1_CBCIV_ENDIAN">AR_STA_ID1_CBCIV_ENDIAN</dfn>	0x40000000</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_MCAST_KSRCH" data-ref="_M/AR_STA_ID1_MCAST_KSRCH">AR_STA_ID1_MCAST_KSRCH</dfn>	0x80000000 /* Do keycache search for mcast */</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_U16" data-ref="_M/AR_BSS_ID1_U16">AR_BSS_ID1_U16</dfn>		0x0000FFFF /* Upper 16 bits of BSSID */</u></td></tr>
<tr><th id="872">872</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID" data-ref="_M/AR_BSS_ID1_AID">AR_BSS_ID1_AID</dfn>		0xFFFF0000 /* Association ID */</u></td></tr>
<tr><th id="873">873</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID_S" data-ref="_M/AR_BSS_ID1_AID_S">AR_BSS_ID1_AID_S</dfn>	16</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><u>#define	<dfn class="macro" id="_M/AR_SLOT_TIME_MASK" data-ref="_M/AR_SLOT_TIME_MASK">AR_SLOT_TIME_MASK</dfn>	0x000007FF /* Slot time mask */</u></td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK" data-ref="_M/AR_TIME_OUT_ACK">AR_TIME_OUT_ACK</dfn>		0x00003FFF /* ACK time-out */</u></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK_S" data-ref="_M/AR_TIME_OUT_ACK_S">AR_TIME_OUT_ACK_S</dfn>	0</u></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS" data-ref="_M/AR_TIME_OUT_CTS">AR_TIME_OUT_CTS</dfn>		0x3FFF0000 /* CTS time-out */</u></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS_S" data-ref="_M/AR_TIME_OUT_CTS_S">AR_TIME_OUT_CTS_S</dfn>	16</u></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_MASK" data-ref="_M/AR_RSSI_THR_MASK">AR_RSSI_THR_MASK</dfn>	0x000000FF /* Beacon RSSI warning threshold */</u></td></tr>
<tr><th id="883">883</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR" data-ref="_M/AR_RSSI_THR_BM_THR">AR_RSSI_THR_BM_THR</dfn>	0x0000FF00 /* Missed beacon threshold */</u></td></tr>
<tr><th id="884">884</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR_S" data-ref="_M/AR_RSSI_THR_BM_THR_S">AR_RSSI_THR_BM_THR_S</dfn>	8</u></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_USEC" data-ref="_M/AR_USEC_USEC">AR_USEC_USEC</dfn>		0x0000007F /* clock cycles in 1 usec */</u></td></tr>
<tr><th id="887">887</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_USEC_S" data-ref="_M/AR_USEC_USEC_S">AR_USEC_USEC_S</dfn>		0</u></td></tr>
<tr><th id="888">888</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_USEC32" data-ref="_M/AR_USEC_USEC32">AR_USEC_USEC32</dfn>		0x00003F80 /* 32MHz clock cycles in 1 usec */</u></td></tr>
<tr><th id="889">889</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_USEC32_S" data-ref="_M/AR_USEC_USEC32_S">AR_USEC_USEC32_S</dfn>	7</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/AR5212_USEC_TX_LAT_M" data-ref="_M/AR5212_USEC_TX_LAT_M">AR5212_USEC_TX_LAT_M</dfn>    0x007FC000      /* Tx latency */</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/AR5212_USEC_TX_LAT_S" data-ref="_M/AR5212_USEC_TX_LAT_S">AR5212_USEC_TX_LAT_S</dfn>    14</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/AR5212_USEC_RX_LAT_M" data-ref="_M/AR5212_USEC_RX_LAT_M">AR5212_USEC_RX_LAT_M</dfn>    0x1F800000      /* Rx latency */</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/AR5212_USEC_RX_LAT_S" data-ref="_M/AR5212_USEC_RX_LAT_S">AR5212_USEC_RX_LAT_S</dfn>    23</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD" data-ref="_M/AR_BEACON_PERIOD">AR_BEACON_PERIOD</dfn>	0x0000FFFF /* Beacon period mask in TU/msec */</u></td></tr>
<tr><th id="897">897</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD_S" data-ref="_M/AR_BEACON_PERIOD_S">AR_BEACON_PERIOD_S</dfn>	0</u></td></tr>
<tr><th id="898">898</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM" data-ref="_M/AR_BEACON_TIM">AR_BEACON_TIM</dfn>		0x007F0000 /* byte offset of TIM start */</u></td></tr>
<tr><th id="899">899</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM_S" data-ref="_M/AR_BEACON_TIM_S">AR_BEACON_TIM_S</dfn>		16</u></td></tr>
<tr><th id="900">900</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_EN" data-ref="_M/AR_BEACON_EN">AR_BEACON_EN</dfn>		0x00800000 /* Beacon enable */</u></td></tr>
<tr><th id="901">901</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_RESET_TSF" data-ref="_M/AR_BEACON_RESET_TSF">AR_BEACON_RESET_TSF</dfn>	0x01000000 /* Clear TSF to 0 */</u></td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_NONE" data-ref="_M/AR_RX_NONE">AR_RX_NONE</dfn>		0x00000000 /* Disallow all frames */</u></td></tr>
<tr><th id="904">904</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_UCAST" data-ref="_M/AR_RX_UCAST">AR_RX_UCAST</dfn>		0x00000001 /* Allow unicast frames */</u></td></tr>
<tr><th id="905">905</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_MCAST" data-ref="_M/AR_RX_MCAST">AR_RX_MCAST</dfn>		0x00000002 /* Allow multicast frames */</u></td></tr>
<tr><th id="906">906</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_BCAST" data-ref="_M/AR_RX_BCAST">AR_RX_BCAST</dfn>		0x00000004 /* Allow broadcast frames */</u></td></tr>
<tr><th id="907">907</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_CONTROL" data-ref="_M/AR_RX_CONTROL">AR_RX_CONTROL</dfn>		0x00000008 /* Allow control frames */</u></td></tr>
<tr><th id="908">908</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_BEACON" data-ref="_M/AR_RX_BEACON">AR_RX_BEACON</dfn>		0x00000010 /* Allow beacon frames */</u></td></tr>
<tr><th id="909">909</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_PROM" data-ref="_M/AR_RX_PROM">AR_RX_PROM</dfn>		0x00000020 /* Promiscuous mode, all packets */</u></td></tr>
<tr><th id="910">910</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_PROBE_REQ" data-ref="_M/AR_RX_PROBE_REQ">AR_RX_PROBE_REQ</dfn>		0x00000080 /* Allow probe request frames */</u></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_CACHE_ACK" data-ref="_M/AR_DIAG_CACHE_ACK">AR_DIAG_CACHE_ACK</dfn>	0x00000001 /* No ACK if no valid key found */</u></td></tr>
<tr><th id="913">913</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_ACK_DIS" data-ref="_M/AR_DIAG_ACK_DIS">AR_DIAG_ACK_DIS</dfn>		0x00000002 /* Disable ACK generation */</u></td></tr>
<tr><th id="914">914</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_CTS_DIS" data-ref="_M/AR_DIAG_CTS_DIS">AR_DIAG_CTS_DIS</dfn>		0x00000004 /* Disable CTS generation */</u></td></tr>
<tr><th id="915">915</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_ENCRYPT_DIS" data-ref="_M/AR_DIAG_ENCRYPT_DIS">AR_DIAG_ENCRYPT_DIS</dfn>	0x00000008 /* Disable encryption */</u></td></tr>
<tr><th id="916">916</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_DECRYPT_DIS" data-ref="_M/AR_DIAG_DECRYPT_DIS">AR_DIAG_DECRYPT_DIS</dfn>	0x00000010 /* Disable decryption */</u></td></tr>
<tr><th id="917">917</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_RX_DIS" data-ref="_M/AR_DIAG_RX_DIS">AR_DIAG_RX_DIS</dfn>		0x00000020 /* Disable receive */</u></td></tr>
<tr><th id="918">918</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_CORR_FCS" data-ref="_M/AR_DIAG_CORR_FCS">AR_DIAG_CORR_FCS</dfn>	0x00000080 /* Corrupt FCS */</u></td></tr>
<tr><th id="919">919</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_CHAN_INFO" data-ref="_M/AR_DIAG_CHAN_INFO">AR_DIAG_CHAN_INFO</dfn>	0x00000100 /* Dump channel info */</u></td></tr>
<tr><th id="920">920</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_EN_SCRAMSD" data-ref="_M/AR_DIAG_EN_SCRAMSD">AR_DIAG_EN_SCRAMSD</dfn>	0x00000200 /* Enable fixed scrambler seed */</u></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SCRAM_SEED" data-ref="_M/AR_DIAG_SCRAM_SEED">AR_DIAG_SCRAM_SEED</dfn>	0x0001FC00 /* Fixed scrambler seed */</u></td></tr>
<tr><th id="922">922</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SCRAM_SEED_S" data-ref="_M/AR_DIAG_SCRAM_SEED_S">AR_DIAG_SCRAM_SEED_S</dfn>	10</u></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_FRAME_NV0" data-ref="_M/AR_DIAG_FRAME_NV0">AR_DIAG_FRAME_NV0</dfn>	0x00020000 /* Accept frames of non-zero</u></td></tr>
<tr><th id="924">924</th><td><u>					      protocol version */</u></td></tr>
<tr><th id="925">925</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL" data-ref="_M/AR_DIAG_OBS_PT_SEL">AR_DIAG_OBS_PT_SEL</dfn>	0x000C0000 /* Observation point select */</u></td></tr>
<tr><th id="926">926</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL_S" data-ref="_M/AR_DIAG_OBS_PT_SEL_S">AR_DIAG_OBS_PT_SEL_S</dfn>	18</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_RX_CLR_HI" data-ref="_M/AR_DIAG_RX_CLR_HI">AR_DIAG_RX_CLR_HI</dfn>	0x00100000 /* Force rx_clear high */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_IGNORE_CS" data-ref="_M/AR_DIAG_IGNORE_CS">AR_DIAG_IGNORE_CS</dfn>	0x00200000 /* Force virtual carrier sense */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_CHAN_IDLE" data-ref="_M/AR_DIAG_CHAN_IDLE">AR_DIAG_CHAN_IDLE</dfn>	0x00400000 /* Force channel idle high */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_PHEAR_ME" data-ref="_M/AR_DIAG_PHEAR_ME">AR_DIAG_PHEAR_ME</dfn>	0x00800000 /* Uses framed and wait_wep in the pherr_enable_eifs if set to 0 */</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_NEXT_DTIM" data-ref="_M/AR_SLEEP1_NEXT_DTIM">AR_SLEEP1_NEXT_DTIM</dfn>	0x0007ffff /* Abs. time(1/8TU) for next DTIM */</u></td></tr>
<tr><th id="933">933</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_NEXT_DTIM_S" data-ref="_M/AR_SLEEP1_NEXT_DTIM_S">AR_SLEEP1_NEXT_DTIM_S</dfn>	0</u></td></tr>
<tr><th id="934">934</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_ASSUME_DTIM" data-ref="_M/AR_SLEEP1_ASSUME_DTIM">AR_SLEEP1_ASSUME_DTIM</dfn>	0x00080000 /* Assume DTIM present on missent beacon */</u></td></tr>
<tr><th id="935">935</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_ENH_SLEEP_ENA" data-ref="_M/AR_SLEEP1_ENH_SLEEP_ENA">AR_SLEEP1_ENH_SLEEP_ENA</dfn>	0x00100000 /* Enable enhanced sleep logic */</u></td></tr>
<tr><th id="936">936</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_CAB_TIMEOUT" data-ref="_M/AR_SLEEP1_CAB_TIMEOUT">AR_SLEEP1_CAB_TIMEOUT</dfn>	0xff000000 /* CAB timeout(TU) */</u></td></tr>
<tr><th id="937">937</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP1_CAB_TIMEOUT_S" data-ref="_M/AR_SLEEP1_CAB_TIMEOUT_S">AR_SLEEP1_CAB_TIMEOUT_S</dfn>	24</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP2_NEXT_TIM" data-ref="_M/AR_SLEEP2_NEXT_TIM">AR_SLEEP2_NEXT_TIM</dfn>	0x0007ffff /* Abs. time(1/8TU) for next DTIM */</u></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP2_NEXT_TIM_S" data-ref="_M/AR_SLEEP2_NEXT_TIM_S">AR_SLEEP2_NEXT_TIM_S</dfn>	0</u></td></tr>
<tr><th id="941">941</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP2_BEACON_TIMEOUT" data-ref="_M/AR_SLEEP2_BEACON_TIMEOUT">AR_SLEEP2_BEACON_TIMEOUT</dfn>	0xff000000 /* Beacon timeout(TU) */</u></td></tr>
<tr><th id="942">942</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP2_BEACON_TIMEOUT_S" data-ref="_M/AR_SLEEP2_BEACON_TIMEOUT_S">AR_SLEEP2_BEACON_TIMEOUT_S</dfn>	24</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP3_TIM_PERIOD" data-ref="_M/AR_SLEEP3_TIM_PERIOD">AR_SLEEP3_TIM_PERIOD</dfn>	0x0000ffff /* Tim/Beacon period (TU) */</u></td></tr>
<tr><th id="945">945</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP3_TIM_PERIOD_S" data-ref="_M/AR_SLEEP3_TIM_PERIOD_S">AR_SLEEP3_TIM_PERIOD_S</dfn>	0</u></td></tr>
<tr><th id="946">946</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP3_DTIM_PERIOD" data-ref="_M/AR_SLEEP3_DTIM_PERIOD">AR_SLEEP3_DTIM_PERIOD</dfn>	0xffff0000 /* DTIM period (TU) */</u></td></tr>
<tr><th id="947">947</th><td><u>#define	<dfn class="macro" id="_M/AR_SLEEP3_DTIM_PERIOD_S" data-ref="_M/AR_SLEEP3_DTIM_PERIOD_S">AR_SLEEP3_DTIM_PERIOD_S</dfn>	16</u></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_ACK" data-ref="_M/AR_TPC_ACK">AR_TPC_ACK</dfn>		0x0000003f /* ack frames */</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_ACK_S" data-ref="_M/AR_TPC_ACK_S">AR_TPC_ACK_S</dfn>		0</u></td></tr>
<tr><th id="951">951</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_CTS" data-ref="_M/AR_TPC_CTS">AR_TPC_CTS</dfn>		0x00003f00 /* cts frames */</u></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_CTS_S" data-ref="_M/AR_TPC_CTS_S">AR_TPC_CTS_S</dfn>		8</u></td></tr>
<tr><th id="953">953</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_CHIRP" data-ref="_M/AR_TPC_CHIRP">AR_TPC_CHIRP</dfn>		0x003f0000 /* chirp frames */</u></td></tr>
<tr><th id="954">954</th><td><u>#define	<dfn class="macro" id="_M/AR_TPC_CHIRP_S" data-ref="_M/AR_TPC_CHIRP_S">AR_TPC_CHIRP_S</dfn>		16</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_DOPPLER" data-ref="_M/AR_TPC_DOPPLER">AR_TPC_DOPPLER</dfn>          0x0f000000 /* doppler chirp span */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_DOPPLER_S" data-ref="_M/AR_TPC_DOPPLER_S">AR_TPC_DOPPLER_S</dfn>        24</u></td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_RADAR" data-ref="_M/AR_PHY_ERR_RADAR">AR_PHY_ERR_RADAR</dfn>	0x00000020	/* Radar signal */</u></td></tr>
<tr><th id="959">959</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_OFDM_TIMING" data-ref="_M/AR_PHY_ERR_OFDM_TIMING">AR_PHY_ERR_OFDM_TIMING</dfn>	0x00020000	/* False detect for OFDM */</u></td></tr>
<tr><th id="960">960</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_CCK_TIMING" data-ref="_M/AR_PHY_ERR_CCK_TIMING">AR_PHY_ERR_CCK_TIMING</dfn>	0x02000000	/* False detect for CCK */</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_PARM_INCREMENT" data-ref="_M/AR_TSF_PARM_INCREMENT">AR_TSF_PARM_INCREMENT</dfn>	0x000000ff</u></td></tr>
<tr><th id="963">963</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_PARM_INCREMENT_S" data-ref="_M/AR_TSF_PARM_INCREMENT_S">AR_TSF_PARM_INCREMENT_S</dfn>	0</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_2BIT_VALUE" data-ref="_M/AR_NOACK_2BIT_VALUE">AR_NOACK_2BIT_VALUE</dfn>    0x0000000f</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_2BIT_VALUE_S" data-ref="_M/AR_NOACK_2BIT_VALUE_S">AR_NOACK_2BIT_VALUE_S</dfn>  0</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_BIT_OFFSET" data-ref="_M/AR_NOACK_BIT_OFFSET">AR_NOACK_BIT_OFFSET</dfn>     0x00000070</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_BIT_OFFSET_S" data-ref="_M/AR_NOACK_BIT_OFFSET_S">AR_NOACK_BIT_OFFSET_S</dfn>   4</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_BYTE_OFFSET" data-ref="_M/AR_NOACK_BYTE_OFFSET">AR_NOACK_BYTE_OFFSET</dfn>    0x00000180</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/AR_NOACK_BYTE_OFFSET_S" data-ref="_M/AR_NOACK_BYTE_OFFSET_S">AR_NOACK_BYTE_OFFSET_S</dfn>  7</u></td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_MODE_BSSID_MATCH_FORCE" data-ref="_M/AR_MISC_MODE_BSSID_MATCH_FORCE">AR_MISC_MODE_BSSID_MATCH_FORCE</dfn>  0x1	/* Force BSSID match */</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_MODE_ACKSIFS_MEMORY" data-ref="_M/AR_MISC_MODE_ACKSIFS_MEMORY">AR_MISC_MODE_ACKSIFS_MEMORY</dfn>     0x2	/* ACKSIFS use contents of Rate */</u></td></tr>
<tr><th id="974">974</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_MODE_MIC_NEW_LOC_ENABLE" data-ref="_M/AR_MISC_MODE_MIC_NEW_LOC_ENABLE">AR_MISC_MODE_MIC_NEW_LOC_ENABLE</dfn> 0x4	/* Xmit Michael Key same as Rcv */</u></td></tr>
<tr><th id="975">975</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_MODE_TX_ADD_TSF" data-ref="_M/AR_MISC_MODE_TX_ADD_TSF">AR_MISC_MODE_TX_ADD_TSF</dfn>         0x8	/* Beacon/Probe-Rsp timestamp add (not replace) */</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY0" data-ref="_M/AR_KEYTABLE_KEY0">AR_KEYTABLE_KEY0</dfn>(_n)	(AR_KEYTABLE(_n) + 0)	/* key bit 0-31 */</u></td></tr>
<tr><th id="978">978</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY1" data-ref="_M/AR_KEYTABLE_KEY1">AR_KEYTABLE_KEY1</dfn>(_n)	(AR_KEYTABLE(_n) + 4)	/* key bit 32-47 */</u></td></tr>
<tr><th id="979">979</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY2" data-ref="_M/AR_KEYTABLE_KEY2">AR_KEYTABLE_KEY2</dfn>(_n)	(AR_KEYTABLE(_n) + 8)	/* key bit 48-79 */</u></td></tr>
<tr><th id="980">980</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY3" data-ref="_M/AR_KEYTABLE_KEY3">AR_KEYTABLE_KEY3</dfn>(_n)	(AR_KEYTABLE(_n) + 12)	/* key bit 80-95 */</u></td></tr>
<tr><th id="981">981</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY4" data-ref="_M/AR_KEYTABLE_KEY4">AR_KEYTABLE_KEY4</dfn>(_n)	(AR_KEYTABLE(_n) + 16)	/* key bit 96-127 */</u></td></tr>
<tr><th id="982">982</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE" data-ref="_M/AR_KEYTABLE_TYPE">AR_KEYTABLE_TYPE</dfn>(_n)	(AR_KEYTABLE(_n) + 20)	/* key type */</u></td></tr>
<tr><th id="983">983</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_40" data-ref="_M/AR_KEYTABLE_TYPE_40">AR_KEYTABLE_TYPE_40</dfn>	0x00000000	/* WEP 40 bit key */</u></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_104" data-ref="_M/AR_KEYTABLE_TYPE_104">AR_KEYTABLE_TYPE_104</dfn>	0x00000001	/* WEP 104 bit key */</u></td></tr>
<tr><th id="985">985</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_128" data-ref="_M/AR_KEYTABLE_TYPE_128">AR_KEYTABLE_TYPE_128</dfn>	0x00000003	/* WEP 128 bit key */</u></td></tr>
<tr><th id="986">986</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_TKIP" data-ref="_M/AR_KEYTABLE_TYPE_TKIP">AR_KEYTABLE_TYPE_TKIP</dfn>	0x00000004	/* TKIP and Michael */</u></td></tr>
<tr><th id="987">987</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_AES" data-ref="_M/AR_KEYTABLE_TYPE_AES">AR_KEYTABLE_TYPE_AES</dfn>	0x00000005	/* AES/OCB 128 bit key */</u></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_CCM" data-ref="_M/AR_KEYTABLE_TYPE_CCM">AR_KEYTABLE_TYPE_CCM</dfn>	0x00000006	/* AES/CCM 128 bit key */</u></td></tr>
<tr><th id="989">989</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_CLR" data-ref="_M/AR_KEYTABLE_TYPE_CLR">AR_KEYTABLE_TYPE_CLR</dfn>	0x00000007	/* no encryption */</u></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_ANT" data-ref="_M/AR_KEYTABLE_ANT">AR_KEYTABLE_ANT</dfn>		0x00000008	/* previous transmit antenna */</u></td></tr>
<tr><th id="991">991</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC0" data-ref="_M/AR_KEYTABLE_MAC0">AR_KEYTABLE_MAC0</dfn>(_n)	(AR_KEYTABLE(_n) + 24)	/* MAC address 1-32 */</u></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC1" data-ref="_M/AR_KEYTABLE_MAC1">AR_KEYTABLE_MAC1</dfn>(_n)	(AR_KEYTABLE(_n) + 28)	/* MAC address 33-47 */</u></td></tr>
<tr><th id="993">993</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_VALID" data-ref="_M/AR_KEYTABLE_VALID">AR_KEYTABLE_VALID</dfn>	0x00008000	/* key and MAC address valid */</u></td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><i>/* Compress settings */</i></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/AR_CCFG_WIN_M" data-ref="_M/AR_CCFG_WIN_M">AR_CCFG_WIN_M</dfn>           0x00000007 /* mask for AR_CCFG_WIN size */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/AR_CCFG_MIB_INT_EN" data-ref="_M/AR_CCFG_MIB_INT_EN">AR_CCFG_MIB_INT_EN</dfn>      0x00000008 /* compression performance MIB counter int enable */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/AR_CCUCFG_RESET_VAL" data-ref="_M/AR_CCUCFG_RESET_VAL">AR_CCUCFG_RESET_VAL</dfn>     0x00100200 /* the should be reset value */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/AR_CCUCFG_CATCHUP_EN" data-ref="_M/AR_CCUCFG_CATCHUP_EN">AR_CCUCFG_CATCHUP_EN</dfn>    0x00000001 /* Compression catchup enable */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/AR_DCM_D_EN" data-ref="_M/AR_DCM_D_EN">AR_DCM_D_EN</dfn>             0x00000001 /* all direct frames to be decompressed */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/AR_COMPRESSION_WINDOW_SIZE" data-ref="_M/AR_COMPRESSION_WINDOW_SIZE">AR_COMPRESSION_WINDOW_SIZE</dfn>      4096 /* default comp. window size */</u></td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_AR5212REG_H_ */</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar2316.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar2316.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
