Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Sep 17 23:56:50 2020
| Host         : DESKTOP-SERB9R5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file huffman_decoder_control_sets_placed.rpt
| Design       : huffman_decoder
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    55 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             520 |          244 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             498 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | final_data_ready1_out                           |                                           |                1 |              1 |
|  clock_IBUF_BUFG | decoder/input_data_reg_0_127_0_0_i_1_n_0        |                                           |                1 |              4 |
|  clock_IBUF_BUFG | decoder/input_data_reg_128_255_0_0_i_1_n_0      |                                           |                1 |              4 |
|  clock_IBUF_BUFG | decoder/state_raw                               |                                           |                3 |              4 |
|  clock_IBUF_BUFG | decoder/sub_state[3]_i_1_n_0                    |                                           |                3 |              4 |
|  clock_IBUF_BUFG | decoder/E[0]                                    | reset_IBUF                                |                4 |              5 |
|  clock_IBUF_BUFG | tree/shift0                                     |                                           |                2 |              6 |
|  clock_IBUF_BUFG | tree/tree_state                                 |                                           |                4 |              6 |
|  clock_IBUF_BUFG | tree/group_state                                |                                           |                3 |              6 |
|  clock_IBUF_BUFG | tree//i___2_n_0                                 |                                           |                3 |              7 |
|  clock_IBUF_BUFG | decoder/character_length0                       |                                           |                4 |              8 |
|  clock_IBUF_BUFG | tree/ascii_symbol[7]_i_1_n_0                    |                                           |                2 |              8 |
|  clock_IBUF_BUFG | tree/current_symbol[7]_i_1_n_0                  |                                           |                3 |              8 |
|  clock_IBUF_BUFG | decoder/code_position_reg[0]_0                  |                                           |                5 |             12 |
|  clock_IBUF_BUFG |                                                 |                                           |               10 |             13 |
|  clock_IBUF_BUFG | tree/counter_rep[6]_i_2_n_0                     | tree/counter_rep[6]_i_1_n_0               |                4 |             14 |
|  clock_IBUF_BUFG | tree/ascii_symbol_it                            |                                           |                4 |             15 |
|  clock_IBUF_BUFG | decoder/bits_counter[15]_i_1_n_0                |                                           |                6 |             16 |
|  clock_IBUF_BUFG | raw_decoder_data_length_in                      |                                           |                7 |             16 |
|  clock_IBUF_BUFG | codes_tab_reg_0_15_0_0_i_1_n_0                  |                                           |                4 |             16 |
|  clock_IBUF_BUFG | codes_tab_reg_0_15_0_0__0_i_1_n_0               |                                           |                4 |             16 |
|  clock_IBUF_BUFG | tree/code_length[7]_i_1_n_0                     |                                           |                5 |             16 |
|  clock_IBUF_BUFG | tree/code_tab_reg_0_15_0_0__0_i_1_n_0           |                                           |                2 |             16 |
|  clock_IBUF_BUFG | tree/code_tab_reg_0_15_0_0_i_2_n_0              |                                           |                2 |             16 |
|  clock_IBUF_BUFG | decoder/init_iterator[15]_i_1_n_0               |                                           |                6 |             16 |
|  clock_IBUF_BUFG | symbols_number                                  |                                           |                5 |             18 |
|  clock_IBUF_BUFG | decoder/code_position_reg[0]_0                  | decoder/code_position_reg[2]_0            |                7 |             22 |
|  clock_IBUF_BUFG | raw_decoder_huff_codes[7]_i_1_n_0               |                                           |                9 |             23 |
|  clock_IBUF_BUFG | decoder/bit_index                               |                                           |               11 |             24 |
|  clock_IBUF_BUFG | tree/current_symbol[7]_i_1_n_0                  | tree/current_symbol[31]_i_1_n_0           |               10 |             24 |
|  clock_IBUF_BUFG | tree/position                                   | tree/position_rep[6]_i_1_n_0              |                5 |             28 |
|  clock_IBUF_BUFG | decoder/sequence_to_and[31]_i_2_n_0             | decoder/sequence_to_and[31]_i_1_n_0       |                8 |             30 |
|  clock_IBUF_BUFG | decoder/code_value[31]_i_2_n_0                  | decoder/code_value[31]_i_1_n_0            |                8 |             32 |
|  clock_IBUF_BUFG | decoder/decoded_chars_counter[31]_i_2_n_0       | decoder/decoded_chars_counter[31]_i_1_n_0 |                9 |             32 |
|  clock_IBUF_BUFG | tree/p_0_in__0                                  |                                           |                4 |             32 |
|  clock_IBUF_BUFG | tree//i___5_n_0                                 |                                           |               10 |             32 |
|  clock_IBUF_BUFG | data_count                                      | reset_IBUF                                |                8 |             32 |
|  clock_IBUF_BUFG | final_output                                    |                                           |                8 |             32 |
|  clock_IBUF_BUFG | decoder/bit_position[31]_i_1_n_0                | decoder/decoded_chars_counter[31]_i_1_n_0 |                9 |             32 |
|  clock_IBUF_BUFG | tree/it[31]_i_1_n_0                             |                                           |                9 |             32 |
|  clock_IBUF_BUFG | decoder/iterator_1_rep[6]_i_2_n_0               | decoder/iterator_1_rep[6]_i_1_n_0         |               11 |             39 |
|  clock_IBUF_BUFG | decoder/codes_lengths_reg_0_63_0_2_i_1_n_0      |                                           |               13 |             42 |
|  clock_IBUF_BUFG | decoder/i_iterator_reg[0][0]                    | reset_IBUF                                |               15 |             42 |
|  clock_IBUF_BUFG | decoder/k_reg[0][0]                             | reset_IBUF                                |               16 |             42 |
|  clock_IBUF_BUFG | tree/length_of_code_tab_reg_r1_0_31_0_5_i_1_n_0 |                                           |                6 |             48 |
|  clock_IBUF_BUFG | tree//i___0_n_0                                 | tree//i___7_n_0                           |               25 |             58 |
|  clock_IBUF_BUFG | tree/i_reg_rep[6]_0                             | tree/i_reg_rep[6]_1                       |               25 |             66 |
|  clock_IBUF_BUFG | tree/temp1[31]_i_1_n_0                          |                                           |               71 |             96 |
|  clock_IBUF_BUFG | tree/temp4[31]_i_1_n_0                          |                                           |               53 |             96 |
|  clock_IBUF_BUFG | tree/Link_reg_r1_64_127_0_2_i_1_n_0             |                                           |               33 |            132 |
|  clock_IBUF_BUFG | tree/Link_reg_r1_0_63_0_2_i_4_n_0               |                                           |               33 |            132 |
|  clock_IBUF_BUFG | tree/ID_reg_r1_0_63_0_2_i_4_n_0                 |                                           |               66 |            264 |
|  clock_IBUF_BUFG | tree/ID_reg_r1_64_127_0_2_i_1_n_0               |                                           |               66 |            264 |
|  clock_IBUF_BUFG | tree/P_reg_r1_0_63_0_2_i_4_n_0                  |                                           |               77 |            308 |
|  clock_IBUF_BUFG | tree/P_reg_r1_64_127_0_2_i_1_n_0                |                                           |               77 |            308 |
+------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     4 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     1 |
| 8      |                     3 |
| 12     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    38 |
+--------+-----------------------+


