/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_CLA_16b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_CLA_16b.parmys.blif 0_CLA_16b.raw.abc.blif; time;
ABC command line: "echo ""; echo "Load Netlist"; echo "============"; read 0_CLA_16b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_CLA_16b.parmys.blif 0_CLA_16b.raw.abc.blif; time;".

 
Load Netlist 
============ 
Warning: The design has 2 root-level modules. The first one (CLA_16b) will be used.
elapse: 0.00 seconds, total: 0.00 seconds
 
Circuit Info 
========== 
[1;37mCLA_16b                       :[0m i/o =   35/   17  lat =    0  nd =   230  edge =    379  cube =   315  lev = 20
The network is combinational.
elapse: 0.00 seconds, total: 0.00 seconds
 
LUT Costs 
========= 
# The area/delay of k-variable LUTs:
# k    area     delay
1      1.00      1.00
2      1.00      1.00
3      1.00      1.00
4      1.00      1.00
elapse: 0.00 seconds, total: 0.00 seconds
 
Logic Opt + Techmap 
=================== 
SimWords = 32. Rounds = 4. Mem = 0.03 MB.  Classes: Beg = 0. End = 0.
Proof = 0. Counter-example = 0. Fail = 0. FailReal = 0. Zero = 0.
Final = 215. Miter = 215. Total = 215. Mux = 0. (Exor = 0.) SatVars = 0.
AIG simulation   =     0.00 sec
AIG traversal    =     0.00 sec
SAT solving      =     0.00 sec
    Unsat        =     0.00 sec
    Sat          =     0.00 sec
    Fail         =     0.00 sec
Class refining   =     0.00 sec
TOTAL RUNTIME    =     0.00 sec
Warning: The network is combinational (run "fraig" or "fraig_sweep").
Starting:  CLA_16b         : pi =    35  po =    17  and =     215  lev =  15
Rewrite:   CLA_16b         : pi =    35  po =    17  and =     184  lev =  20
Refactor:  CLA_16b         : pi =    35  po =    17  and =     148  lev =  25
Balance:   CLA_16b         : pi =    35  po =    17  and =     147  lev =  25
Rewrite:   CLA_16b         : pi =    35  po =    17  and =     135  lev =  28
RewriteZ:  CLA_16b         : pi =    35  po =    17  and =     128  lev =  31
RefactorZ: CLA_16b         : pi =    35  po =    17  and =     128  lev =  31
RewriteZ:  CLA_16b         : pi =    35  po =    17  and =     122  lev =  31
K = 6. Memory (bytes): Truth =    0. Cut =   56. Obj =  136. Set =  600. CutMin = no
Node =     143.  Ch =     9.  Total mem =    0.03 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =      45.0.  Edge =      154.  Cut =     1850.  T =     0.00 sec
P:  Del =    6.00.  Ar =      41.0.  Edge =      174.  Cut =     1761.  T =     0.00 sec
P:  Del =    6.00.  Ar =      41.0.  Edge =      168.  Cut =     2075.  T =     0.00 sec
F:  Del =    6.00.  Ar =      41.0.  Edge =      170.  Cut =     1817.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      144.  Cut =     1865.  T =     0.00 sec
A:  Del =    6.00.  Ar =      34.0.  Edge =      139.  Cut =     1956.  T =     0.00 sec
Total time =     0.00 sec
Performing MFS with 35 PIs, 17 POs, 34 nodes (34 flexible, 0 fixed, 0 empty).
Nodes = 34. Try = 34. Resub = 0. Div = 706 (ave = 20). SAT calls = 456. Timeouts = 0. MaxDivs = 0.
Attempts :   Remove      0 out of    139 (  0.00 %)   Resub       0 out of      4 (  0.00 %)   
Reduction:   Nodes       0 out of     34 (  0.00 %)   Edges       0 out of    139 (  0.00 %)   
Win =     0.00 sec (  0.97 %)
Div =     0.00 sec (  1.44 %)
Cnf =     0.00 sec ( 14.24 %)
Sat =     0.00 sec ( 77.31 %)
Oth =     0.00 sec (  6.04 %)
ALL =     0.00 sec (100.00 %)
[1;37mCLA_16b                       :[0m i/o =   35/   17  lat =    0  nd =    34  edge =    139  cube =   199  lev = 6
elapse: 0.04 seconds, total: 0.04 seconds
 
Output Netlist 
============== 
Warning: The design has 2 root-level modules. The first one (CLA_16b) will be used.
Warning: The output network does not contain blackboxes.
elapse: 0.00 seconds, total: 0.04 seconds
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_CLA_16b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_CLA_16b.parmys.blif 0_CLA_16b.raw.abc.blif; time;"
	User time (seconds): 0.06
	System time (seconds): 0.01
	Percent of CPU this job got: 90%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.09
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 38372
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 2864
	Voluntary context switches: 0
	Involuntary context switches: 1
	Swaps: 0
	File system inputs: 0
	File system outputs: 8
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
