<profile>

<section name = "Vivado HLS Report for 'flightmain'" level="0">
<item name = "Date">Fri May 31 16:53:54 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Flight_Main</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, 24, 18, 18, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 213</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">14, -, 873, 1007</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 477</column>
<column name="Register">-, -, 290, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="flightmain_CMD_s_axi_U">flightmain_CMD_s_axi, 4, 0, 190, 180</column>
<column name="flightmain_CTRL_s_axi_U">flightmain_CTRL_s_axi, 0, 0, 36, 40</column>
<column name="flightmain_OUT_r_m_axi_U">flightmain_OUT_r_m_axi, 2, 0, 537, 677</column>
<column name="flightmain_TEST_s_axi_U">flightmain_TEST_s_axi, 8, 0, 110, 110</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_884_p2">+, 0, 0, 12, 1, 3</column>
<column name="ap_block_state11_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_writereq_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op104_write_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_write_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op112_write_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op115_writereq_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op141_writereq_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op152_writereq_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op163_writeresp_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op264_write_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op266_writeresp_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op270_write_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op277_write_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op289_writeresp_state20">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op316_writeresp_state21">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op317_writeresp_state21">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_890_p2">icmp, 0, 0, 13, 16, 7</column>
<column name="grp_fu_895_p2">icmp, 0, 0, 13, 16, 8</column>
<column name="grp_fu_900_p2">icmp, 0, 0, 13, 16, 7</column>
<column name="grp_fu_905_p2">icmp, 0, 0, 13, 16, 8</column>
<column name="tmp_5_fu_1061_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_6_fu_1021_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_8_fu_1043_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state10_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage14_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage15_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage16_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage17_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage2_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage3_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_pp0_stage4_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp0_stage5_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage6_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">or, 0, 0, 2, 1, 1</column>
<column name="brmerge1_fu_1119_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_1149_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_1143_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_1107_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_1113_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_1137_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_1_fu_1067_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_2_fu_1035_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_3_fu_1075_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_s_fu_1027_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_r_AWADDR">41, 8, 32, 256</column>
<column name="OUT_r_AWLEN">21, 4, 32, 128</column>
<column name="OUT_r_WDATA">47, 10, 16, 160</column>
<column name="OUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_iter0_fsm">93, 19, 18, 342</column>
<column name="ap_NS_iter1_fsm">44, 9, 8, 72</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_2_reg_828">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_7_reg_782">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_8_reg_804">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_9_reg_852">9, 2, 16, 32</column>
<column name="ap_sig_ioackin_OUT_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUT_r_WREADY">9, 2, 1, 2</column>
<column name="rcCmdIn_V_address0">38, 7, 3, 21</column>
<column name="test_V_address0">56, 13, 12, 156</column>
<column name="test_V_d0">56, 13, 32, 416</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">18, 0, 18, 0</column>
<column name="ap_CS_iter1_fsm">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_2_reg_828">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_7_reg_782">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_8_reg_804">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_9_reg_852">16, 0, 16, 0</column>
<column name="ap_reg_ioackin_OUT_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUT_r_WREADY">1, 0, 1, 0</column>
<column name="brmerge1_reg_1384">1, 0, 1, 0</column>
<column name="brmerge1_reg_1384_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="brmerge_reg_1414">1, 0, 1, 0</column>
<column name="brmerge_reg_1414_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="p_3_reg_1293">3, 0, 3, 0</column>
<column name="p_3_reg_1293_pp0_iter0_reg">3, 0, 3, 0</column>
<column name="p_Val2_1_reg_1281">16, 0, 16, 0</column>
<column name="p_Val2_1_reg_1281_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="p_Val2_3_reg_1297">16, 0, 16, 0</column>
<column name="p_Val2_4_reg_1313">16, 0, 16, 0</column>
<column name="p_Val2_5_reg_1331">16, 0, 16, 0</column>
<column name="p_Val2_6_reg_1354">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_1255">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_1255_pp0_iter0_reg">16, 0, 16, 0</column>
<column name="tmp_18_cast_reg_1438">29, 0, 32, 3</column>
<column name="tmp_20_cast_reg_1448">29, 0, 32, 3</column>
<column name="tmp_8_reg_1272">1, 0, 1, 0</column>
<column name="tmp_8_reg_1272_pp0_iter0_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CMD_AWVALID">in, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_AWREADY">out, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_AWADDR">in, 6, s_axi, CMD, array</column>
<column name="s_axi_CMD_WVALID">in, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_WREADY">out, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_WDATA">in, 32, s_axi, CMD, array</column>
<column name="s_axi_CMD_WSTRB">in, 4, s_axi, CMD, array</column>
<column name="s_axi_CMD_ARVALID">in, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_ARREADY">out, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_ARADDR">in, 6, s_axi, CMD, array</column>
<column name="s_axi_CMD_RVALID">out, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_RREADY">in, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_RDATA">out, 32, s_axi, CMD, array</column>
<column name="s_axi_CMD_RRESP">out, 2, s_axi, CMD, array</column>
<column name="s_axi_CMD_BVALID">out, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_BREADY">in, 1, s_axi, CMD, array</column>
<column name="s_axi_CMD_BRESP">out, 2, s_axi, CMD, array</column>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_TEST_AWVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_WVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WDATA">in, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_WSTRB">in, 4, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_RVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RDATA">out, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_RRESP">out, 2, s_axi, TEST, array</column>
<column name="s_axi_TEST_BVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BRESP">out, 2, s_axi, TEST, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="m_axi_OUT_r_AWVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WDATA">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WSTRB">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WLAST">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RDATA">in, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RLAST">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RUSER">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BUSER">in, 1, m_axi, OUT_r, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'OUT_req', Flight_Main/flightMain.cpp:60">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;OUT_r&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
