{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@124:134@HdlIdDef", "\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@134:144", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@83:93", "  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@109:119", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@118:128", "localparam PCORE_VERSION = 'h00040461;\n\n// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@126:136", "\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@125:135", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@120:130", "// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@121:131", "reg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@80:90", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@85:95", "  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@84:94", "  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@128:138", "wire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\nwire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@97:107", "  // internal signals\n\n  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@81:91", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_tdd/axi_tdd.v@94:104", "  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@122:132", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@123:133", "reg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n"]], "Diff Content": {"Delete": [[129, "wire [8:0] up_raddr;\n"]], "Add": []}}