Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.04s.

Running simulation in directory: "/home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/LVS_run/".

Loading sky130_fd_pr_main/libInit.il ...
	Loading sky130_fd_pr_main/loadCxt.ile ... done!
	Loading context 'sky130_fd_pr_main' from library 'sky130_fd_pr_main' ... done!
	Loading context 'pdkUtils' from library 'sky130_fd_pr_main' ... done!
	Loading sky130_fd_pr_main/libInitCktPro.il ... done!
	Loading sky130_fd_pr_main/libInitCustomExit.il ... 	Loading Environment Settings ...
done!
Loaded sky130_fd_pr_main/libInit.il successfully!
Loading hnlInit.cxt 
Running Artist Hierarchical Netlisting ...
End netlisting Nov 18 14:04:15 2024

Running simin

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Nov 18 14:04:15 2024

auCdl netlisting completed
End simulation:      Nov 18 14:04:15 2024
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.