Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 14:28:36 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nano_03_system_control_sets_placed.rpt
| Design       : nano_03_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   137 |
|    Minimum number of control sets                        |   137 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   137 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |   128 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                  |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------+------------------------------+------------------+----------------+--------------+
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_128 |                              |                1 |              1 |         1.00 |
|  btn_stable_reg_i_2_n_0 | pb_rst/db/btn_stable_i_1_n_0                     |                              |                1 |              1 |         1.00 |
|  btn_stable_reg_i_2_n_0 |                                                  |                              |                2 |              2 |         1.00 |
|  clk_div_d/CLK          |                                                  |                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          |                                                  |                              |                2 |              3 |         1.50 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_86  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_61  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_70  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_66  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_79  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_57  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_80  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_81  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_92  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_97  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_63  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_87  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_98  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_99  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_59  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_55  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_72  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_9   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_54  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_73  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_58  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_74  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_69  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_64  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_82  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_7   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_8   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_95  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_85  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_60  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_65  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_93  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_83  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_96  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_75  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_78  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_84  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_76  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_77  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_89  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_6   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_68  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_56  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_67  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_88  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_90  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_91  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_71  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_94  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_62  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_16  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_118 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_126 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_3   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_4   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_42  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_23  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_117 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_115 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_119 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_27  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_21  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_102 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_113 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_101 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_121 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_123 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_24  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_18  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_30  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_33  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_105 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_37  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_35  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_122 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_13  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_14  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_125 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_107 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_11  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_110 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_12  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_127 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_104 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_114 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_17  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_25  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_31  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_2   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_20  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_26  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_34  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_40  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_41  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_43  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_106 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_112 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_15  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_19  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_36  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_108 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_111 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_120 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_124 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_28  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_29  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_32  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_38  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_103 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_22  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_39  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_109 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_51  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_116 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_53  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_45  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_52  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_44  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_46  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_47  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_48  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_5   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_50  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_0   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_1   |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_10  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_100 |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/regs_reg_r1_0_31_12_17_i_10_49  |                              |                1 |              4 |         4.00 |
|  btn_stable_reg_i_2_n_0 |                                                  | pb_rst/db/rst                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG          |                                                  | clk_div_d/counter[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  btn_stable_reg_i_2_n_0 | pb_rst/db/counter[0]_i_1__0_n_0                  | pb_rst/db/btn_stable_i_1_n_0 |                6 |             22 |         3.67 |
|  btn_stable_reg_i_2_n_0 | main_cpu/REGFILE/reg_wr                          |                              |               11 |             88 |         8.00 |
+-------------------------+--------------------------------------------------+------------------------------+------------------+----------------+--------------+


