<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32L1xx): Src/MCU/STM32L1xx/Sys/System.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32L1xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_system_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">System.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_system_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_system_8h.html">MCU/System.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_s_t_m32_l1xx_8h.html">stm32l1xx.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// cSystem</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cSystem::cntInterrupt = 0;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classc_system.html#a57ee6ab151ee4bfd6065bb4f1fbdf0f7">   27</a></span>&#160;<a class="code" href="classc_system.html#a57ee6ab151ee4bfd6065bb4f1fbdf0f7">cSystem::cSystem</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> disableInterrupts )</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;{</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="classc_system.html#a03235a516a0bda04cceaffaca46b687e">disableWatchdog</a>();</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keywordflow">if</span>( disableInterrupts )</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <a class="code" href="classc_system.html#a100a3bb7747e25750b55ea40c5593870">disableInterrupt</a>();</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  }</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;}</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classc_system.html#a7faa8ee0b76f8502abdf2e422632dc46">   37</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a7faa8ee0b76f8502abdf2e422632dc46">cSystem::start</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classc_system.html#ad73d96fe126f104d022c247584b09423">enableInterrupt</a>();</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;}</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classc_system.html#a100a3bb7747e25750b55ea40c5593870">   43</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a100a3bb7747e25750b55ea40c5593870">cSystem::disableInterrupt</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  __set_PRIMASK(1); <span class="comment">// __disable_irq();</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  cntInterrupt++;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classc_system.html#ad73d96fe126f104d022c247584b09423">   50</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#ad73d96fe126f104d022c247584b09423">cSystem::enableInterrupt</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">if</span>(cntInterrupt &gt; 0)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    cntInterrupt--;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">if</span>(cntInterrupt == 0)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;     __set_PRIMASK(0); <span class="comment">//__enable_irq();</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classc_system.html#af5e2c934030956c449e4d7c7cf7e95b5">   63</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#af5e2c934030956c449e4d7c7cf7e95b5">cSystem::enterISR</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  cntInterrupt++;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classc_system.html#ad769fb082af12611c3bde82e22a01cba">   69</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#ad769fb082af12611c3bde82e22a01cba">cSystem::leaveISR</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">if</span>( cntInterrupt &gt; 0 )</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    cntInterrupt--;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">void cSystem::run( void )</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">{</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  // nothing to do</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">}</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classc_system.html#a7b93f625244782b23d5008059dd20ce1">   86</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a7b93f625244782b23d5008059dd20ce1">cSystem::enableWatchdog</a>( <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276d">MODE</a> mode )</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  DWORD pr  = 0;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  DWORD rlr = 0;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// timeout = LSI(40kHz) / (4*2^pr * pl)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">switch</span>( mode )</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276dab3b5634613bb654a6126a916c49c2797">WD_TIMEOUT_16ms</a>:   pr = 0; rlr =  160; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/4*16ms</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da2e32666724b3451468d3a7cb2025bbd4">WD_TIMEOUT_32ms</a>:   pr = 0; rlr =  320; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/4*32ms</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da93119c17f1810b75e5904f3bbef35620">WD_TIMEOUT_65ms</a>:   pr = 0; rlr =  650; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/4*65ms</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da37f9acf72ea3ae4d4348bc916939d64a">WD_TIMEOUT_130ms</a>:  pr = 0; rlr = 1300; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/4*130ms</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da1c201712d5327eef9317c2f9f32215a9">WD_TIMEOUT_260ms</a>:  pr = 0; rlr = 2600; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/4*260ms</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276daa44f8c4941f3a3562167e85981e9bcac">WD_TIMEOUT_520ms</a>:  pr = 1; rlr = 2600; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/8*520ms</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da8297da35017513017d8a0626c366a572">WD_TIMEOUT_1000ms</a>: pr = 2; rlr = 2500; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/16*1000ms</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276dafb3dd8be670765ceb51d4613d408ae3b">WD_TIMEOUT_2000ms</a>: pr = 3; rlr = 2500; <span class="keywordflow">break</span>; <span class="comment">// 40kHz/32*2000ms</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  IWDG-&gt;KR  = 0x5555;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  IWDG-&gt;PR  = pr;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  IWDG-&gt;KR  = 0x5555;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  IWDG-&gt;RLR = rlr;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  IWDG-&gt;KR  = 0xAAAA;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  IWDG-&gt;KR  = 0xCCCC;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classc_system.html#a03235a516a0bda04cceaffaca46b687e">  114</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a03235a516a0bda04cceaffaca46b687e">cSystem::disableWatchdog</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// The watchdog can NOT be disabled by software</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classc_system.html#a96165c4e13e5c35501b87c52d762c644">  120</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a96165c4e13e5c35501b87c52d762c644">cSystem::feedWatchdog</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  IWDG-&gt;KR  = 0xAAAA;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classc_system.html#a25bb3b217dba987dab4c9b7fd422b80a">  126</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a25bb3b217dba987dab4c9b7fd422b80a">cSystem::reset</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  __disable_irq();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classc_system.html#a7b93f625244782b23d5008059dd20ce1">enableWatchdog</a>( <a class="code" href="classc_system.html#a1960c2e32752f3f3da04752df3bf276dab3b5634613bb654a6126a916c49c2797">WD_TIMEOUT_16ms</a> );</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">while</span>(1);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">  135</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">cSystem::delayMicroSec</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> delay )</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// Calibration:</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  delay *= 6.0;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">for</span>(;delay&gt;0;delay--)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//    asm volatile(&quot;nop&quot;);</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//-------------------------------------------------------------------</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">  146</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> delay )</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">for</span>(;delay&gt;0;delay--)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">delayMicroSec</a>(1000);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// SystemInit</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_t_m32_l1xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  164</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_l1xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Clock control register</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  RCC-&gt;CR   |=      <a class="code" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>;     <span class="comment">// MSI clock enable: MSI oscillator ON</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// Clock configuration register</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  RCC-&gt;CFGR &amp;= ~(   <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>   <span class="comment">// reset ...</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a> );</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// Clock control register</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  RCC-&gt;CR   &amp;= ~(   <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>      <span class="comment">// reset ...</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a> );</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  RCC-&gt;CR   &amp;= ~(   <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> );  <span class="comment">// reset ...</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// Clock configuration register</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  RCC-&gt;CFGR &amp;= ~(   <a class="code" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>   <span class="comment">// reset ...</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> );</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">// Clock interrupt register</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  RCC-&gt;CIR   =  0;                    <span class="comment">// Disable all interrupts</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">//*****************************************************************</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// Configure:</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// - System clock frequency</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// - AHB/APBx prescalers</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// - Flash settings</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">//*****************************************************************</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">//-----------------------------------------------------------------</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">  #if defined (_HSE_BYPASS_ON )</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    RCC-&gt;CR |= (<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #elif defined (_HSE_BYPASS_OFF )</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    RCC-&gt;CR |= (<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> );</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #error &quot;_HSE_BYPASS not defined&quot;</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// Clock control register</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// Needed in ADC (only?):</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  RCC-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// Wait for HSE is ready or timeout</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">for</span>( <span class="keywordtype">unsigned</span> i = 0; i &lt; <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>; i++ )</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">if</span>( RCC-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a> ) </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span>( RCC-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a> )</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// Flash Acess Control Register</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    FLASH-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>;      <span class="comment">// 64-bit access: enable</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    FLASH-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>;     <span class="comment">// Prefetch: enable</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    FLASH-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>;    <span class="comment">// Latency: one wait state</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// Advanced Peripheral Bus Enable Register</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    RCC-&gt;APB1ENR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;  <span class="comment">// Power interface clock: enable</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">// Power Control Register</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    PWR-&gt;CR = <a class="code" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>;             <span class="comment">// Voltage scaling range selection: range 1 (1.8 V)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">while</span>( PWR-&gt;CSR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a> );   <span class="comment">// Wait until voltage regulator is ready</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// Clock Configuration Register</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;    <span class="comment">// AHB prescaler:                   HCLK  = SYSCLK</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;   <span class="comment">// APB high-speed prescaler (APB2): PCLK2 = HCLK</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;   <span class="comment">// APB low-speed  prescaler (APB1): PCLK1 = HCLK</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    RCC-&gt;CFGR |= (  <a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> <span class="comment">// PLL entry clock source: HSE</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>   <span class="comment">// PLL multiplication factor: PLLVCO = PLL clock entry x 12</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>);  <span class="comment">// PLL output division: PLL clock output = PLLVCO / 3</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// Clock control register</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    RCC-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;            <span class="comment">// PLL enable: ON</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">while</span>( !(RCC-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) );<span class="comment">// Wait until PLL is ready</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// Clock Configuration Register</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;       <span class="comment">// System clock switch: PLL used as system clock</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// Wait for system clock switch is ready</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">while</span>( (RCC-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a> ); </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// Error: Wrong clock configuration</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// System Control Block</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  SCB-&gt;VTOR = <a class="code" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | 0x00; <span class="comment">// Vector Table Relocation in Internal FLASH</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//EOF</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03412">STM32L1xx.h:3412</a></div></div>
<div class="ttc" id="_system_8h_html"><div class="ttname"><a href="_system_8h.html">System.h</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03439">STM32L1xx.h:3439</a></div></div>
<div class="ttc" id="group___s_t_m32_l1xx___system___exported___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_l1xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Low level system initialization. </div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00164">System.cpp:164</a></div></div>
<div class="ttc" id="classc_system_html_a00ae6d8ef78befcecc0ebe7f33593534"><div class="ttname"><a href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a></div><div class="ttdeci">static void delayMilliSec(unsigned short delay)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00146">System.cpp:146</a></div></div>
<div class="ttc" id="classc_system_html_a100a3bb7747e25750b55ea40c5593870"><div class="ttname"><a href="classc_system.html#a100a3bb7747e25750b55ea40c5593870">cSystem::disableInterrupt</a></div><div class="ttdeci">static void disableInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00043">System.cpp:43</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad6d1731e7b6bfda6962dcef892cfdede"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03525">STM32L1xx.h:3525</a></div></div>
<div class="ttc" id="classc_system_html_a25bb3b217dba987dab4c9b7fd422b80a"><div class="ttname"><a href="classc_system.html#a25bb3b217dba987dab4c9b7fd422b80a">cSystem::reset</a></div><div class="ttdeci">static void reset(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00126">System.cpp:126</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276d"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276d">cSystem::MODE</a></div><div class="ttdeci">MODE</div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00031">System.h:31</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03476">STM32L1xx.h:3476</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga247aebf1999a38ea07785558d277bb1a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03494">STM32L1xx.h:3494</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac8f6562bb2ecf65055a2f42cbb48ef11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03482">STM32L1xx.h:3482</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276daa44f8c4941f3a3562167e85981e9bcac"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276daa44f8c4941f3a3562167e85981e9bcac">cSystem::WD_TIMEOUT_520ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00038">System.h:38</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad4d4ff081f554fcb4278df9f259f2392"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL12</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03518">STM32L1xx.h:3518</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03413">STM32L1xx.h:3413</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03501">STM32L1xx.h:3501</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03457">STM32L1xx.h:3457</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276da8297da35017513017d8a0626c366a572"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da8297da35017513017d8a0626c366a572">cSystem::WD_TIMEOUT_1000ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00039">System.h:39</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03488">STM32L1xx.h:3488</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l00114">STM32L1xx.h:114</a></div></div>
<div class="ttc" id="classc_system_html_a03235a516a0bda04cceaffaca46b687e"><div class="ttname"><a href="classc_system.html#a03235a516a0bda04cceaffaca46b687e">cSystem::disableWatchdog</a></div><div class="ttdeci">static void disableWatchdog(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00114">System.cpp:114</a></div></div>
<div class="ttc" id="classc_system_html_a57ee6ab151ee4bfd6065bb4f1fbdf0f7"><div class="ttname"><a href="classc_system.html#a57ee6ab151ee4bfd6065bb4f1fbdf0f7">cSystem::cSystem</a></div><div class="ttdeci">cSystem(unsigned char disableInterrupts=false)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00027">System.cpp:27</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga51d7c69f6894bf138b9d4c5682ea1a32"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV3</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03533">STM32L1xx.h:3533</a></div></div>
<div class="ttc" id="classc_system_html_aed5fd15069ebfb193840298b0accd6af"><div class="ttname"><a href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">cSystem::delayMicroSec</a></div><div class="ttdeci">static void delayMicroSec(unsigned short delay)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00135">System.cpp:135</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276da1c201712d5327eef9317c2f9f32215a9"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da1c201712d5327eef9317c2f9f32215a9">cSystem::WD_TIMEOUT_260ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00037">System.h:37</a></div></div>
<div class="ttc" id="classc_system_html_a7faa8ee0b76f8502abdf2e422632dc46"><div class="ttname"><a href="classc_system.html#a7faa8ee0b76f8502abdf2e422632dc46">cSystem::start</a></div><div class="ttdeci">void start(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00037">System.cpp:37</a></div></div>
<div class="ttc" id="classc_system_html_ad769fb082af12611c3bde82e22a01cba"><div class="ttname"><a href="classc_system.html#ad769fb082af12611c3bde82e22a01cba">cSystem::leaveISR</a></div><div class="ttdeci">static void leaveISR(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00069">System.cpp:69</a></div></div>
<div class="ttc" id="classc_system_html_ad73d96fe126f104d022c247584b09423"><div class="ttname"><a href="classc_system.html#ad73d96fe126f104d022c247584b09423">cSystem::enableInterrupt</a></div><div class="ttdeci">static void enableInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00050">System.cpp:50</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03459">STM32L1xx.h:3459</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac469106633ce3df56306668ff4da0451"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a></div><div class="ttdeci">#define FLASH_ACR_ACC64</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l02389">STM32L1xx.h:2389</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga27b4e08a8936aa9828c5d683fde2fb59"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a></div><div class="ttdeci">#define PWR_CR_VOS_0</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03383">STM32L1xx.h:3383</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276dab3b5634613bb654a6126a916c49c2797"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276dab3b5634613bb654a6126a916c49c2797">cSystem::WD_TIMEOUT_16ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00033">System.h:33</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga082e7e91fffee86db39676396d01a8e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a></div><div class="ttdeci">#define FLASH_ACR_PRFTEN</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l02388">STM32L1xx.h:2388</a></div></div>
<div class="ttc" id="classc_system_html_a7b93f625244782b23d5008059dd20ce1"><div class="ttname"><a href="classc_system.html#a7b93f625244782b23d5008059dd20ce1">cSystem::enableWatchdog</a></div><div class="ttdeci">static void enableWatchdog(MODE mode)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00086">System.cpp:86</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03417">STM32L1xx.h:3417</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03537">STM32L1xx.h:3537</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03552">STM32L1xx.h:3552</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276da2e32666724b3451468d3a7cb2025bbd4"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da2e32666724b3451468d3a7cb2025bbd4">cSystem::WD_TIMEOUT_32ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00034">System.h:34</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l02387">STM32L1xx.h:2387</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276da93119c17f1810b75e5904f3bbef35620"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da93119c17f1810b75e5904f3bbef35620">cSystem::WD_TIMEOUT_65ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00035">System.h:35</a></div></div>
<div class="ttc" id="classc_system_html_a96165c4e13e5c35501b87c52d762c644"><div class="ttname"><a href="classc_system.html#a96165c4e13e5c35501b87c52d762c644">cSystem::feedWatchdog</a></div><div class="ttdeci">static void feedWatchdog(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00120">System.cpp:120</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga760e9fa30782fc54fec0b0f886eda0f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a></div><div class="ttdeci">#define PWR_CSR_VOSF</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03392">STM32L1xx.h:3392</a></div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l00876">STM32L1xx.h:876</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03411">STM32L1xx.h:3411</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b7d7f29b09a49c31404fc0d44645c84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03466">STM32L1xx.h:3466</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03507">STM32L1xx.h:3507</a></div></div>
<div class="ttc" id="_s_t_m32_l1xx_8h_html"><div class="ttname"><a href="_s_t_m32_l1xx_8h.html">STM32L1xx.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03447">STM32L1xx.h:3447</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276da37f9acf72ea3ae4d4348bc916939d64a"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276da37f9acf72ea3ae4d4348bc916939d64a">cSystem::WD_TIMEOUT_130ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00036">System.h:36</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5fd58409765f79b08b2b5d86a2c322f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03504">STM32L1xx.h:3504</a></div></div>
<div class="ttc" id="classc_system_html_af5e2c934030956c449e4d7c7cf7e95b5"><div class="ttname"><a href="classc_system.html#af5e2c934030956c449e4d7c7cf7e95b5">cSystem::enterISR</a></div><div class="ttdeci">static void enterISR(void)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00063">System.cpp:63</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03408">STM32L1xx.h:3408</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03449">STM32L1xx.h:3449</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03416">STM32L1xx.h:3416</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03405">STM32L1xx.h:3405</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03688">STM32L1xx.h:3688</a></div></div>
<div class="ttc" id="classc_system_html_a1960c2e32752f3f3da04752df3bf276dafb3dd8be670765ceb51d4613d408ae3b"><div class="ttname"><a href="classc_system.html#a1960c2e32752f3f3da04752df3bf276dafb3dd8be670765ceb51d4613d408ae3b">cSystem::WD_TIMEOUT_2000ms</a></div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="_system_8h_source.html#l00040">System.h:40</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m32_l1xx_8h_source.html#l03415">STM32L1xx.h:3415</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_294a5424d4b46d26909d992d3fff1653.html">STM32L1xx</a></li><li class="navelem"><a class="el" href="dir_42aca7473bf52bff8354f08f6561c8f0.html">Sys</a></li><li class="navelem"><a class="el" href="_system_8cpp.html">System.cpp</a></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:36 for Embedded-System-Library (STM32L1xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
