INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task3/task3.srcs/sources_1/new/XORgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XORgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task3/task3.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task3/task3.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task3/task3.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task3/task3.srcs/sim_1/new/fulladdertestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfaddertestbench
