{"metadata":{"modules":[{"name":"CoreAVR"}],"extendedModule":"CoreAVR","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clockPolarity","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO13ClockPolarityO","text":"ClockPolarity","kind":"typeIdentifier"}],"title":"clockPolarity","role":"symbol","roleHeading":"Type Property","symbolKind":"property","externalID":"s:7CoreAVR8UARTPortPAAE13clockPolarityAA4UARTO05ClockE0OvpZ"},"variants":[{"paths":["\/documentation\/coreavr\/uartport\/clockpolarity"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"abstract":[{"text":"See ATMega328p Datasheet Section 20.11.4.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"UCPOLn is bit 0 on UCSRnC."}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/clockPolarity","interfaceLanguage":"swift"},"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"clockPolarity","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UART","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO13ClockPolarityO","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ClockPolarity","text":"ClockPolarity"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"platforms":["macOS"]}]}],"references":{"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/ClockPolarity":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"ClockPolarity"}],"title":"UART.ClockPolarity","url":"\/documentation\/coreavr\/uart\/clockpolarity","navigatorTitle":[{"text":"ClockPolarity","kind":"identifier"}],"type":"topic","abstract":[{"text":"See ATMega328p Datasheet Table 20-12.","type":"text"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ClockPolarity","role":"symbol","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/clockPolarity":{"role":"symbol","abstract":[{"text":"See ATMega328p Datasheet Section 20.11.4.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"UCPOLn is bit 0 on UCSRnC."}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"clockPolarity"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO13ClockPolarityO","text":"ClockPolarity"}],"title":"clockPolarity","type":"topic","url":"\/documentation\/coreavr\/uartport\/clockpolarity","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/clockPolarity"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}